
stm32f746g_tx_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000137b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08013980  08013980  00014980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013afc  08013afc  00015150  2**0
                  CONTENTS
  4 .ARM          00000008  08013afc  08013afc  00014afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013b04  08013b04  00015150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013b04  08013b04  00014b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013b08  08013b08  00014b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08013b0c  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000010  08013b1c  00015010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000b0  08013bbc  000150b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00009610  20000150  08013c5c  00015150  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20009760  08013c5c  00015760  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00015150  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003be3c  00000000  00000000  00015180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007c3d  00000000  00000000  00050fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003280  00000000  00000000  00058c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002730  00000000  00000000  0005be80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00034ad1  00000000  00000000  0005e5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00042178  00000000  00000000  00093081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012b45f  00000000  00000000  000d51f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00200658  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d818  00000000  00000000  0020069c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  0020deb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000150 	.word	0x20000150
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08013968 	.word	0x08013968

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000154 	.word	0x20000154
 800020c:	08013968 	.word	0x08013968

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr

0800055a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800055a:	b480      	push	{r7}
 800055c:	b083      	sub	sp, #12
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
 8000562:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000564:	bf00      	nop
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
	...

08000580 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4a07      	ldr	r2, [pc, #28]	@ (80005ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	4a06      	ldr	r2, [pc, #24]	@ (80005b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	2280      	movs	r2, #128	@ 0x80
 800059c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	2000016c 	.word	0x2000016c
 80005b0:	200001c4 	.word	0x200001c4

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b088      	sub	sp, #32
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f002 fd2c 	bl	8003016 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f84d 	bl	800065c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005c2:	f000 f8bd 	bl	8000740 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f001 f871 	bl	80016ac <MX_GPIO_Init>
  MX_ADC3_Init();
 80005ca:	f000 f8eb 	bl	80007a4 <MX_ADC3_Init>
  MX_CRC_Init();
 80005ce:	f000 f93b 	bl	8000848 <MX_CRC_Init>
  MX_DCMI_Init();
 80005d2:	f000 f95b 	bl	800088c <MX_DCMI_Init>
  MX_DMA2D_Init();
 80005d6:	f000 f98d 	bl	80008f4 <MX_DMA2D_Init>
  MX_ETH_Init();
 80005da:	f000 f9bd 	bl	8000958 <MX_ETH_Init>
  MX_FMC_Init();
 80005de:	f001 f815 	bl	800160c <MX_FMC_Init>
  MX_I2C1_Init();
 80005e2:	f000 fa07 	bl	80009f4 <MX_I2C1_Init>
  MX_I2C3_Init();
 80005e6:	f000 fa45 	bl	8000a74 <MX_I2C3_Init>
  MX_LTDC_Init();
 80005ea:	f000 fa83 	bl	8000af4 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80005ee:	f000 fb03 	bl	8000bf8 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80005f2:	f000 fb2d 	bl	8000c50 <MX_RTC_Init>
  MX_SAI2_Init();
 80005f6:	f000 fbcf 	bl	8000d98 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80005fa:	f000 fc75 	bl	8000ee8 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80005fe:	f000 fc93 	bl	8000f28 <MX_SPDIFRX_Init>
  MX_TIM1_Init();
 8000602:	f000 fcc1 	bl	8000f88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000606:	f000 fd6b 	bl	80010e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800060a:	f000 fddf 	bl	80011cc <MX_TIM3_Init>
  MX_TIM5_Init();
 800060e:	f000 fe55 	bl	80012bc <MX_TIM5_Init>
  MX_TIM8_Init();
 8000612:	f000 fecb 	bl	80013ac <MX_TIM8_Init>
  MX_TIM12_Init();
 8000616:	f000 ff1d 	bl	8001454 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800061a:	f000 ff61 	bl	80014e0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800061e:	f000 ff8f 	bl	8001540 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000622:	f00c feab 	bl	800d37c <MX_FATFS_Init>
  MX_DMA_Init();
 8000626:	f000 ffbb 	bl	80015a0 <MX_DMA_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800062a:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <main+0xa0>)
 800062c:	1d3c      	adds	r4, r7, #4
 800062e:	461d      	mov	r5, r3
 8000630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000634:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000638:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2100      	movs	r1, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f010 f921 	bl	8010888 <osThreadCreate>
 8000646:	4603      	mov	r3, r0
 8000648:	4a03      	ldr	r2, [pc, #12]	@ (8000658 <main+0xa4>)
 800064a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800064c:	f010 f8f9 	bl	8010842 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <main+0x9c>
 8000654:	0801398c 	.word	0x0801398c
 8000658:	20000dc8 	.word	0x20000dc8

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	@ 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	2230      	movs	r2, #48	@ 0x30
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f013 f942 	bl	80138f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000680:	f006 fb90 	bl	8006da4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000684:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemClock_Config+0xdc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	4a2b      	ldr	r2, [pc, #172]	@ (8000738 <SystemClock_Config+0xdc>)
 800068a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000690:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemClock_Config+0xdc>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	4b27      	ldr	r3, [pc, #156]	@ (800073c <SystemClock_Config+0xe0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a26      	ldr	r2, [pc, #152]	@ (800073c <SystemClock_Config+0xe0>)
 80006a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <SystemClock_Config+0xe0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006b4:	2309      	movs	r3, #9
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006be:	2301      	movs	r3, #1
 80006c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006cc:	2319      	movs	r3, #25
 80006ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80006d0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80006d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006da:	2309      	movs	r3, #9
 80006dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	4618      	mov	r0, r3
 80006e4:	f006 fc80 	bl	8006fe8 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ee:	f001 fa2b 	bl	8001b48 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006f2:	f006 fb67 	bl	8006dc4 <HAL_PWREx_EnableOverDrive>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80006fc:	f001 fa24 	bl	8001b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000700:	230f      	movs	r3, #15
 8000702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000704:	2302      	movs	r3, #2
 8000706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800070c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2106      	movs	r1, #6
 800071e:	4618      	mov	r0, r3
 8000720:	f006 ff06 	bl	8007530 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800072a:	f001 fa0d 	bl	8001b48 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b0a2      	sub	sp, #136	@ 0x88
 8000744:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2284      	movs	r2, #132	@ 0x84
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f013 f8d1 	bl	80138f4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000752:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <PeriphCommonClock_Config+0x60>)
 8000754:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000756:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800075a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800075c:	2305      	movs	r3, #5
 800075e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000760:	2302      	movs	r3, #2
 8000762:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000764:	2303      	movs	r3, #3
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000768:	2301      	movs	r3, #1
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800076c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000770:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000772:	2300      	movs	r3, #0
 8000774:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000776:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800077a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800077e:	2300      	movs	r3, #0
 8000780:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	4618      	mov	r0, r3
 8000788:	f007 f8ea 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000792:	f001 f9d9 	bl	8001b48 <Error_Handler>
  }
}
 8000796:	bf00      	nop
 8000798:	3788      	adds	r7, #136	@ 0x88
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	00b00008 	.word	0x00b00008

080007a4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007aa:	463b      	mov	r3, r7
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80007b6:	4b21      	ldr	r3, [pc, #132]	@ (800083c <MX_ADC3_Init+0x98>)
 80007b8:	4a21      	ldr	r2, [pc, #132]	@ (8000840 <MX_ADC3_Init+0x9c>)
 80007ba:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007bc:	4b1f      	ldr	r3, [pc, #124]	@ (800083c <MX_ADC3_Init+0x98>)
 80007be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007c2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80007c4:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_ADC3_Init+0x98>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ca:	4b1c      	ldr	r3, [pc, #112]	@ (800083c <MX_ADC3_Init+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80007d0:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_ADC3_Init+0x98>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007d6:	4b19      	ldr	r3, [pc, #100]	@ (800083c <MX_ADC3_Init+0x98>)
 80007d8:	2200      	movs	r2, #0
 80007da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007de:	4b17      	ldr	r3, [pc, #92]	@ (800083c <MX_ADC3_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007e4:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_ADC3_Init+0x98>)
 80007e6:	4a17      	ldr	r2, [pc, #92]	@ (8000844 <MX_ADC3_Init+0xa0>)
 80007e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007ea:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_ADC3_Init+0x98>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_ADC3_Init+0x98>)
 80007f2:	2201      	movs	r2, #1
 80007f4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_ADC3_Init+0x98>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_ADC3_Init+0x98>)
 8000800:	2201      	movs	r2, #1
 8000802:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000804:	480d      	ldr	r0, [pc, #52]	@ (800083c <MX_ADC3_Init+0x98>)
 8000806:	f002 fc57 	bl	80030b8 <HAL_ADC_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000810:	f001 f99a 	bl	8001b48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000814:	2304      	movs	r3, #4
 8000816:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000818:	2301      	movs	r3, #1
 800081a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800081c:	2300      	movs	r3, #0
 800081e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000820:	463b      	mov	r3, r7
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_ADC3_Init+0x98>)
 8000826:	f002 fc8b 	bl	8003140 <HAL_ADC_ConfigChannel>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000830:	f001 f98a 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200003fc 	.word	0x200003fc
 8000840:	40012200 	.word	0x40012200
 8000844:	0f000001 	.word	0x0f000001

08000848 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <MX_CRC_Init+0x3c>)
 800084e:	4a0e      	ldr	r2, [pc, #56]	@ (8000888 <MX_CRC_Init+0x40>)
 8000850:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000854:	2200      	movs	r2, #0
 8000856:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <MX_CRC_Init+0x3c>)
 800085a:	2200      	movs	r2, #0
 800085c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000860:	2200      	movs	r2, #0
 8000862:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_CRC_Init+0x3c>)
 800086c:	2201      	movs	r2, #1
 800086e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000872:	f002 ff97 	bl	80037a4 <HAL_CRC_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800087c:	f001 f964 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000444 	.word	0x20000444
 8000888:	40023000 	.word	0x40023000

0800088c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000890:	4b16      	ldr	r3, [pc, #88]	@ (80008ec <MX_DCMI_Init+0x60>)
 8000892:	4a17      	ldr	r2, [pc, #92]	@ (80008f0 <MX_DCMI_Init+0x64>)
 8000894:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000896:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <MX_DCMI_Init+0x60>)
 8000898:	2200      	movs	r2, #0
 800089a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800089c:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <MX_DCMI_Init+0x60>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80008a8:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80008ae:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80008cc:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	@ (80008ec <MX_DCMI_Init+0x60>)
 80008da:	f003 f84d 	bl	8003978 <HAL_DCMI_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80008e4:	f001 f930 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000468 	.word	0x20000468
 80008f0:	50050000 	.word	0x50050000

080008f4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80008f8:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 80008fa:	4a16      	ldr	r2, [pc, #88]	@ (8000954 <MX_DMA2D_Init+0x60>)
 80008fc:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80008fe:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800090a:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 800090c:	2200      	movs	r2, #0
 800090e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 8000912:	2200      	movs	r2, #0
 8000914:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 8000918:	2200      	movs	r2, #0
 800091a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 800091e:	2200      	movs	r2, #0
 8000920:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 8000924:	2200      	movs	r2, #0
 8000926:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000928:	4809      	ldr	r0, [pc, #36]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 800092a:	f003 fc45 	bl	80041b8 <HAL_DMA2D_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000934:	f001 f908 	bl	8001b48 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000938:	2101      	movs	r1, #1
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_DMA2D_Init+0x5c>)
 800093c:	f003 fd96 	bl	800446c <HAL_DMA2D_ConfigLayer>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000946:	f001 f8ff 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200004b8 	.word	0x200004b8
 8000954:	4002b000 	.word	0x4002b000

08000958 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800095c:	4b1f      	ldr	r3, [pc, #124]	@ (80009dc <MX_ETH_Init+0x84>)
 800095e:	4a20      	ldr	r2, [pc, #128]	@ (80009e0 <MX_ETH_Init+0x88>)
 8000960:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000962:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <MX_ETH_Init+0x8c>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000968:	4b1e      	ldr	r3, [pc, #120]	@ (80009e4 <MX_ETH_Init+0x8c>)
 800096a:	2280      	movs	r2, #128	@ 0x80
 800096c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800096e:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <MX_ETH_Init+0x8c>)
 8000970:	22e1      	movs	r2, #225	@ 0xe1
 8000972:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <MX_ETH_Init+0x8c>)
 8000976:	2200      	movs	r2, #0
 8000978:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_ETH_Init+0x8c>)
 800097c:	2200      	movs	r2, #0
 800097e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <MX_ETH_Init+0x8c>)
 8000982:	2200      	movs	r2, #0
 8000984:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <MX_ETH_Init+0x84>)
 8000988:	4a16      	ldr	r2, [pc, #88]	@ (80009e4 <MX_ETH_Init+0x8c>)
 800098a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800098c:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <MX_ETH_Init+0x84>)
 800098e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000992:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000994:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_ETH_Init+0x84>)
 8000996:	4a14      	ldr	r2, [pc, #80]	@ (80009e8 <MX_ETH_Init+0x90>)
 8000998:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <MX_ETH_Init+0x84>)
 800099c:	4a13      	ldr	r2, [pc, #76]	@ (80009ec <MX_ETH_Init+0x94>)
 800099e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009a0:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_ETH_Init+0x84>)
 80009a2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80009a6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009a8:	480c      	ldr	r0, [pc, #48]	@ (80009dc <MX_ETH_Init+0x84>)
 80009aa:	f003 fdf1 	bl	8004590 <HAL_ETH_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009b4:	f001 f8c8 	bl	8001b48 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009b8:	2238      	movs	r2, #56	@ 0x38
 80009ba:	2100      	movs	r1, #0
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <MX_ETH_Init+0x98>)
 80009be:	f012 ff99 	bl	80138f4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <MX_ETH_Init+0x98>)
 80009c4:	2221      	movs	r2, #33	@ 0x21
 80009c6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009c8:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <MX_ETH_Init+0x98>)
 80009ca:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009ce:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009d0:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <MX_ETH_Init+0x98>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200004f8 	.word	0x200004f8
 80009e0:	40028000 	.word	0x40028000
 80009e4:	20000dcc 	.word	0x20000dcc
 80009e8:	200000b0 	.word	0x200000b0
 80009ec:	20000010 	.word	0x20000010
 80009f0:	200003c4 	.word	0x200003c4

080009f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <MX_I2C1_Init+0x74>)
 80009fa:	4a1c      	ldr	r2, [pc, #112]	@ (8000a6c <MX_I2C1_Init+0x78>)
 80009fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a00:	4a1b      	ldr	r2, [pc, #108]	@ (8000a70 <MX_I2C1_Init+0x7c>)
 8000a02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a04:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a0a:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a10:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a16:	4b14      	ldr	r3, [pc, #80]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a22:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a2e:	480e      	ldr	r0, [pc, #56]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a30:	f005 fd26 	bl	8006480 <HAL_I2C_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a3a:	f001 f885 	bl	8001b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4809      	ldr	r0, [pc, #36]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a42:	f005 fdad 	bl	80065a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a4c:	f001 f87c 	bl	8001b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a50:	2100      	movs	r1, #0
 8000a52:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <MX_I2C1_Init+0x74>)
 8000a54:	f005 fdef 	bl	8006636 <HAL_I2CEx_ConfigDigitalFilter>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a5e:	f001 f873 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200005a8 	.word	0x200005a8
 8000a6c:	40005400 	.word	0x40005400
 8000a70:	00c0eaff 	.word	0x00c0eaff

08000a74 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000aec <MX_I2C3_Init+0x78>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a80:	4a1b      	ldr	r2, [pc, #108]	@ (8000af0 <MX_I2C3_Init+0x7c>)
 8000a82:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000a84:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000aae:	480e      	ldr	r0, [pc, #56]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000ab0:	f005 fce6 	bl	8006480 <HAL_I2C_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000aba:	f001 f845 	bl	8001b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4809      	ldr	r0, [pc, #36]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000ac2:	f005 fd6d 	bl	80065a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000acc:	f001 f83c 	bl	8001b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <MX_I2C3_Init+0x74>)
 8000ad4:	f005 fdaf 	bl	8006636 <HAL_I2CEx_ConfigDigitalFilter>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000ade:	f001 f833 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200005fc 	.word	0x200005fc
 8000aec:	40005c00 	.word	0x40005c00
 8000af0:	00c0eaff 	.word	0x00c0eaff

08000af4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08e      	sub	sp, #56	@ 0x38
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	2234      	movs	r2, #52	@ 0x34
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f012 fef7 	bl	80138f4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000b06:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b08:	4a3a      	ldr	r2, [pc, #232]	@ (8000bf4 <MX_LTDC_Init+0x100>)
 8000b0a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b0c:	4b38      	ldr	r3, [pc, #224]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b12:	4b37      	ldr	r3, [pc, #220]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b18:	4b35      	ldr	r3, [pc, #212]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b1e:	4b34      	ldr	r3, [pc, #208]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000b24:	4b32      	ldr	r3, [pc, #200]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b26:	2228      	movs	r2, #40	@ 0x28
 8000b28:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000b2a:	4b31      	ldr	r3, [pc, #196]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b2c:	2209      	movs	r2, #9
 8000b2e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000b30:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b32:	2235      	movs	r2, #53	@ 0x35
 8000b34:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000b36:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b38:	220b      	movs	r2, #11
 8000b3a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b3e:	f240 2215 	movw	r2, #533	@ 0x215
 8000b42:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000b44:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b46:	f240 121b 	movw	r2, #283	@ 0x11b
 8000b4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000b4c:	4b28      	ldr	r3, [pc, #160]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b4e:	f240 2235 	movw	r2, #565	@ 0x235
 8000b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000b54:	4b26      	ldr	r3, [pc, #152]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b56:	f240 121d 	movw	r2, #285	@ 0x11d
 8000b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b5c:	4b24      	ldr	r3, [pc, #144]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b64:	4b22      	ldr	r3, [pc, #136]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b6c:	4b20      	ldr	r3, [pc, #128]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b74:	481e      	ldr	r0, [pc, #120]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000b76:	f005 fdab 	bl	80066d0 <HAL_LTDC_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000b80:	f000 ffe2 	bl	8001b48 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000b88:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b8c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000b92:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000b96:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000b9c:	23ff      	movs	r3, #255	@ 0xff
 8000b9e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000ba4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ba8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000baa:	2307      	movs	r3, #7
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000bae:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000bb4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000bba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <MX_LTDC_Init+0xfc>)
 8000bda:	f005 ff0b 	bl	80069f4 <HAL_LTDC_ConfigLayer>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000be4:	f000 ffb0 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000be8:	bf00      	nop
 8000bea:	3738      	adds	r7, #56	@ 0x38
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000650 	.word	0x20000650
 8000bf4:	40016800 	.word	0x40016800

08000bf8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000bfe:	4a13      	ldr	r2, [pc, #76]	@ (8000c4c <MX_QUADSPI_Init+0x54>)
 8000c00:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c10:	2210      	movs	r2, #16
 8000c12:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c16:	2218      	movs	r2, #24
 8000c18:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c1c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000c20:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000c28:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c34:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <MX_QUADSPI_Init+0x50>)
 8000c36:	f006 f915 	bl	8006e64 <HAL_QSPI_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000c40:	f000 ff82 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200006f8 	.word	0x200006f8
 8000c4c:	a0001000 	.word	0xa0001000

08000c50 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b090      	sub	sp, #64	@ 0x40
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c66:	2300      	movs	r3, #0
 8000c68:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	2228      	movs	r2, #40	@ 0x28
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f012 fe3f 	bl	80138f4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c76:	4b46      	ldr	r3, [pc, #280]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c78:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <MX_RTC_Init+0x144>)
 8000c7a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c7c:	4b44      	ldr	r3, [pc, #272]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c82:	4b43      	ldr	r3, [pc, #268]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c84:	227f      	movs	r2, #127	@ 0x7f
 8000c86:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c88:	4b41      	ldr	r3, [pc, #260]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c8a:	22ff      	movs	r2, #255	@ 0xff
 8000c8c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c8e:	4b40      	ldr	r3, [pc, #256]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c94:	4b3e      	ldr	r3, [pc, #248]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ca0:	483b      	ldr	r0, [pc, #236]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000ca2:	f007 fb8d 	bl	80083c0 <HAL_RTC_Init>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000cac:	f000 ff4c 	bl	8001b48 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000cca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	482f      	ldr	r0, [pc, #188]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000cd4:	f007 fbf8 	bl	80084c8 <HAL_RTC_SetTime>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000cde:	f000 ff33 	bl	8001b48 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000cfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4619      	mov	r1, r3
 8000d02:	4823      	ldr	r0, [pc, #140]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000d04:	f007 fc7a 	bl	80085fc <HAL_RTC_SetDate>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000d0e:	f000 ff1b 	bl	8001b48 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000d36:	2301      	movs	r3, #1
 8000d38:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000d3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d42:	463b      	mov	r3, r7
 8000d44:	2201      	movs	r2, #1
 8000d46:	4619      	mov	r1, r3
 8000d48:	4811      	ldr	r0, [pc, #68]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000d4a:	f007 fcdb 	bl	8008704 <HAL_RTC_SetAlarm>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000d54:	f000 fef8 	bl	8001b48 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000d58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2201      	movs	r2, #1
 8000d62:	4619      	mov	r1, r3
 8000d64:	480a      	ldr	r0, [pc, #40]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000d66:	f007 fccd 	bl	8008704 <HAL_RTC_SetAlarm>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000d70:	f000 feea 	bl	8001b48 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000d74:	2202      	movs	r2, #2
 8000d76:	2100      	movs	r1, #0
 8000d78:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_RTC_Init+0x140>)
 8000d7a:	f007 fe8f 	bl	8008a9c <HAL_RTCEx_SetTimeStamp>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000d84:	f000 fee0 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	3740      	adds	r7, #64	@ 0x40
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000744 	.word	0x20000744
 8000d94:	40002800 	.word	0x40002800

08000d98 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d9c:	4b4d      	ldr	r3, [pc, #308]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000d9e:	4a4e      	ldr	r2, [pc, #312]	@ (8000ed8 <MX_SAI2_Init+0x140>)
 8000da0:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000da2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000da8:	4b4a      	ldr	r3, [pc, #296]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8000dae:	4b49      	ldr	r3, [pc, #292]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000db0:	2240      	movs	r2, #64	@ 0x40
 8000db2:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000db4:	4b47      	ldr	r3, [pc, #284]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000dba:	4b46      	ldr	r3, [pc, #280]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dc0:	4b44      	ldr	r3, [pc, #272]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dc6:	4b43      	ldr	r3, [pc, #268]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000dcc:	4b41      	ldr	r3, [pc, #260]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dd2:	4b40      	ldr	r3, [pc, #256]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000dd8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dda:	4a40      	ldr	r2, [pc, #256]	@ (8000edc <MX_SAI2_Init+0x144>)
 8000ddc:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dde:	4b3d      	ldr	r3, [pc, #244]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000de4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dea:	4b3a      	ldr	r3, [pc, #232]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000df0:	4b38      	ldr	r3, [pc, #224]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8000df6:	4b37      	ldr	r3, [pc, #220]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000df8:	2208      	movs	r2, #8
 8000dfa:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8000dfc:	4b35      	ldr	r3, [pc, #212]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e08:	4b32      	ldr	r3, [pc, #200]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e0e:	4b31      	ldr	r3, [pc, #196]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8000e14:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8000e20:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8000e26:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8000e2c:	4829      	ldr	r0, [pc, #164]	@ (8000ed4 <MX_SAI2_Init+0x13c>)
 8000e2e:	f007 fe9d 	bl	8008b6c <HAL_SAI_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8000e38:	f000 fe86 	bl	8001b48 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e3c:	4b28      	ldr	r3, [pc, #160]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e3e:	4a29      	ldr	r2, [pc, #164]	@ (8000ee4 <MX_SAI2_Init+0x14c>)
 8000e40:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000e42:	4b27      	ldr	r3, [pc, #156]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e48:	4b25      	ldr	r3, [pc, #148]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8000e4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e50:	2240      	movs	r2, #64	@ 0x40
 8000e52:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e54:	4b22      	ldr	r3, [pc, #136]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e5a:	4b21      	ldr	r3, [pc, #132]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e78:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e8c:	2208      	movs	r2, #8
 8000e8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e96:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000eae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8000ec0:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <MX_SAI2_Init+0x148>)
 8000ec2:	f007 fe53 	bl	8008b6c <HAL_SAI_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8000ecc:	f000 fe3c 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000764 	.word	0x20000764
 8000ed8:	40015c04 	.word	0x40015c04
 8000edc:	0002ee00 	.word	0x0002ee00
 8000ee0:	200007e8 	.word	0x200007e8
 8000ee4:	40015c24 	.word	0x40015c24

08000ee8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000eee:	4a0d      	ldr	r2, [pc, #52]	@ (8000f24 <MX_SDMMC1_SD_Init+0x3c>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000ef8:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f04:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f0a:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <MX_SDMMC1_SD_Init+0x38>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	2000092c 	.word	0x2000092c
 8000f24:	40012c00 	.word	0x40012c00

08000f28 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000f2c:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f2e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000f32:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000f3a:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000f40:	4b10      	ldr	r3, [pc, #64]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000f52:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000f5e:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000f64:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000f70:	4804      	ldr	r0, [pc, #16]	@ (8000f84 <MX_SPDIFRX_Init+0x5c>)
 8000f72:	f009 fb11 	bl	800a598 <HAL_SPDIFRX_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000f7c:	f000 fde4 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000a70 	.word	0x20000a70

08000f88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b09a      	sub	sp, #104	@ 0x68
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f8e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fa8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
 8000fb8:	615a      	str	r2, [r3, #20]
 8000fba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	222c      	movs	r2, #44	@ 0x2c
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f012 fc96 	bl	80138f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc8:	4b43      	ldr	r3, [pc, #268]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fca:	4a44      	ldr	r2, [pc, #272]	@ (80010dc <MX_TIM1_Init+0x154>)
 8000fcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fce:	4b42      	ldr	r3, [pc, #264]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd4:	4b40      	ldr	r3, [pc, #256]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fda:	4b3f      	ldr	r3, [pc, #252]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fe0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fee:	4b3a      	ldr	r3, [pc, #232]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ff4:	4838      	ldr	r0, [pc, #224]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000ff6:	f009 fb2b 	bl	800a650 <HAL_TIM_Base_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001000:	f000 fda2 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001008:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800100a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800100e:	4619      	mov	r1, r3
 8001010:	4831      	ldr	r0, [pc, #196]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001012:	f009 fe77 	bl	800ad04 <HAL_TIM_ConfigClockSource>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800101c:	f000 fd94 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001020:	482d      	ldr	r0, [pc, #180]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001022:	f009 fbe5 	bl	800a7f0 <HAL_TIM_PWM_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800102c:	f000 fd8c 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001030:	2300      	movs	r3, #0
 8001032:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800103c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001040:	4619      	mov	r1, r3
 8001042:	4825      	ldr	r0, [pc, #148]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001044:	f00a fae8 	bl	800b618 <HAL_TIMEx_MasterConfigSynchronization>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800104e:	f000 fd7b 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001052:	2360      	movs	r3, #96	@ 0x60
 8001054:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800105a:	2300      	movs	r3, #0
 800105c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800105e:	2300      	movs	r3, #0
 8001060:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800106a:	2300      	movs	r3, #0
 800106c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800106e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	4818      	ldr	r0, [pc, #96]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001078:	f009 fd30 	bl	800aadc <HAL_TIM_PWM_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001082:	f000 fd61 	bl	8001b48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800109a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800109e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4807      	ldr	r0, [pc, #28]	@ (80010d8 <MX_TIM1_Init+0x150>)
 80010bc:	f00a fb3a 	bl	800b734 <HAL_TIMEx_ConfigBreakDeadTime>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80010c6:	f000 fd3f 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010ca:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <MX_TIM1_Init+0x150>)
 80010cc:	f001 fb6a 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 80010d0:	bf00      	nop
 80010d2:	3768      	adds	r7, #104	@ 0x68
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000abc 	.word	0x20000abc
 80010dc:	40010000 	.word	0x40010000

080010e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	@ 0x38
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	f107 031c 	add.w	r3, r7, #28
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
 800110e:	615a      	str	r2, [r3, #20]
 8001110:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001112:	4b2d      	ldr	r3, [pc, #180]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001114:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001118:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800111a:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800111c:	2200      	movs	r2, #0
 800111e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001120:	4b29      	ldr	r3, [pc, #164]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001126:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001128:	f04f 32ff 	mov.w	r2, #4294967295
 800112c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112e:	4b26      	ldr	r3, [pc, #152]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001134:	4b24      	ldr	r3, [pc, #144]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800113a:	4823      	ldr	r0, [pc, #140]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800113c:	f009 fa88 	bl	800a650 <HAL_TIM_Base_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001146:	f000 fcff 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001150:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001154:	4619      	mov	r1, r3
 8001156:	481c      	ldr	r0, [pc, #112]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001158:	f009 fdd4 	bl	800ad04 <HAL_TIM_ConfigClockSource>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001162:	f000 fcf1 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001166:	4818      	ldr	r0, [pc, #96]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001168:	f009 fb42 	bl	800a7f0 <HAL_TIM_PWM_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001172:	f000 fce9 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	4810      	ldr	r0, [pc, #64]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001186:	f00a fa47 	bl	800b618 <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001190:	f000 fcda 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001194:	2360      	movs	r3, #96	@ 0x60
 8001196:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011a4:	463b      	mov	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011ac:	f009 fc96 	bl	800aadc <HAL_TIM_PWM_ConfigChannel>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80011b6:	f000 fcc7 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011ba:	4803      	ldr	r0, [pc, #12]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011bc:	f001 faf2 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 80011c0:	bf00      	nop
 80011c2:	3738      	adds	r7, #56	@ 0x38
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000b08 	.word	0x20000b08

080011cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08e      	sub	sp, #56	@ 0x38
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ec:	463b      	mov	r3, r7
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]
 80011fa:	615a      	str	r2, [r3, #20]
 80011fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011fe:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001200:	4a2d      	ldr	r2, [pc, #180]	@ (80012b8 <MX_TIM3_Init+0xec>)
 8001202:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001204:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001206:	2200      	movs	r2, #0
 8001208:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120a:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001212:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001216:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001218:	4b26      	ldr	r3, [pc, #152]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121e:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001224:	4823      	ldr	r0, [pc, #140]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001226:	f009 fa13 	bl	800a650 <HAL_TIM_Base_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001230:	f000 fc8a 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001234:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001238:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800123a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800123e:	4619      	mov	r1, r3
 8001240:	481c      	ldr	r0, [pc, #112]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001242:	f009 fd5f 	bl	800ad04 <HAL_TIM_ConfigClockSource>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800124c:	f000 fc7c 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001250:	4818      	ldr	r0, [pc, #96]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001252:	f009 facd 	bl	800a7f0 <HAL_TIM_PWM_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800125c:	f000 fc74 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	4619      	mov	r1, r3
 800126e:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001270:	f00a f9d2 	bl	800b618 <HAL_TIMEx_MasterConfigSynchronization>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800127a:	f000 fc65 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800127e:	2360      	movs	r3, #96	@ 0x60
 8001280:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800128e:	463b      	mov	r3, r7
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	4807      	ldr	r0, [pc, #28]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001296:	f009 fc21 	bl	800aadc <HAL_TIM_PWM_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80012a0:	f000 fc52 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012a4:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 80012a6:	f001 fa7d 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 80012aa:	bf00      	nop
 80012ac:	3738      	adds	r7, #56	@ 0x38
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000b54 	.word	0x20000b54
 80012b8:	40000400 	.word	0x40000400

080012bc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	@ 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012dc:	463b      	mov	r3, r7
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
 80012ea:	615a      	str	r2, [r3, #20]
 80012ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012ee:	4b2d      	ldr	r3, [pc, #180]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012f0:	4a2d      	ldr	r2, [pc, #180]	@ (80013a8 <MX_TIM5_Init+0xec>)
 80012f2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012f4:	4b2b      	ldr	r3, [pc, #172]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b2a      	ldr	r3, [pc, #168]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001300:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001302:	f04f 32ff 	mov.w	r2, #4294967295
 8001306:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b26      	ldr	r3, [pc, #152]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001314:	4823      	ldr	r0, [pc, #140]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001316:	f009 f99b 	bl	800a650 <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001320:	f000 fc12 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001332:	f009 fce7 	bl	800ad04 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800133c:	f000 fc04 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001340:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001342:	f009 fa55 	bl	800a7f0 <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 fbfc 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001360:	f00a f95a 	bl	800b618 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800136a:	f000 fbed 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	@ 0x60
 8001370:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137e:	463b      	mov	r3, r7
 8001380:	220c      	movs	r2, #12
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001386:	f009 fba9 	bl	800aadc <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001390:	f000 fbda 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001396:	f001 fa05 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	@ 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000ba0 	.word	0x20000ba0
 80013a8:	40000c00 	.word	0x40000c00

080013ac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ca:	4b20      	ldr	r3, [pc, #128]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013cc:	4a20      	ldr	r2, [pc, #128]	@ (8001450 <MX_TIM8_Init+0xa4>)
 80013ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d6:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80013f6:	4815      	ldr	r0, [pc, #84]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013f8:	f009 f92a 	bl	800a650 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001402:	f000 fba1 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001406:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <MX_TIM8_Init+0xa0>)
 8001414:	f009 fc76 	bl	800ad04 <HAL_TIM_ConfigClockSource>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800141e:	f000 fb93 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	@ (800144c <MX_TIM8_Init+0xa0>)
 8001434:	f00a f8f0 	bl	800b618 <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800143e:	f000 fb83 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000bec 	.word	0x20000bec
 8001450:	40010400 	.word	0x40010400

08001454 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
 8001468:	615a      	str	r2, [r3, #20]
 800146a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800146c:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <MX_TIM12_Init+0x88>)
 8001470:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001474:	2200      	movs	r2, #0
 8001476:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800147a:	2200      	movs	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001480:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001484:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001486:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800148e:	2200      	movs	r2, #0
 8001490:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001492:	4811      	ldr	r0, [pc, #68]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001494:	f009 f9ac 	bl	800a7f0 <HAL_TIM_PWM_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800149e:	f000 fb53 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a2:	2360      	movs	r3, #96	@ 0x60
 80014a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2200      	movs	r2, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <MX_TIM12_Init+0x84>)
 80014ba:	f009 fb0f 	bl	800aadc <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80014c4:	f000 fb40 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80014c8:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <MX_TIM12_Init+0x84>)
 80014ca:	f001 f96b 	bl	80027a4 <HAL_TIM_MspPostInit>

}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000c38 	.word	0x20000c38
 80014dc:	40001800 	.word	0x40001800

080014e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014e6:	4a15      	ldr	r2, [pc, #84]	@ (800153c <MX_USART1_UART_Init+0x5c>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ea:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001516:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001524:	f00a f9a2 	bl	800b86c <HAL_UART_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800152e:	f000 fb0b 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000c84 	.word	0x20000c84
 800153c:	40011000 	.word	0x40011000

08001540 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001544:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <MX_USART6_UART_Init+0x5c>)
 8001548:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800154a:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800154c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001550:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001558:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800155e:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001564:	4b0c      	ldr	r3, [pc, #48]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001566:	220c      	movs	r2, #12
 8001568:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156a:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001570:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001576:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001582:	4805      	ldr	r0, [pc, #20]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001584:	f00a f972 	bl	800b86c <HAL_UART_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800158e:	f000 fadb 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000d0c 	.word	0x20000d0c
 800159c:	40011400 	.word	0x40011400

080015a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <MX_DMA_Init+0x68>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a17      	ldr	r2, [pc, #92]	@ (8001608 <MX_DMA_Init+0x68>)
 80015ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <MX_DMA_Init+0x68>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2105      	movs	r1, #5
 80015c2:	203b      	movs	r0, #59	@ 0x3b
 80015c4:	f002 f8c4 	bl	8003750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80015c8:	203b      	movs	r0, #59	@ 0x3b
 80015ca:	f002 f8dd 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2105      	movs	r1, #5
 80015d2:	203c      	movs	r0, #60	@ 0x3c
 80015d4:	f002 f8bc 	bl	8003750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80015d8:	203c      	movs	r0, #60	@ 0x3c
 80015da:	f002 f8d5 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2105      	movs	r1, #5
 80015e2:	2045      	movs	r0, #69	@ 0x45
 80015e4:	f002 f8b4 	bl	8003750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80015e8:	2045      	movs	r0, #69	@ 0x45
 80015ea:	f002 f8cd 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2105      	movs	r1, #5
 80015f2:	2046      	movs	r0, #70	@ 0x46
 80015f4:	f002 f8ac 	bl	8003750 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80015f8:	2046      	movs	r0, #70	@ 0x46
 80015fa:	f002 f8c5 	bl	8003788 <HAL_NVIC_EnableIRQ>

}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40023800 	.word	0x40023800

0800160c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
 8001620:	615a      	str	r2, [r3, #20]
 8001622:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001624:	4b1f      	ldr	r3, [pc, #124]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001626:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <MX_FMC_Init+0x9c>)
 8001628:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <MX_FMC_Init+0x98>)
 800162c:	2200      	movs	r2, #0
 800162e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001630:	4b1c      	ldr	r3, [pc, #112]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001636:	4b1b      	ldr	r3, [pc, #108]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001638:	2204      	movs	r2, #4
 800163a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800163c:	4b19      	ldr	r3, [pc, #100]	@ (80016a4 <MX_FMC_Init+0x98>)
 800163e:	2210      	movs	r2, #16
 8001640:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001642:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001644:	2240      	movs	r2, #64	@ 0x40
 8001646:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001648:	4b16      	ldr	r3, [pc, #88]	@ (80016a4 <MX_FMC_Init+0x98>)
 800164a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800164e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001650:	4b14      	ldr	r3, [pc, #80]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001656:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001658:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800165c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800165e:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001660:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001664:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <MX_FMC_Init+0x98>)
 8001668:	2200      	movs	r2, #0
 800166a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800166c:	2302      	movs	r3, #2
 800166e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001670:	2307      	movs	r3, #7
 8001672:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001674:	2304      	movs	r3, #4
 8001676:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001678:	2307      	movs	r3, #7
 800167a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800167c:	2303      	movs	r3, #3
 800167e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001680:	2302      	movs	r3, #2
 8001682:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001684:	2302      	movs	r3, #2
 8001686:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	4619      	mov	r1, r3
 800168c:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <MX_FMC_Init+0x98>)
 800168e:	f008 ff4e 	bl	800a52e <HAL_SDRAM_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001698:	f000 fa56 	bl	8001b48 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800169c:	bf00      	nop
 800169e:	3720      	adds	r7, #32
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000d94 	.word	0x20000d94
 80016a8:	a0000140 	.word	0xa0000140

080016ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b090      	sub	sp, #64	@ 0x40
 80016b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016c2:	4bb0      	ldr	r3, [pc, #704]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4aaf      	ldr	r2, [pc, #700]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016c8:	f043 0310 	orr.w	r3, r3, #16
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4bad      	ldr	r3, [pc, #692]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016da:	4baa      	ldr	r3, [pc, #680]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4aa9      	ldr	r2, [pc, #676]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4ba7      	ldr	r3, [pc, #668]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f2:	4ba4      	ldr	r3, [pc, #656]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	4aa3      	ldr	r2, [pc, #652]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fe:	4ba1      	ldr	r3, [pc, #644]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	623b      	str	r3, [r7, #32]
 8001708:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800170a:	4b9e      	ldr	r3, [pc, #632]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	4a9d      	ldr	r2, [pc, #628]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001710:	f043 0308 	orr.w	r3, r3, #8
 8001714:	6313      	str	r3, [r2, #48]	@ 0x30
 8001716:	4b9b      	ldr	r3, [pc, #620]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	f003 0308 	and.w	r3, r3, #8
 800171e:	61fb      	str	r3, [r7, #28]
 8001720:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001722:	4b98      	ldr	r3, [pc, #608]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a97      	ldr	r2, [pc, #604]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001728:	f043 0304 	orr.w	r3, r3, #4
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b95      	ldr	r3, [pc, #596]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	61bb      	str	r3, [r7, #24]
 8001738:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	4b92      	ldr	r3, [pc, #584]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a91      	ldr	r2, [pc, #580]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b8f      	ldr	r3, [pc, #572]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001752:	4b8c      	ldr	r3, [pc, #560]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a8b      	ldr	r2, [pc, #556]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001758:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b89      	ldr	r3, [pc, #548]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800176a:	4b86      	ldr	r3, [pc, #536]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a85      	ldr	r2, [pc, #532]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b83      	ldr	r3, [pc, #524]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001782:	4b80      	ldr	r3, [pc, #512]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a7f      	ldr	r2, [pc, #508]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001788:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b7d      	ldr	r3, [pc, #500]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800179a:	4b7a      	ldr	r3, [pc, #488]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a79      	ldr	r2, [pc, #484]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80017a0:	f043 0320 	orr.w	r3, r3, #32
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b77      	ldr	r3, [pc, #476]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0320 	and.w	r3, r3, #32
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017b2:	4b74      	ldr	r3, [pc, #464]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	4a73      	ldr	r2, [pc, #460]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80017b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017be:	4b71      	ldr	r3, [pc, #452]	@ (8001984 <MX_GPIO_Init+0x2d8>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80017ca:	2201      	movs	r2, #1
 80017cc:	2120      	movs	r1, #32
 80017ce:	486e      	ldr	r0, [pc, #440]	@ (8001988 <MX_GPIO_Init+0x2dc>)
 80017d0:	f003 fbc8 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1, GPIO_PIN_RESET);
 80017d4:	2200      	movs	r2, #0
 80017d6:	210e      	movs	r1, #14
 80017d8:	486c      	ldr	r0, [pc, #432]	@ (800198c <MX_GPIO_Init+0x2e0>)
 80017da:	f003 fbc3 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80017de:	2201      	movs	r2, #1
 80017e0:	2108      	movs	r1, #8
 80017e2:	486b      	ldr	r0, [pc, #428]	@ (8001990 <MX_GPIO_Init+0x2e4>)
 80017e4:	f003 fbbe 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80017e8:	2201      	movs	r2, #1
 80017ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ee:	4867      	ldr	r0, [pc, #412]	@ (800198c <MX_GPIO_Init+0x2e0>)
 80017f0:	f003 fbb8 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017fa:	4866      	ldr	r0, [pc, #408]	@ (8001994 <MX_GPIO_Init+0x2e8>)
 80017fc:	f003 fbb2 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	21c8      	movs	r1, #200	@ 0xc8
 8001804:	4864      	ldr	r0, [pc, #400]	@ (8001998 <MX_GPIO_Init+0x2ec>)
 8001806:	f003 fbad 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800180a:	2308      	movs	r3, #8
 800180c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180e:	2300      	movs	r3, #0
 8001810:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800181a:	4619      	mov	r1, r3
 800181c:	485f      	ldr	r0, [pc, #380]	@ (800199c <MX_GPIO_Init+0x2f0>)
 800181e:	f003 f9dd 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001822:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001830:	2303      	movs	r3, #3
 8001832:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001834:	230a      	movs	r3, #10
 8001836:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800183c:	4619      	mov	r1, r3
 800183e:	4858      	ldr	r0, [pc, #352]	@ (80019a0 <MX_GPIO_Init+0x2f4>)
 8001840:	f003 f9cc 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800184a:	2300      	movs	r3, #0
 800184c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001852:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001856:	4619      	mov	r1, r3
 8001858:	4852      	ldr	r0, [pc, #328]	@ (80019a4 <MX_GPIO_Init+0x2f8>)
 800185a:	f003 f9bf 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800185e:	2340      	movs	r3, #64	@ 0x40
 8001860:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001862:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001866:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001870:	4619      	mov	r1, r3
 8001872:	4845      	ldr	r0, [pc, #276]	@ (8001988 <MX_GPIO_Init+0x2dc>)
 8001874:	f003 f9b2 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001878:	2320      	movs	r3, #32
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001888:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800188c:	4619      	mov	r1, r3
 800188e:	483e      	ldr	r0, [pc, #248]	@ (8001988 <MX_GPIO_Init+0x2dc>)
 8001890:	f003 f9a4 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8001894:	f241 030e 	movw	r3, #4110	@ 0x100e
 8001898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018aa:	4619      	mov	r1, r3
 80018ac:	4837      	ldr	r0, [pc, #220]	@ (800198c <MX_GPIO_Init+0x2e0>)
 80018ae:	f003 f995 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80018b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b8:	2300      	movs	r3, #0
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80018c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018c4:	4619      	mov	r1, r3
 80018c6:	4838      	ldr	r0, [pc, #224]	@ (80019a8 <MX_GPIO_Init+0x2fc>)
 80018c8:	f003 f988 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80018cc:	2308      	movs	r3, #8
 80018ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018e0:	4619      	mov	r1, r3
 80018e2:	482b      	ldr	r0, [pc, #172]	@ (8001990 <MX_GPIO_Init+0x2e4>)
 80018e4:	f003 f97a 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018e8:	2310      	movs	r3, #16
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ec:	2300      	movs	r3, #0
 80018ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f8:	4619      	mov	r1, r3
 80018fa:	4823      	ldr	r0, [pc, #140]	@ (8001988 <MX_GPIO_Init+0x2dc>)
 80018fc:	f003 f96e 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001900:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001906:	2300      	movs	r3, #0
 8001908:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800190e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001912:	4619      	mov	r1, r3
 8001914:	481f      	ldr	r0, [pc, #124]	@ (8001994 <MX_GPIO_Init+0x2e8>)
 8001916:	f003 f961 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800191a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800192c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001930:	4619      	mov	r1, r3
 8001932:	4818      	ldr	r0, [pc, #96]	@ (8001994 <MX_GPIO_Init+0x2e8>)
 8001934:	f003 f952 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001938:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800193e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001942:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001948:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194c:	4619      	mov	r1, r3
 800194e:	480f      	ldr	r0, [pc, #60]	@ (800198c <MX_GPIO_Init+0x2e0>)
 8001950:	f003 f944 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001954:	2310      	movs	r3, #16
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001960:	2303      	movs	r3, #3
 8001962:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001964:	230a      	movs	r3, #10
 8001966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800196c:	4619      	mov	r1, r3
 800196e:	4809      	ldr	r0, [pc, #36]	@ (8001994 <MX_GPIO_Init+0x2e8>)
 8001970:	f003 f934 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001974:	23c8      	movs	r3, #200	@ 0xc8
 8001976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001980:	e014      	b.n	80019ac <MX_GPIO_Init+0x300>
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800
 8001988:	40020c00 	.word	0x40020c00
 800198c:	40022000 	.word	0x40022000
 8001990:	40022800 	.word	0x40022800
 8001994:	40021c00 	.word	0x40021c00
 8001998:	40021800 	.word	0x40021800
 800199c:	40021000 	.word	0x40021000
 80019a0:	40020400 	.word	0x40020400
 80019a4:	40022400 	.word	0x40022400
 80019a8:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b4:	4619      	mov	r1, r3
 80019b6:	4822      	ldr	r0, [pc, #136]	@ (8001a40 <MX_GPIO_Init+0x394>)
 80019b8:	f003 f910 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 80019bc:	2305      	movs	r3, #5
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c8:	2303      	movs	r3, #3
 80019ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019cc:	230a      	movs	r3, #10
 80019ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d4:	4619      	mov	r1, r3
 80019d6:	481b      	ldr	r0, [pc, #108]	@ (8001a44 <MX_GPIO_Init+0x398>)
 80019d8:	f003 f900 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80019dc:	2304      	movs	r3, #4
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e0:	2300      	movs	r3, #0
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ec:	4619      	mov	r1, r3
 80019ee:	4814      	ldr	r0, [pc, #80]	@ (8001a40 <MX_GPIO_Init+0x394>)
 80019f0:	f003 f8f4 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80019f4:	2328      	movs	r3, #40	@ 0x28
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a04:	230a      	movs	r3, #10
 8001a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	480e      	ldr	r0, [pc, #56]	@ (8001a48 <MX_GPIO_Init+0x39c>)
 8001a10:	f003 f8e4 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001a14:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	2300      	movs	r3, #0
 8001a24:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a26:	2305      	movs	r3, #5
 8001a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4806      	ldr	r0, [pc, #24]	@ (8001a4c <MX_GPIO_Init+0x3a0>)
 8001a32:	f003 f8d3 	bl	8004bdc <HAL_GPIO_Init>

}
 8001a36:	bf00      	nop
 8001a38:	3740      	adds	r7, #64	@ 0x40
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40021800 	.word	0x40021800
 8001a44:	40020800 	.word	0x40020800
 8001a48:	40020000 	.word	0x40020000
 8001a4c:	40020400 	.word	0x40020400

08001a50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a50:	b5b0      	push	{r4, r5, r7, lr}
 8001a52:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 8001a56:	af02      	add	r7, sp, #8
 8001a58:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001a5c:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8001a60:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  FRESULT res;
  uint32_t byteswritten; /* File write/read counts */
  uint8_t wtext[] = "STM32 FATFS works great!\n"; /* File write buffer */
 8001a62:	4b2a      	ldr	r3, [pc, #168]	@ (8001b0c <StartDefaultTask+0xbc>)
 8001a64:	f507 7403 	add.w	r4, r7, #524	@ 0x20c
 8001a68:	461d      	mov	r5, r3
 8001a6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a72:	c403      	stmia	r4!, {r0, r1}
 8001a74:	8022      	strh	r2, [r4, #0]
  uint8_t rtext[_MAX_SS];/* File read buffer */
  if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK){
 8001a76:	2200      	movs	r2, #0
 8001a78:	4925      	ldr	r1, [pc, #148]	@ (8001b10 <StartDefaultTask+0xc0>)
 8001a7a:	4826      	ldr	r0, [pc, #152]	@ (8001b14 <StartDefaultTask+0xc4>)
 8001a7c:	f00d fd62 	bl	800f544 <f_mount>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <StartDefaultTask+0x3a>
	  Error_Handler();
 8001a86:	f000 f85f 	bl	8001b48 <Error_Handler>
  }
  if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK){
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a92:	9200      	str	r2, [sp, #0]
 8001a94:	2200      	movs	r2, #0
 8001a96:	2107      	movs	r1, #7
 8001a98:	481d      	ldr	r0, [pc, #116]	@ (8001b10 <StartDefaultTask+0xc0>)
 8001a9a:	f00e f9d5 	bl	800fe48 <f_mkfs>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <StartDefaultTask+0x58>
	  Error_Handler();
 8001aa4:	f000 f850 	bl	8001b48 <Error_Handler>
  }
  for(;;)
  {
	if(f_open(&SDFile, "waw.txt", FA_OPEN_APPEND | FA_WRITE) != FR_OK)
 8001aa8:	2232      	movs	r2, #50	@ 0x32
 8001aaa:	491b      	ldr	r1, [pc, #108]	@ (8001b18 <StartDefaultTask+0xc8>)
 8001aac:	481b      	ldr	r0, [pc, #108]	@ (8001b1c <StartDefaultTask+0xcc>)
 8001aae:	f00d fdad 	bl	800f60c <f_open>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d002      	beq.n	8001abe <StartDefaultTask+0x6e>
	{
		Error_Handler();
 8001ab8:	f000 f846 	bl	8001b48 <Error_Handler>
 8001abc:	e01d      	b.n	8001afa <StartDefaultTask+0xaa>
	}
	else
	{
		res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 8001abe:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fba4 	bl	8000210 <strlen>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001ace:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8001ad2:	4812      	ldr	r0, [pc, #72]	@ (8001b1c <StartDefaultTask+0xcc>)
 8001ad4:	f00d ff5b 	bl	800f98e <f_write>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
		if((byteswritten == 0) || (res != FR_OK))
 8001ade:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <StartDefaultTask+0x9e>
 8001ae6:	f897 322f 	ldrb.w	r3, [r7, #559]	@ 0x22f
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d002      	beq.n	8001af4 <StartDefaultTask+0xa4>
		{
			Error_Handler();
 8001aee:	f000 f82b 	bl	8001b48 <Error_Handler>
 8001af2:	e002      	b.n	8001afa <StartDefaultTask+0xaa>
		}
		else
		{
			f_close(&SDFile);
 8001af4:	4809      	ldr	r0, [pc, #36]	@ (8001b1c <StartDefaultTask+0xcc>)
 8001af6:	f00e f977 	bl	800fde8 <f_close>
		}
	}
	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 8001afa:	2102      	movs	r1, #2
 8001afc:	4808      	ldr	r0, [pc, #32]	@ (8001b20 <StartDefaultTask+0xd0>)
 8001afe:	f003 fa4a 	bl	8004f96 <HAL_GPIO_TogglePin>
	osDelay(10000);
 8001b02:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001b06:	f00e ff0b 	bl	8010920 <osDelay>
	if(f_open(&SDFile, "waw.txt", FA_OPEN_APPEND | FA_WRITE) != FR_OK)
 8001b0a:	e7cd      	b.n	8001aa8 <StartDefaultTask+0x58>
 8001b0c:	080139b0 	.word	0x080139b0
 8001b10:	20000e30 	.word	0x20000e30
 8001b14:	20000e34 	.word	0x20000e34
 8001b18:	080139a8 	.word	0x080139a8
 8001b1c:	20001068 	.word	0x20001068
 8001b20:	40022000 	.word	0x40022000

08001b24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a04      	ldr	r2, [pc, #16]	@ (8001b44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b36:	f001 fa7b 	bl	8003030 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40001000 	.word	0x40001000

08001b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4c:	b672      	cpsid	i
}
 8001b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <Error_Handler+0x8>

08001b54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	210f      	movs	r1, #15
 8001b8e:	f06f 0001 	mvn.w	r0, #1
 8001b92:	f001 fddd 	bl	8003750 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a21      	ldr	r2, [pc, #132]	@ (8001c48 <HAL_ADC_MspInit+0xa4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d13c      	bne.n	8001c40 <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001bc6:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	4a20      	ldr	r2, [pc, #128]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bde:	4b1b      	ldr	r3, [pc, #108]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001be4:	f043 0320 	orr.w	r3, r3, #32
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0320 	and.w	r3, r3, #32
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4a14      	ldr	r2, [pc, #80]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <HAL_ADC_MspInit+0xa8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001c0e:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001c12:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c14:	2303      	movs	r3, #3
 8001c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4619      	mov	r1, r3
 8001c22:	480b      	ldr	r0, [pc, #44]	@ (8001c50 <HAL_ADC_MspInit+0xac>)
 8001c24:	f002 ffda 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4806      	ldr	r0, [pc, #24]	@ (8001c54 <HAL_ADC_MspInit+0xb0>)
 8001c3c:	f002 ffce 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001c40:	bf00      	nop
 8001c42:	3728      	adds	r7, #40	@ 0x28
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40012200 	.word	0x40012200
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40021400 	.word	0x40021400
 8001c54:	40020000 	.word	0x40020000

08001c58 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <HAL_CRC_MspInit+0x38>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d10b      	bne.n	8001c82 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_CRC_MspInit+0x3c>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a09      	ldr	r2, [pc, #36]	@ (8001c94 <HAL_CRC_MspInit+0x3c>)
 8001c70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <HAL_CRC_MspInit+0x3c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40023000 	.word	0x40023000
 8001c94:	40023800 	.word	0x40023800

08001c98 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08e      	sub	sp, #56	@ 0x38
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a50      	ldr	r2, [pc, #320]	@ (8001df8 <HAL_DCMI_MspInit+0x160>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	f040 809a 	bne.w	8001df0 <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001cbc:	4b4f      	ldr	r3, [pc, #316]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cc0:	4a4e      	ldr	r2, [pc, #312]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	623b      	str	r3, [r7, #32]
 8001cd2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cd4:	4b49      	ldr	r3, [pc, #292]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	4a48      	ldr	r2, [pc, #288]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cda:	f043 0310 	orr.w	r3, r3, #16
 8001cde:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce0:	4b46      	ldr	r3, [pc, #280]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	61fb      	str	r3, [r7, #28]
 8001cea:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cec:	4b43      	ldr	r3, [pc, #268]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	4a42      	ldr	r2, [pc, #264]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cf2:	f043 0308 	orr.w	r3, r3, #8
 8001cf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf8:	4b40      	ldr	r3, [pc, #256]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	f003 0308 	and.w	r3, r3, #8
 8001d00:	61bb      	str	r3, [r7, #24]
 8001d02:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d04:	4b3d      	ldr	r3, [pc, #244]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d08:	4a3c      	ldr	r2, [pc, #240]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d10:	4b3a      	ldr	r3, [pc, #232]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d1c:	4b37      	ldr	r3, [pc, #220]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d20:	4a36      	ldr	r2, [pc, #216]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d28:	4b34      	ldr	r3, [pc, #208]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	4b31      	ldr	r3, [pc, #196]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d38:	4a30      	ldr	r2, [pc, #192]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d40:	4b2e      	ldr	r3, [pc, #184]	@ (8001dfc <HAL_DCMI_MspInit+0x164>)
 8001d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001d4c:	2360      	movs	r3, #96	@ 0x60
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d5c:	230d      	movs	r3, #13
 8001d5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d64:	4619      	mov	r1, r3
 8001d66:	4826      	ldr	r0, [pc, #152]	@ (8001e00 <HAL_DCMI_MspInit+0x168>)
 8001d68:	f002 ff38 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d7c:	230d      	movs	r3, #13
 8001d7e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001d80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d84:	4619      	mov	r1, r3
 8001d86:	481f      	ldr	r0, [pc, #124]	@ (8001e04 <HAL_DCMI_MspInit+0x16c>)
 8001d88:	f002 ff28 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001d8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d9e:	230d      	movs	r3, #13
 8001da0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da6:	4619      	mov	r1, r3
 8001da8:	4817      	ldr	r0, [pc, #92]	@ (8001e08 <HAL_DCMI_MspInit+0x170>)
 8001daa:	f002 ff17 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001dae:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001dc0:	230d      	movs	r3, #13
 8001dc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4810      	ldr	r0, [pc, #64]	@ (8001e0c <HAL_DCMI_MspInit+0x174>)
 8001dcc:	f002 ff06 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001dd0:	2350      	movs	r3, #80	@ 0x50
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001de0:	230d      	movs	r3, #13
 8001de2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de8:	4619      	mov	r1, r3
 8001dea:	4809      	ldr	r0, [pc, #36]	@ (8001e10 <HAL_DCMI_MspInit+0x178>)
 8001dec:	f002 fef6 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001df0:	bf00      	nop
 8001df2:	3738      	adds	r7, #56	@ 0x38
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	50050000 	.word	0x50050000
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40020c00 	.word	0x40020c00
 8001e08:	40021800 	.word	0x40021800
 8001e0c:	40021c00 	.word	0x40021c00
 8001e10:	40020000 	.word	0x40020000

08001e14 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a0d      	ldr	r2, [pc, #52]	@ (8001e58 <HAL_DMA2D_MspInit+0x44>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d113      	bne.n	8001e4e <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e26:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <HAL_DMA2D_MspInit+0x48>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001e5c <HAL_DMA2D_MspInit+0x48>)
 8001e2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e32:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <HAL_DMA2D_MspInit+0x48>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2105      	movs	r1, #5
 8001e42:	205a      	movs	r0, #90	@ 0x5a
 8001e44:	f001 fc84 	bl	8003750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001e48:	205a      	movs	r0, #90	@ 0x5a
 8001e4a:	f001 fc9d 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	4002b000 	.word	0x4002b000
 8001e5c:	40023800 	.word	0x40023800

08001e60 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08e      	sub	sp, #56	@ 0x38
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8001f7c <HAL_ETH_MspInit+0x11c>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d178      	bne.n	8001f74 <HAL_ETH_MspInit+0x114>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001e82:	4b3f      	ldr	r3, [pc, #252]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a3e      	ldr	r2, [pc, #248]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001e88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e96:	623b      	str	r3, [r7, #32]
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	4b39      	ldr	r3, [pc, #228]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	4a38      	ldr	r2, [pc, #224]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ea0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea6:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001eae:	61fb      	str	r3, [r7, #28]
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	4b33      	ldr	r3, [pc, #204]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a32      	ldr	r2, [pc, #200]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001eb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b30      	ldr	r3, [pc, #192]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ec6:	61bb      	str	r3, [r7, #24]
 8001ec8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001eca:	4b2d      	ldr	r3, [pc, #180]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	4a2c      	ldr	r2, [pc, #176]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee2:	4b27      	ldr	r3, [pc, #156]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a26      	ldr	r2, [pc, #152]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b24      	ldr	r3, [pc, #144]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	4b21      	ldr	r3, [pc, #132]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a20      	ldr	r2, [pc, #128]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b1e      	ldr	r3, [pc, #120]	@ (8001f80 <HAL_ETH_MspInit+0x120>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001f12:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f20:	2303      	movs	r3, #3
 8001f22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f24:	230b      	movs	r3, #11
 8001f26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4815      	ldr	r0, [pc, #84]	@ (8001f84 <HAL_ETH_MspInit+0x124>)
 8001f30:	f002 fe54 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f34:	2332      	movs	r3, #50	@ 0x32
 8001f36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f44:	230b      	movs	r3, #11
 8001f46:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480e      	ldr	r0, [pc, #56]	@ (8001f88 <HAL_ETH_MspInit+0x128>)
 8001f50:	f002 fe44 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f54:	2386      	movs	r3, #134	@ 0x86
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f60:	2303      	movs	r3, #3
 8001f62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f64:	230b      	movs	r3, #11
 8001f66:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4807      	ldr	r0, [pc, #28]	@ (8001f8c <HAL_ETH_MspInit+0x12c>)
 8001f70:	f002 fe34 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001f74:	bf00      	nop
 8001f76:	3738      	adds	r7, #56	@ 0x38
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40028000 	.word	0x40028000
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40021800 	.word	0x40021800
 8001f88:	40020800 	.word	0x40020800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b0ac      	sub	sp, #176	@ 0xb0
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fa8:	f107 0318 	add.w	r3, r7, #24
 8001fac:	2284      	movs	r2, #132	@ 0x84
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f011 fc9f 	bl	80138f4 <memset>
  if(hi2c->Instance==I2C1)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a44      	ldr	r2, [pc, #272]	@ (80020cc <HAL_I2C_MspInit+0x13c>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d13d      	bne.n	800203c <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fca:	f107 0318 	add.w	r3, r7, #24
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f005 fcc6 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001fda:	f7ff fdb5 	bl	8001b48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fde:	4b3c      	ldr	r3, [pc, #240]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b39      	ldr	r3, [pc, #228]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001ff6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ffa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ffe:	2312      	movs	r3, #18
 8002000:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002004:	2301      	movs	r3, #1
 8002006:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2300      	movs	r3, #0
 800200c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002010:	2304      	movs	r3, #4
 8002012:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002016:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800201a:	4619      	mov	r1, r3
 800201c:	482d      	ldr	r0, [pc, #180]	@ (80020d4 <HAL_I2C_MspInit+0x144>)
 800201e:	f002 fddd 	bl	8004bdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002022:	4b2b      	ldr	r3, [pc, #172]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	4a2a      	ldr	r2, [pc, #168]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8002028:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800202c:	6413      	str	r3, [r2, #64]	@ 0x40
 800202e:	4b28      	ldr	r3, [pc, #160]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800203a:	e042      	b.n	80020c2 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a25      	ldr	r2, [pc, #148]	@ (80020d8 <HAL_I2C_MspInit+0x148>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d13d      	bne.n	80020c2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002046:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800204a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002052:	f107 0318 	add.w	r3, r7, #24
 8002056:	4618      	mov	r0, r3
 8002058:	f005 fc82 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002062:	f7ff fd71 	bl	8001b48 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002066:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	4a19      	ldr	r2, [pc, #100]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 800206c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002070:	6313      	str	r3, [r2, #48]	@ 0x30
 8002072:	4b17      	ldr	r3, [pc, #92]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800207e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002082:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002086:	2312      	movs	r3, #18
 8002088:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800208c:	2301      	movs	r3, #1
 800208e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002092:	2303      	movs	r3, #3
 8002094:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002098:	2304      	movs	r3, #4
 800209a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800209e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020a2:	4619      	mov	r1, r3
 80020a4:	480d      	ldr	r0, [pc, #52]	@ (80020dc <HAL_I2C_MspInit+0x14c>)
 80020a6:	f002 fd99 	bl	8004bdc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020aa:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a08      	ldr	r2, [pc, #32]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 80020b0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <HAL_I2C_MspInit+0x140>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
}
 80020c2:	bf00      	nop
 80020c4:	37b0      	adds	r7, #176	@ 0xb0
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40005400 	.word	0x40005400
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40020400 	.word	0x40020400
 80020d8:	40005c00 	.word	0x40005c00
 80020dc:	40021c00 	.word	0x40021c00

080020e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08e      	sub	sp, #56	@ 0x38
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a55      	ldr	r2, [pc, #340]	@ (8002254 <HAL_LTDC_MspInit+0x174>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	f040 80a3 	bne.w	800224a <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002104:	4b54      	ldr	r3, [pc, #336]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002108:	4a53      	ldr	r2, [pc, #332]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800210a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800210e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002110:	4b51      	ldr	r3, [pc, #324]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002114:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800211c:	4b4e      	ldr	r3, [pc, #312]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	4a4d      	ldr	r2, [pc, #308]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002122:	f043 0310 	orr.w	r3, r3, #16
 8002126:	6313      	str	r3, [r2, #48]	@ 0x30
 8002128:	4b4b      	ldr	r3, [pc, #300]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	f003 0310 	and.w	r3, r3, #16
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002134:	4b48      	ldr	r3, [pc, #288]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	4a47      	ldr	r2, [pc, #284]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800213a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800213e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002140:	4b45      	ldr	r3, [pc, #276]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002148:	61bb      	str	r3, [r7, #24]
 800214a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800214c:	4b42      	ldr	r3, [pc, #264]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	4a41      	ldr	r2, [pc, #260]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002152:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002156:	6313      	str	r3, [r2, #48]	@ 0x30
 8002158:	4b3f      	ldr	r3, [pc, #252]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002164:	4b3c      	ldr	r3, [pc, #240]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	4a3b      	ldr	r2, [pc, #236]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800216a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800216e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002170:	4b39      	ldr	r3, [pc, #228]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800217c:	4b36      	ldr	r3, [pc, #216]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	4a35      	ldr	r2, [pc, #212]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 8002182:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002186:	6313      	str	r3, [r2, #48]	@ 0x30
 8002188:	4b33      	ldr	r3, [pc, #204]	@ (8002258 <HAL_LTDC_MspInit+0x178>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002194:	2310      	movs	r3, #16
 8002196:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002198:	2302      	movs	r3, #2
 800219a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a0:	2300      	movs	r3, #0
 80021a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021a4:	230e      	movs	r3, #14
 80021a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80021a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ac:	4619      	mov	r1, r3
 80021ae:	482b      	ldr	r0, [pc, #172]	@ (800225c <HAL_LTDC_MspInit+0x17c>)
 80021b0:	f002 fd14 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80021b4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	2300      	movs	r3, #0
 80021c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021c6:	230e      	movs	r3, #14
 80021c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80021ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ce:	4619      	mov	r1, r3
 80021d0:	4823      	ldr	r0, [pc, #140]	@ (8002260 <HAL_LTDC_MspInit+0x180>)
 80021d2:	f002 fd03 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80021d6:	23f7      	movs	r3, #247	@ 0xf7
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021da:	2302      	movs	r3, #2
 80021dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e2:	2300      	movs	r3, #0
 80021e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021e6:	230e      	movs	r3, #14
 80021e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80021ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ee:	4619      	mov	r1, r3
 80021f0:	481c      	ldr	r0, [pc, #112]	@ (8002264 <HAL_LTDC_MspInit+0x184>)
 80021f2:	f002 fcf3 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80021f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	2300      	movs	r3, #0
 8002206:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002208:	2309      	movs	r3, #9
 800220a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800220c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002210:	4619      	mov	r1, r3
 8002212:	4815      	ldr	r0, [pc, #84]	@ (8002268 <HAL_LTDC_MspInit+0x188>)
 8002214:	f002 fce2 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002218:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2300      	movs	r3, #0
 8002228:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800222a:	230e      	movs	r3, #14
 800222c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800222e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002232:	4619      	mov	r1, r3
 8002234:	480d      	ldr	r0, [pc, #52]	@ (800226c <HAL_LTDC_MspInit+0x18c>)
 8002236:	f002 fcd1 	bl	8004bdc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2105      	movs	r1, #5
 800223e:	2058      	movs	r0, #88	@ 0x58
 8002240:	f001 fa86 	bl	8003750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002244:	2058      	movs	r0, #88	@ 0x58
 8002246:	f001 fa9f 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800224a:	bf00      	nop
 800224c:	3738      	adds	r7, #56	@ 0x38
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40016800 	.word	0x40016800
 8002258:	40023800 	.word	0x40023800
 800225c:	40021000 	.word	0x40021000
 8002260:	40022400 	.word	0x40022400
 8002264:	40022800 	.word	0x40022800
 8002268:	40021800 	.word	0x40021800
 800226c:	40022000 	.word	0x40022000

08002270 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08c      	sub	sp, #48	@ 0x30
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 031c 	add.w	r3, r7, #28
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a3b      	ldr	r2, [pc, #236]	@ (800237c <HAL_QSPI_MspInit+0x10c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d170      	bne.n	8002374 <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002292:	4b3b      	ldr	r3, [pc, #236]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 8002294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002296:	4a3a      	ldr	r2, [pc, #232]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	6393      	str	r3, [r2, #56]	@ 0x38
 800229e:	4b38      	ldr	r3, [pc, #224]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022aa:	4b35      	ldr	r3, [pc, #212]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	4a34      	ldr	r2, [pc, #208]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022b0:	f043 0310 	orr.w	r3, r3, #16
 80022b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b6:	4b32      	ldr	r3, [pc, #200]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	4a2e      	ldr	r2, [pc, #184]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022da:	4b29      	ldr	r3, [pc, #164]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a28      	ldr	r2, [pc, #160]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022e0:	f043 0308 	orr.w	r3, r3, #8
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <HAL_QSPI_MspInit+0x110>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80022f2:	2304      	movs	r3, #4
 80022f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f6:	2302      	movs	r3, #2
 80022f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fe:	2303      	movs	r3, #3
 8002300:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002302:	2309      	movs	r3, #9
 8002304:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	4619      	mov	r1, r3
 800230c:	481d      	ldr	r0, [pc, #116]	@ (8002384 <HAL_QSPI_MspInit+0x114>)
 800230e:	f002 fc65 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002312:	2340      	movs	r3, #64	@ 0x40
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002322:	230a      	movs	r3, #10
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4816      	ldr	r0, [pc, #88]	@ (8002388 <HAL_QSPI_MspInit+0x118>)
 800232e:	f002 fc55 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002332:	2304      	movs	r3, #4
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002342:	2309      	movs	r3, #9
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	480e      	ldr	r0, [pc, #56]	@ (8002388 <HAL_QSPI_MspInit+0x118>)
 800234e:	f002 fc45 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002352:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235c:	2300      	movs	r3, #0
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002360:	2303      	movs	r3, #3
 8002362:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002364:	2309      	movs	r3, #9
 8002366:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002368:	f107 031c 	add.w	r3, r7, #28
 800236c:	4619      	mov	r1, r3
 800236e:	4807      	ldr	r0, [pc, #28]	@ (800238c <HAL_QSPI_MspInit+0x11c>)
 8002370:	f002 fc34 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002374:	bf00      	nop
 8002376:	3730      	adds	r7, #48	@ 0x30
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	a0001000 	.word	0xa0001000
 8002380:	40023800 	.word	0x40023800
 8002384:	40021000 	.word	0x40021000
 8002388:	40020400 	.word	0x40020400
 800238c:	40020c00 	.word	0x40020c00

08002390 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b0a4      	sub	sp, #144	@ 0x90
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	2284      	movs	r2, #132	@ 0x84
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f011 faa7 	bl	80138f4 <memset>
  if(hrtc->Instance==RTC)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a0e      	ldr	r2, [pc, #56]	@ (80023e4 <HAL_RTC_MspInit+0x54>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d114      	bne.n	80023da <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023b0:	2320      	movs	r3, #32
 80023b2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80023b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023ba:	f107 030c 	add.w	r3, r7, #12
 80023be:	4618      	mov	r0, r3
 80023c0:	f005 face 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80023ca:	f7ff fbbd 	bl	8001b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023ce:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <HAL_RTC_MspInit+0x58>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d2:	4a05      	ldr	r2, [pc, #20]	@ (80023e8 <HAL_RTC_MspInit+0x58>)
 80023d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023d8:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023da:	bf00      	nop
 80023dc:	3790      	adds	r7, #144	@ 0x90
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40002800 	.word	0x40002800
 80023e8:	40023800 	.word	0x40023800

080023ec <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	@ 0x28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a65      	ldr	r2, [pc, #404]	@ (80025a0 <HAL_SD_MspInit+0x1b4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	f040 80c3 	bne.w	8002596 <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002410:	4b64      	ldr	r3, [pc, #400]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 8002412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002414:	4a63      	ldr	r2, [pc, #396]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 8002416:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800241a:	6453      	str	r3, [r2, #68]	@ 0x44
 800241c:	4b61      	ldr	r3, [pc, #388]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 800241e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002428:	4b5e      	ldr	r3, [pc, #376]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 800242a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242c:	4a5d      	ldr	r2, [pc, #372]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 800242e:	f043 0304 	orr.w	r3, r3, #4
 8002432:	6313      	str	r3, [r2, #48]	@ 0x30
 8002434:	4b5b      	ldr	r3, [pc, #364]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	60fb      	str	r3, [r7, #12]
 800243e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002440:	4b58      	ldr	r3, [pc, #352]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002444:	4a57      	ldr	r2, [pc, #348]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 8002446:	f043 0308 	orr.w	r3, r3, #8
 800244a:	6313      	str	r3, [r2, #48]	@ 0x30
 800244c:	4b55      	ldr	r3, [pc, #340]	@ (80025a4 <HAL_SD_MspInit+0x1b8>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002458:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800245c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002466:	2303      	movs	r3, #3
 8002468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800246a:	230c      	movs	r3, #12
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800246e:	f107 0314 	add.w	r3, r7, #20
 8002472:	4619      	mov	r1, r3
 8002474:	484c      	ldr	r0, [pc, #304]	@ (80025a8 <HAL_SD_MspInit+0x1bc>)
 8002476:	f002 fbb1 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800247a:	2304      	movs	r3, #4
 800247c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	2303      	movs	r3, #3
 8002488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800248a:	230c      	movs	r3, #12
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4845      	ldr	r0, [pc, #276]	@ (80025ac <HAL_SD_MspInit+0x1c0>)
 8002496:	f002 fba1 	bl	8004bdc <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 800249a:	4b45      	ldr	r3, [pc, #276]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 800249c:	4a45      	ldr	r2, [pc, #276]	@ (80025b4 <HAL_SD_MspInit+0x1c8>)
 800249e:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80024a0:	4b43      	ldr	r3, [pc, #268]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024a2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024a6:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024a8:	4b41      	ldr	r3, [pc, #260]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ae:	4b40      	ldr	r3, [pc, #256]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024b4:	4b3e      	ldr	r3, [pc, #248]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ba:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024bc:	4b3c      	ldr	r3, [pc, #240]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024c2:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024c4:	4b3a      	ldr	r3, [pc, #232]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024ca:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80024cc:	4b38      	ldr	r3, [pc, #224]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024ce:	2220      	movs	r2, #32
 80024d0:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	4b37      	ldr	r3, [pc, #220]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80024d8:	4b35      	ldr	r3, [pc, #212]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024da:	2204      	movs	r2, #4
 80024dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80024de:	4b34      	ldr	r3, [pc, #208]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024e0:	2203      	movs	r2, #3
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80024e4:	4b32      	ldr	r3, [pc, #200]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024e6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80024ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80024ec:	4b30      	ldr	r3, [pc, #192]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024ee:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80024f2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80024f4:	482e      	ldr	r0, [pc, #184]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 80024f6:	f001 fab9 	bl	8003a6c <HAL_DMA_Init>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 8002500:	f7ff fb22 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a2a      	ldr	r2, [pc, #168]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 8002508:	641a      	str	r2, [r3, #64]	@ 0x40
 800250a:	4a29      	ldr	r2, [pc, #164]	@ (80025b0 <HAL_SD_MspInit+0x1c4>)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8002510:	4b29      	ldr	r3, [pc, #164]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002512:	4a2a      	ldr	r2, [pc, #168]	@ (80025bc <HAL_SD_MspInit+0x1d0>)
 8002514:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8002516:	4b28      	ldr	r3, [pc, #160]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002518:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800251c:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800251e:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002520:	2240      	movs	r2, #64	@ 0x40
 8002522:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002524:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800252a:	4b23      	ldr	r3, [pc, #140]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800252c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002530:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002532:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002534:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002538:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800253a:	4b1f      	ldr	r3, [pc, #124]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800253c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002540:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002542:	4b1d      	ldr	r3, [pc, #116]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002544:	2220      	movs	r2, #32
 8002546:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002548:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800254a:	2200      	movs	r2, #0
 800254c:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800254e:	4b1a      	ldr	r3, [pc, #104]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002550:	2204      	movs	r2, #4
 8002552:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002554:	4b18      	ldr	r3, [pc, #96]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002556:	2203      	movs	r2, #3
 8002558:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800255a:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800255c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002560:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002564:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002568:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800256a:	4813      	ldr	r0, [pc, #76]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800256c:	f001 fa7e 	bl	8003a6c <HAL_DMA_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 8002576:	f7ff fae7 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a0e      	ldr	r2, [pc, #56]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 800257e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002580:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <HAL_SD_MspInit+0x1cc>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8002586:	2200      	movs	r2, #0
 8002588:	2105      	movs	r1, #5
 800258a:	2031      	movs	r0, #49	@ 0x31
 800258c:	f001 f8e0 	bl	8003750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002590:	2031      	movs	r0, #49	@ 0x31
 8002592:	f001 f8f9 	bl	8003788 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002596:	bf00      	nop
 8002598:	3728      	adds	r7, #40	@ 0x28
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40012c00 	.word	0x40012c00
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40020c00 	.word	0x40020c00
 80025b0:	200009b0 	.word	0x200009b0
 80025b4:	400264a0 	.word	0x400264a0
 80025b8:	20000a10 	.word	0x20000a10
 80025bc:	40026458 	.word	0x40026458

080025c0 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b0aa      	sub	sp, #168	@ 0xa8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025d8:	f107 0310 	add.w	r3, r7, #16
 80025dc:	2284      	movs	r2, #132	@ 0x84
 80025de:	2100      	movs	r1, #0
 80025e0:	4618      	mov	r0, r3
 80025e2:	f011 f987 	bl	80138f4 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 80025ee:	d143      	bne.n	8002678 <HAL_SPDIFRX_MspInit+0xb8>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 80025f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025f4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 80025f6:	2364      	movs	r3, #100	@ 0x64
 80025f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 80025fa:	2302      	movs	r3, #2
 80025fc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80025fe:	2302      	movs	r3, #2
 8002600:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002602:	2302      	movs	r3, #2
 8002604:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8002606:	2301      	movs	r3, #1
 8002608:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800260a:	f107 0310 	add.w	r3, r7, #16
 800260e:	4618      	mov	r0, r3
 8002610:	f005 f9a6 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800261a:	f7ff fa95 	bl	8001b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800261e:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	4a17      	ldr	r2, [pc, #92]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002628:	6413      	str	r3, [r2, #64]	@ 0x40
 800262a:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002636:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	4a11      	ldr	r2, [pc, #68]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 800263c:	f043 0308 	orr.w	r3, r3, #8
 8002640:	6313      	str	r3, [r2, #48]	@ 0x30
 8002642:	4b0f      	ldr	r3, [pc, #60]	@ (8002680 <HAL_SPDIFRX_MspInit+0xc0>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800264e:	2380      	movs	r3, #128	@ 0x80
 8002650:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002654:	2302      	movs	r3, #2
 8002656:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002660:	2300      	movs	r3, #0
 8002662:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002666:	2308      	movs	r3, #8
 8002668:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800266c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002670:	4619      	mov	r1, r3
 8002672:	4804      	ldr	r0, [pc, #16]	@ (8002684 <HAL_SPDIFRX_MspInit+0xc4>)
 8002674:	f002 fab2 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 8002678:	bf00      	nop
 800267a:	37a8      	adds	r7, #168	@ 0xa8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40023800 	.word	0x40023800
 8002684:	40020c00 	.word	0x40020c00

08002688 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a2e      	ldr	r2, [pc, #184]	@ (8002750 <HAL_TIM_Base_MspInit+0xc8>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d10c      	bne.n	80026b4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800269a:	4b2e      	ldr	r3, [pc, #184]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269e:	4a2d      	ldr	r2, [pc, #180]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	61fb      	str	r3, [r7, #28]
 80026b0:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80026b2:	e046      	b.n	8002742 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026bc:	d10c      	bne.n	80026d8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026be:	4b25      	ldr	r3, [pc, #148]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	4a24      	ldr	r2, [pc, #144]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ca:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	69bb      	ldr	r3, [r7, #24]
}
 80026d6:	e034      	b.n	8002742 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002758 <HAL_TIM_Base_MspInit+0xd0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d10c      	bne.n	80026fc <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	4a1b      	ldr	r2, [pc, #108]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ee:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	697b      	ldr	r3, [r7, #20]
}
 80026fa:	e022      	b.n	8002742 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a16      	ldr	r2, [pc, #88]	@ (800275c <HAL_TIM_Base_MspInit+0xd4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d10c      	bne.n	8002720 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002706:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	4a12      	ldr	r2, [pc, #72]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 800270c:	f043 0308 	orr.w	r3, r3, #8
 8002710:	6413      	str	r3, [r2, #64]	@ 0x40
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]
}
 800271e:	e010      	b.n	8002742 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a0e      	ldr	r2, [pc, #56]	@ (8002760 <HAL_TIM_Base_MspInit+0xd8>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d10b      	bne.n	8002742 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800272a:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	4a09      	ldr	r2, [pc, #36]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6453      	str	r3, [r2, #68]	@ 0x44
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <HAL_TIM_Base_MspInit+0xcc>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
}
 8002742:	bf00      	nop
 8002744:	3724      	adds	r7, #36	@ 0x24
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40010000 	.word	0x40010000
 8002754:	40023800 	.word	0x40023800
 8002758:	40000400 	.word	0x40000400
 800275c:	40000c00 	.word	0x40000c00
 8002760:	40010400 	.word	0x40010400

08002764 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0a      	ldr	r2, [pc, #40]	@ (800279c <HAL_TIM_PWM_MspInit+0x38>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d10b      	bne.n	800278e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002776:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	4a09      	ldr	r2, [pc, #36]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x3c>)
 800277c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002780:	6413      	str	r3, [r2, #64]	@ 0x40
 8002782:	4b07      	ldr	r3, [pc, #28]	@ (80027a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800278e:	bf00      	nop
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40001800 	.word	0x40001800
 80027a0:	40023800 	.word	0x40023800

080027a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08c      	sub	sp, #48	@ 0x30
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	f107 031c 	add.w	r3, r7, #28
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	60da      	str	r2, [r3, #12]
 80027ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a56      	ldr	r2, [pc, #344]	@ (800291c <HAL_TIM_MspPostInit+0x178>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d11d      	bne.n	8002802 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c6:	4b56      	ldr	r3, [pc, #344]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a55      	ldr	r2, [pc, #340]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b53      	ldr	r3, [pc, #332]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	61bb      	str	r3, [r7, #24]
 80027dc:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80027de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e4:	2302      	movs	r3, #2
 80027e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027f0:	2301      	movs	r3, #1
 80027f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	4619      	mov	r1, r3
 80027fa:	484a      	ldr	r0, [pc, #296]	@ (8002924 <HAL_TIM_MspPostInit+0x180>)
 80027fc:	f002 f9ee 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002800:	e087      	b.n	8002912 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280a:	d11d      	bne.n	8002848 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280c:	4b44      	ldr	r3, [pc, #272]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	4a43      	ldr	r2, [pc, #268]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6313      	str	r3, [r2, #48]	@ 0x30
 8002818:	4b41      	ldr	r3, [pc, #260]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282a:	2302      	movs	r3, #2
 800282c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282e:	2300      	movs	r3, #0
 8002830:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002836:	2301      	movs	r3, #1
 8002838:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800283a:	f107 031c 	add.w	r3, r7, #28
 800283e:	4619      	mov	r1, r3
 8002840:	4838      	ldr	r0, [pc, #224]	@ (8002924 <HAL_TIM_MspPostInit+0x180>)
 8002842:	f002 f9cb 	bl	8004bdc <HAL_GPIO_Init>
}
 8002846:	e064      	b.n	8002912 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a36      	ldr	r2, [pc, #216]	@ (8002928 <HAL_TIM_MspPostInit+0x184>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d11c      	bne.n	800288c <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002852:	4b33      	ldr	r3, [pc, #204]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	4a32      	ldr	r2, [pc, #200]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 8002858:	f043 0302 	orr.w	r3, r3, #2
 800285c:	6313      	str	r3, [r2, #48]	@ 0x30
 800285e:	4b30      	ldr	r3, [pc, #192]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800286a:	2310      	movs	r3, #16
 800286c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286e:	2302      	movs	r3, #2
 8002870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002876:	2300      	movs	r3, #0
 8002878:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800287a:	2302      	movs	r3, #2
 800287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	4619      	mov	r1, r3
 8002884:	4829      	ldr	r0, [pc, #164]	@ (800292c <HAL_TIM_MspPostInit+0x188>)
 8002886:	f002 f9a9 	bl	8004bdc <HAL_GPIO_Init>
}
 800288a:	e042      	b.n	8002912 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a27      	ldr	r2, [pc, #156]	@ (8002930 <HAL_TIM_MspPostInit+0x18c>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d11c      	bne.n	80028d0 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002896:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	4a21      	ldr	r2, [pc, #132]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 800289c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80028ae:	2301      	movs	r3, #1
 80028b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b2:	2302      	movs	r3, #2
 80028b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ba:	2300      	movs	r3, #0
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028be:	2302      	movs	r3, #2
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80028c2:	f107 031c 	add.w	r3, r7, #28
 80028c6:	4619      	mov	r1, r3
 80028c8:	481a      	ldr	r0, [pc, #104]	@ (8002934 <HAL_TIM_MspPostInit+0x190>)
 80028ca:	f002 f987 	bl	8004bdc <HAL_GPIO_Init>
}
 80028ce:	e020      	b.n	8002912 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a18      	ldr	r2, [pc, #96]	@ (8002938 <HAL_TIM_MspPostInit+0x194>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d11b      	bne.n	8002912 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80028da:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a10      	ldr	r2, [pc, #64]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80028e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <HAL_TIM_MspPostInit+0x17c>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80028f2:	2340      	movs	r3, #64	@ 0x40
 80028f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fe:	2300      	movs	r3, #0
 8002900:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002902:	2309      	movs	r3, #9
 8002904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002906:	f107 031c 	add.w	r3, r7, #28
 800290a:	4619      	mov	r1, r3
 800290c:	480b      	ldr	r0, [pc, #44]	@ (800293c <HAL_TIM_MspPostInit+0x198>)
 800290e:	f002 f965 	bl	8004bdc <HAL_GPIO_Init>
}
 8002912:	bf00      	nop
 8002914:	3730      	adds	r7, #48	@ 0x30
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40010000 	.word	0x40010000
 8002920:	40023800 	.word	0x40023800
 8002924:	40020000 	.word	0x40020000
 8002928:	40000400 	.word	0x40000400
 800292c:	40020400 	.word	0x40020400
 8002930:	40000c00 	.word	0x40000c00
 8002934:	40022000 	.word	0x40022000
 8002938:	40001800 	.word	0x40001800
 800293c:	40021c00 	.word	0x40021c00

08002940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b0ae      	sub	sp, #184	@ 0xb8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002958:	f107 0320 	add.w	r3, r7, #32
 800295c:	2284      	movs	r2, #132	@ 0x84
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f010 ffc7 	bl	80138f4 <memset>
  if(huart->Instance==USART1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a53      	ldr	r2, [pc, #332]	@ (8002ab8 <HAL_UART_MspInit+0x178>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d15d      	bne.n	8002a2c <HAL_UART_MspInit+0xec>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002970:	2340      	movs	r3, #64	@ 0x40
 8002972:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002974:	2300      	movs	r3, #0
 8002976:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002978:	f107 0320 	add.w	r3, r7, #32
 800297c:	4618      	mov	r0, r3
 800297e:	f004 ffef 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002988:	f7ff f8de 	bl	8001b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800298c:	4b4b      	ldr	r3, [pc, #300]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 800298e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002990:	4a4a      	ldr	r2, [pc, #296]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002992:	f043 0310 	orr.w	r3, r3, #16
 8002996:	6453      	str	r3, [r2, #68]	@ 0x44
 8002998:	4b48      	ldr	r3, [pc, #288]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 800299a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a4:	4b45      	ldr	r3, [pc, #276]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a8:	4a44      	ldr	r2, [pc, #272]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029aa:	f043 0302 	orr.w	r3, r3, #2
 80029ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b0:	4b42      	ldr	r3, [pc, #264]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029bc:	4b3f      	ldr	r3, [pc, #252]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	4a3e      	ldr	r2, [pc, #248]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c8:	4b3c      	ldr	r3, [pc, #240]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80029d4:	2380      	movs	r3, #128	@ 0x80
 80029d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029da:	2302      	movs	r3, #2
 80029dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e6:	2300      	movs	r3, #0
 80029e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029ec:	2307      	movs	r3, #7
 80029ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80029f2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029f6:	4619      	mov	r1, r3
 80029f8:	4831      	ldr	r0, [pc, #196]	@ (8002ac0 <HAL_UART_MspInit+0x180>)
 80029fa:	f002 f8ef 	bl	8004bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80029fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a18:	2307      	movs	r3, #7
 8002a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002a1e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a22:	4619      	mov	r1, r3
 8002a24:	4827      	ldr	r0, [pc, #156]	@ (8002ac4 <HAL_UART_MspInit+0x184>)
 8002a26:	f002 f8d9 	bl	8004bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a2a:	e040      	b.n	8002aae <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a25      	ldr	r2, [pc, #148]	@ (8002ac8 <HAL_UART_MspInit+0x188>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d13b      	bne.n	8002aae <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a3a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a40:	f107 0320 	add.w	r3, r7, #32
 8002a44:	4618      	mov	r0, r3
 8002a46:	f004 ff8b 	bl	8007960 <HAL_RCCEx_PeriphCLKConfig>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002a50:	f7ff f87a 	bl	8001b48 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a54:	4b19      	ldr	r3, [pc, #100]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a58:	4a18      	ldr	r2, [pc, #96]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a5a:	f043 0320 	orr.w	r3, r3, #32
 8002a5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a60:	4b16      	ldr	r3, [pc, #88]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6c:	4b13      	ldr	r3, [pc, #76]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	4a12      	ldr	r2, [pc, #72]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a72:	f043 0304 	orr.w	r3, r3, #4
 8002a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a78:	4b10      	ldr	r3, [pc, #64]	@ (8002abc <HAL_UART_MspInit+0x17c>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002a84:	23c0      	movs	r3, #192	@ 0xc0
 8002a86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a96:	2303      	movs	r3, #3
 8002a98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a9c:	2308      	movs	r3, #8
 8002a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4808      	ldr	r0, [pc, #32]	@ (8002acc <HAL_UART_MspInit+0x18c>)
 8002aaa:	f002 f897 	bl	8004bdc <HAL_GPIO_Init>
}
 8002aae:	bf00      	nop
 8002ab0:	37b8      	adds	r7, #184	@ 0xb8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40011000 	.word	0x40011000
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40020400 	.word	0x40020400
 8002ac4:	40020000 	.word	0x40020000
 8002ac8:	40011400 	.word	0x40011400
 8002acc:	40020800 	.word	0x40020800

08002ad0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002ad6:	1d3b      	adds	r3, r7, #4
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	60da      	str	r2, [r3, #12]
 8002ae2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8002bd0 <HAL_FMC_MspInit+0x100>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d16d      	bne.n	8002bc8 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002aec:	4b38      	ldr	r3, [pc, #224]	@ (8002bd0 <HAL_FMC_MspInit+0x100>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002af2:	4b38      	ldr	r3, [pc, #224]	@ (8002bd4 <HAL_FMC_MspInit+0x104>)
 8002af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af6:	4a37      	ldr	r2, [pc, #220]	@ (8002bd4 <HAL_FMC_MspInit+0x104>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6393      	str	r3, [r2, #56]	@ 0x38
 8002afe:	4b35      	ldr	r3, [pc, #212]	@ (8002bd4 <HAL_FMC_MspInit+0x104>)
 8002b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002b0a:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002b0e:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b1c:	230c      	movs	r3, #12
 8002b1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	4619      	mov	r1, r3
 8002b24:	482c      	ldr	r0, [pc, #176]	@ (8002bd8 <HAL_FMC_MspInit+0x108>)
 8002b26:	f002 f859 	bl	8004bdc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002b2a:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002b2e:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b30:	2302      	movs	r3, #2
 8002b32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b3c:	230c      	movs	r3, #12
 8002b3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	4619      	mov	r1, r3
 8002b44:	4825      	ldr	r0, [pc, #148]	@ (8002bdc <HAL_FMC_MspInit+0x10c>)
 8002b46:	f002 f849 	bl	8004bdc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002b4a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002b4e:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b50:	2302      	movs	r3, #2
 8002b52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b5c:	230c      	movs	r3, #12
 8002b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	481e      	ldr	r0, [pc, #120]	@ (8002be0 <HAL_FMC_MspInit+0x110>)
 8002b66:	f002 f839 	bl	8004bdc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002b6a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002b6e:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b7c:	230c      	movs	r3, #12
 8002b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	4817      	ldr	r0, [pc, #92]	@ (8002be4 <HAL_FMC_MspInit+0x114>)
 8002b86:	f002 f829 	bl	8004bdc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002b8a:	2328      	movs	r3, #40	@ 0x28
 8002b8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b96:	2303      	movs	r3, #3
 8002b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b9a:	230c      	movs	r3, #12
 8002b9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4811      	ldr	r0, [pc, #68]	@ (8002be8 <HAL_FMC_MspInit+0x118>)
 8002ba4:	f002 f81a 	bl	8004bdc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002ba8:	2308      	movs	r3, #8
 8002baa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002bb8:	230c      	movs	r3, #12
 8002bba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	480a      	ldr	r0, [pc, #40]	@ (8002bec <HAL_FMC_MspInit+0x11c>)
 8002bc2:	f002 f80b 	bl	8004bdc <HAL_GPIO_Init>
 8002bc6:	e000      	b.n	8002bca <HAL_FMC_MspInit+0xfa>
    return;
 8002bc8:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	20000dd4 	.word	0x20000dd4
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40021800 	.word	0x40021800
 8002be0:	40020c00 	.word	0x40020c00
 8002be4:	40021400 	.word	0x40021400
 8002be8:	40021c00 	.word	0x40021c00
 8002bec:	40020800 	.word	0x40020800

08002bf0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002bf8:	f7ff ff6a 	bl	8002ad0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	3708      	adds	r7, #8
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	@ 0x28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a61      	ldr	r2, [pc, #388]	@ (8002d98 <HAL_SAI_MspInit+0x194>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d15b      	bne.n	8002cce <HAL_SAI_MspInit+0xca>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002c16:	4b61      	ldr	r3, [pc, #388]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10b      	bne.n	8002c36 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002c1e:	4b60      	ldr	r3, [pc, #384]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c22:	4a5f      	ldr	r2, [pc, #380]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002c24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c2a:	4b5d      	ldr	r3, [pc, #372]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002c36:	4b59      	ldr	r3, [pc, #356]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	4a57      	ldr	r2, [pc, #348]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002c3e:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002c40:	23f0      	movs	r3, #240	@ 0xf0
 8002c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	2302      	movs	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002c50:	230a      	movs	r3, #10
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4852      	ldr	r0, [pc, #328]	@ (8002da4 <HAL_SAI_MspInit+0x1a0>)
 8002c5c:	f001 ffbe 	bl	8004bdc <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002c60:	4b51      	ldr	r3, [pc, #324]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c62:	4a52      	ldr	r2, [pc, #328]	@ (8002dac <HAL_SAI_MspInit+0x1a8>)
 8002c64:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002c66:	4b50      	ldr	r3, [pc, #320]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c68:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c6c:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c70:	2240      	movs	r2, #64	@ 0x40
 8002c72:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c74:	4b4c      	ldr	r3, [pc, #304]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002c7a:	4b4b      	ldr	r3, [pc, #300]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c80:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c82:	4b49      	ldr	r3, [pc, #292]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c88:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c8a:	4b47      	ldr	r3, [pc, #284]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c8c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c90:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002c92:	4b45      	ldr	r3, [pc, #276]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c98:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8002c9a:	4b43      	ldr	r3, [pc, #268]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ca0:	4b41      	ldr	r3, [pc, #260]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002ca6:	4840      	ldr	r0, [pc, #256]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002ca8:	f000 fee0 	bl	8003a6c <HAL_DMA_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 8002cb2:	f7fe ff49 	bl	8001b48 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002cba:	671a      	str	r2, [r3, #112]	@ 0x70
 8002cbc:	4a3a      	ldr	r2, [pc, #232]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a38      	ldr	r2, [pc, #224]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002cc6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002cc8:	4a37      	ldr	r2, [pc, #220]	@ (8002da8 <HAL_SAI_MspInit+0x1a4>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a37      	ldr	r2, [pc, #220]	@ (8002db0 <HAL_SAI_MspInit+0x1ac>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d15b      	bne.n	8002d90 <HAL_SAI_MspInit+0x18c>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002cd8:	4b30      	ldr	r3, [pc, #192]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce4:	4a2e      	ldr	r2, [pc, #184]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002ce6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cea:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cec:	4b2c      	ldr	r3, [pc, #176]	@ (8002da0 <HAL_SAI_MspInit+0x19c>)
 8002cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002cf8:	4b28      	ldr	r3, [pc, #160]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	4a27      	ldr	r2, [pc, #156]	@ (8002d9c <HAL_SAI_MspInit+0x198>)
 8002d00:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d10:	2300      	movs	r3, #0
 8002d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d14:	230a      	movs	r3, #10
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4825      	ldr	r0, [pc, #148]	@ (8002db4 <HAL_SAI_MspInit+0x1b0>)
 8002d20:	f001 ff5c 	bl	8004bdc <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream7;
 8002d24:	4b24      	ldr	r3, [pc, #144]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d26:	4a25      	ldr	r2, [pc, #148]	@ (8002dbc <HAL_SAI_MspInit+0x1b8>)
 8002d28:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_0;
 8002d2a:	4b23      	ldr	r3, [pc, #140]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d30:	4b21      	ldr	r3, [pc, #132]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d36:	4b20      	ldr	r3, [pc, #128]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d42:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002d44:	4b1c      	ldr	r3, [pc, #112]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d46:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002d4a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d52:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002d54:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d5a:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002d68:	4813      	ldr	r0, [pc, #76]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d6a:	f000 fe7f 	bl	8003a6c <HAL_DMA_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_SAI_MspInit+0x174>
    {
      Error_Handler();
 8002d74:	f7fe fee8 	bl	8001b48 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d7c:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a0c      	ldr	r2, [pc, #48]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d88:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002db8 <HAL_SAI_MspInit+0x1b4>)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002d90:	bf00      	nop
 8002d92:	3728      	adds	r7, #40	@ 0x28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40015c04 	.word	0x40015c04
 8002d9c:	20000dd8 	.word	0x20000dd8
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40022000 	.word	0x40022000
 8002da8:	2000086c 	.word	0x2000086c
 8002dac:	40026470 	.word	0x40026470
 8002db0:	40015c24 	.word	0x40015c24
 8002db4:	40021800 	.word	0x40021800
 8002db8:	200008cc 	.word	0x200008cc
 8002dbc:	400264b8 	.word	0x400264b8

08002dc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08e      	sub	sp, #56	@ 0x38
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002dd0:	4b33      	ldr	r3, [pc, #204]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	4a32      	ldr	r2, [pc, #200]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dd6:	f043 0310 	orr.w	r3, r3, #16
 8002dda:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ddc:	4b30      	ldr	r3, [pc, #192]	@ (8002ea0 <HAL_InitTick+0xe0>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002de8:	f107 0210 	add.w	r2, r7, #16
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	4611      	mov	r1, r2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f004 fd82 	bl	80078fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d103      	bne.n	8002e0a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e02:	f004 fd53 	bl	80078ac <HAL_RCC_GetPCLK1Freq>
 8002e06:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e08:	e004      	b.n	8002e14 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e0a:	f004 fd4f 	bl	80078ac <HAL_RCC_GetPCLK1Freq>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e16:	4a23      	ldr	r2, [pc, #140]	@ (8002ea4 <HAL_InitTick+0xe4>)
 8002e18:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1c:	0c9b      	lsrs	r3, r3, #18
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e22:	4b21      	ldr	r3, [pc, #132]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e24:	4a21      	ldr	r2, [pc, #132]	@ (8002eac <HAL_InitTick+0xec>)
 8002e26:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e28:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e2e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e30:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e34:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e36:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e42:	4b19      	ldr	r3, [pc, #100]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002e48:	4817      	ldr	r0, [pc, #92]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e4a:	f007 fc01 	bl	800a650 <HAL_TIM_Base_Init>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d11b      	bne.n	8002e94 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002e5c:	4812      	ldr	r0, [pc, #72]	@ (8002ea8 <HAL_InitTick+0xe8>)
 8002e5e:	f007 fc4f 	bl	800a700 <HAL_TIM_Base_Start_IT>
 8002e62:	4603      	mov	r3, r0
 8002e64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d111      	bne.n	8002e94 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e70:	2036      	movs	r0, #54	@ 0x36
 8002e72:	f000 fc89 	bl	8003788 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b0f      	cmp	r3, #15
 8002e7a:	d808      	bhi.n	8002e8e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	2036      	movs	r0, #54	@ 0x36
 8002e82:	f000 fc65 	bl	8003750 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e86:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb0 <HAL_InitTick+0xf0>)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	e002      	b.n	8002e94 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3738      	adds	r7, #56	@ 0x38
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	431bde83 	.word	0x431bde83
 8002ea8:	20000ddc 	.word	0x20000ddc
 8002eac:	40001000 	.word	0x40001000
 8002eb0:	20000004 	.word	0x20000004

08002eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <NMI_Handler+0x4>

08002ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <HardFault_Handler+0x4>

08002ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <MemManage_Handler+0x4>

08002ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <BusFault_Handler+0x4>

08002ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <UsageFault_Handler+0x4>

08002edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002ef0:	4802      	ldr	r0, [pc, #8]	@ (8002efc <SDMMC1_IRQHandler+0x10>)
 8002ef2:	f006 fa71 	bl	80093d8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	2000092c 	.word	0x2000092c

08002f00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f04:	4802      	ldr	r0, [pc, #8]	@ (8002f10 <TIM6_DAC_IRQHandler+0x10>)
 8002f06:	f007 fcca 	bl	800a89e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000ddc 	.word	0x20000ddc

08002f14 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8002f18:	4802      	ldr	r0, [pc, #8]	@ (8002f24 <DMA2_Stream3_IRQHandler+0x10>)
 8002f1a:	f000 fed7 	bl	8003ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000a10 	.word	0x20000a10

08002f28 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002f2c:	4802      	ldr	r0, [pc, #8]	@ (8002f38 <DMA2_Stream4_IRQHandler+0x10>)
 8002f2e:	f000 fecd 	bl	8003ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	2000086c 	.word	0x2000086c

08002f3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002f40:	4802      	ldr	r0, [pc, #8]	@ (8002f4c <OTG_FS_IRQHandler+0x10>)
 8002f42:	f002 f842 	bl	8004fca <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	2000945c 	.word	0x2000945c

08002f50 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8002f54:	4802      	ldr	r0, [pc, #8]	@ (8002f60 <DMA2_Stream6_IRQHandler+0x10>)
 8002f56:	f000 feb9 	bl	8003ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200009b0 	.word	0x200009b0

08002f64 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002f68:	4802      	ldr	r0, [pc, #8]	@ (8002f74 <DMA2_Stream7_IRQHandler+0x10>)
 8002f6a:	f000 feaf 	bl	8003ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	200008cc 	.word	0x200008cc

08002f78 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002f7c:	4802      	ldr	r0, [pc, #8]	@ (8002f88 <LTDC_IRQHandler+0x10>)
 8002f7e:	f003 fc77 	bl	8006870 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000650 	.word	0x20000650

08002f8c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002f90:	4802      	ldr	r0, [pc, #8]	@ (8002f9c <DMA2D_IRQHandler+0x10>)
 8002f92:	f001 f95b 	bl	800424c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200004b8 	.word	0x200004b8

08002fa0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fa4:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <SystemInit+0x20>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002faa:	4a05      	ldr	r2, [pc, #20]	@ (8002fc0 <SystemInit+0x20>)
 8002fac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fb4:	bf00      	nop
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ffc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fc8:	480d      	ldr	r0, [pc, #52]	@ (8003000 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002fca:	490e      	ldr	r1, [pc, #56]	@ (8003004 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8003008 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fd0:	e002      	b.n	8002fd8 <LoopCopyDataInit>

08002fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fd6:	3304      	adds	r3, #4

08002fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fdc:	d3f9      	bcc.n	8002fd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fde:	4a0b      	ldr	r2, [pc, #44]	@ (800300c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fe0:	4c0b      	ldr	r4, [pc, #44]	@ (8003010 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe4:	e001      	b.n	8002fea <LoopFillZerobss>

08002fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe8:	3204      	adds	r2, #4

08002fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fec:	d3fb      	bcc.n	8002fe6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fee:	f7ff ffd7 	bl	8002fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ff2:	f010 fc87 	bl	8013904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ff6:	f7fd fadd 	bl	80005b4 <main>
  bx  lr    
 8002ffa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ffc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003004:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003008:	08013b0c 	.word	0x08013b0c
  ldr r2, =_sbss
 800300c:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8003010:	20009760 	.word	0x20009760

08003014 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003014:	e7fe      	b.n	8003014 <ADC_IRQHandler>

08003016 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800301a:	2003      	movs	r0, #3
 800301c:	f000 fb8d 	bl	800373a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003020:	2000      	movs	r0, #0
 8003022:	f7ff fecd 	bl	8002dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003026:	f7fe fd95 	bl	8001b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003034:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <HAL_IncTick+0x20>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	461a      	mov	r2, r3
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <HAL_IncTick+0x24>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4413      	add	r3, r2
 8003040:	4a04      	ldr	r2, [pc, #16]	@ (8003054 <HAL_IncTick+0x24>)
 8003042:	6013      	str	r3, [r2, #0]
}
 8003044:	bf00      	nop
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	20000008 	.word	0x20000008
 8003054:	20000e28 	.word	0x20000e28

08003058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  return uwTick;
 800305c:	4b03      	ldr	r3, [pc, #12]	@ (800306c <HAL_GetTick+0x14>)
 800305e:	681b      	ldr	r3, [r3, #0]
}
 8003060:	4618      	mov	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	20000e28 	.word	0x20000e28

08003070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003078:	f7ff ffee 	bl	8003058 <HAL_GetTick>
 800307c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003088:	d005      	beq.n	8003096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800308a:	4b0a      	ldr	r3, [pc, #40]	@ (80030b4 <HAL_Delay+0x44>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4413      	add	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003096:	bf00      	nop
 8003098:	f7ff ffde 	bl	8003058 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d8f7      	bhi.n	8003098 <HAL_Delay+0x28>
  {
  }
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	20000008 	.word	0x20000008

080030b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e031      	b.n	8003132 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d109      	bne.n	80030ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7fe fd64 	bl	8001ba4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	f003 0310 	and.w	r3, r3, #16
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d116      	bne.n	8003124 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030fa:	4b10      	ldr	r3, [pc, #64]	@ (800313c <HAL_ADC_Init+0x84>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	f043 0202 	orr.w	r2, r3, #2
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f970 	bl	80033ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f023 0303 	bic.w	r3, r3, #3
 800311a:	f043 0201 	orr.w	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	641a      	str	r2, [r3, #64]	@ 0x40
 8003122:	e001      	b.n	8003128 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003130:	7bfb      	ldrb	r3, [r7, #15]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	ffffeefd 	.word	0xffffeefd

08003140 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x1c>
 8003158:	2302      	movs	r3, #2
 800315a:	e136      	b.n	80033ca <HAL_ADC_ConfigChannel+0x28a>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b09      	cmp	r3, #9
 800316a:	d93a      	bls.n	80031e2 <HAL_ADC_ConfigChannel+0xa2>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003174:	d035      	beq.n	80031e2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68d9      	ldr	r1, [r3, #12]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	b29b      	uxth	r3, r3
 8003182:	461a      	mov	r2, r3
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	3b1e      	subs	r3, #30
 800318c:	2207      	movs	r2, #7
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43da      	mvns	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	400a      	ands	r2, r1
 800319a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a8d      	ldr	r2, [pc, #564]	@ (80033d8 <HAL_ADC_ConfigChannel+0x298>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d10a      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68d9      	ldr	r1, [r3, #12]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	061a      	lsls	r2, r3, #24
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031ba:	e035      	b.n	8003228 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68d9      	ldr	r1, [r3, #12]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	4618      	mov	r0, r3
 80031ce:	4603      	mov	r3, r0
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	4403      	add	r3, r0
 80031d4:	3b1e      	subs	r3, #30
 80031d6:	409a      	lsls	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031e0:	e022      	b.n	8003228 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6919      	ldr	r1, [r3, #16]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	461a      	mov	r2, r3
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	2207      	movs	r2, #7
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43da      	mvns	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	400a      	ands	r2, r1
 8003204:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6919      	ldr	r1, [r3, #16]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	b29b      	uxth	r3, r3
 8003216:	4618      	mov	r0, r3
 8003218:	4603      	mov	r3, r0
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	4403      	add	r3, r0
 800321e:	409a      	lsls	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b06      	cmp	r3, #6
 800322e:	d824      	bhi.n	800327a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	3b05      	subs	r3, #5
 8003242:	221f      	movs	r2, #31
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43da      	mvns	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	400a      	ands	r2, r1
 8003250:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	b29b      	uxth	r3, r3
 800325e:	4618      	mov	r0, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	3b05      	subs	r3, #5
 800326c:	fa00 f203 	lsl.w	r2, r0, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	635a      	str	r2, [r3, #52]	@ 0x34
 8003278:	e04c      	b.n	8003314 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b0c      	cmp	r3, #12
 8003280:	d824      	bhi.n	80032cc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	3b23      	subs	r3, #35	@ 0x23
 8003294:	221f      	movs	r2, #31
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43da      	mvns	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	400a      	ands	r2, r1
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	4618      	mov	r0, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	4613      	mov	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4413      	add	r3, r2
 80032bc:	3b23      	subs	r3, #35	@ 0x23
 80032be:	fa00 f203 	lsl.w	r2, r0, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80032ca:	e023      	b.n	8003314 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	3b41      	subs	r3, #65	@ 0x41
 80032de:	221f      	movs	r2, #31
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	43da      	mvns	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	400a      	ands	r2, r1
 80032ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	4618      	mov	r0, r3
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	3b41      	subs	r3, #65	@ 0x41
 8003308:	fa00 f203 	lsl.w	r2, r0, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a30      	ldr	r2, [pc, #192]	@ (80033dc <HAL_ADC_ConfigChannel+0x29c>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d10a      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x1f4>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003326:	d105      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003328:	4b2d      	ldr	r3, [pc, #180]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	4a2c      	ldr	r2, [pc, #176]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800332e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003332:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a28      	ldr	r2, [pc, #160]	@ (80033dc <HAL_ADC_ConfigChannel+0x29c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d10f      	bne.n	800335e <HAL_ADC_ConfigChannel+0x21e>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b12      	cmp	r3, #18
 8003344:	d10b      	bne.n	800335e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003346:	4b26      	ldr	r3, [pc, #152]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	4a25      	ldr	r2, [pc, #148]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800334c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003350:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003352:	4b23      	ldr	r3, [pc, #140]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4a22      	ldr	r2, [pc, #136]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003358:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800335c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1e      	ldr	r2, [pc, #120]	@ (80033dc <HAL_ADC_ConfigChannel+0x29c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d12b      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x280>
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a1a      	ldr	r2, [pc, #104]	@ (80033d8 <HAL_ADC_ConfigChannel+0x298>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d003      	beq.n	800337a <HAL_ADC_ConfigChannel+0x23a>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b11      	cmp	r3, #17
 8003378:	d122      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800337a:	4b19      	ldr	r3, [pc, #100]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	4a18      	ldr	r2, [pc, #96]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003380:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003384:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003386:	4b16      	ldr	r3, [pc, #88]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a15      	ldr	r2, [pc, #84]	@ (80033e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800338c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003390:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a10      	ldr	r2, [pc, #64]	@ (80033d8 <HAL_ADC_ConfigChannel+0x298>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d111      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800339c:	4b11      	ldr	r3, [pc, #68]	@ (80033e4 <HAL_ADC_ConfigChannel+0x2a4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a11      	ldr	r2, [pc, #68]	@ (80033e8 <HAL_ADC_ConfigChannel+0x2a8>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	0c9a      	lsrs	r2, r3, #18
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033b2:	e002      	b.n	80033ba <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1f9      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	10000012 	.word	0x10000012
 80033dc:	40012000 	.word	0x40012000
 80033e0:	40012300 	.word	0x40012300
 80033e4:	20000000 	.word	0x20000000
 80033e8:	431bde83 	.word	0x431bde83

080033ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80033f4:	4b78      	ldr	r3, [pc, #480]	@ (80035d8 <ADC_Init+0x1ec>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	4a77      	ldr	r2, [pc, #476]	@ (80035d8 <ADC_Init+0x1ec>)
 80033fa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80033fe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003400:	4b75      	ldr	r3, [pc, #468]	@ (80035d8 <ADC_Init+0x1ec>)
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	4973      	ldr	r1, [pc, #460]	@ (80035d8 <ADC_Init+0x1ec>)
 800340a:	4313      	orrs	r3, r2
 800340c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800341c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	021a      	lsls	r2, r3, #8
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003440:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6859      	ldr	r1, [r3, #4]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003462:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6899      	ldr	r1, [r3, #8]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347a:	4a58      	ldr	r2, [pc, #352]	@ (80035dc <ADC_Init+0x1f0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d022      	beq.n	80034c6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689a      	ldr	r2, [r3, #8]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800348e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6899      	ldr	r1, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6899      	ldr	r1, [r3, #8]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	e00f      	b.n	80034e6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f022 0202 	bic.w	r2, r2, #2
 80034f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6899      	ldr	r1, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	005a      	lsls	r2, r3, #1
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d01b      	beq.n	800354c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003522:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003532:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6859      	ldr	r1, [r3, #4]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	3b01      	subs	r3, #1
 8003540:	035a      	lsls	r2, r3, #13
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	e007      	b.n	800355c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800355a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800356a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	3b01      	subs	r3, #1
 8003578:	051a      	lsls	r2, r3, #20
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003590:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6899      	ldr	r1, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800359e:	025a      	lsls	r2, r3, #9
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6899      	ldr	r1, [r3, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	029a      	lsls	r2, r3, #10
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	609a      	str	r2, [r3, #8]
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	40012300 	.word	0x40012300
 80035dc:	0f000001 	.word	0x0f000001

080035e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <__NVIC_SetPriorityGrouping+0x40>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035fc:	4013      	ands	r3, r2
 80035fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003608:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <__NVIC_SetPriorityGrouping+0x44>)
 800360a:	4313      	orrs	r3, r2
 800360c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800360e:	4a04      	ldr	r2, [pc, #16]	@ (8003620 <__NVIC_SetPriorityGrouping+0x40>)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	60d3      	str	r3, [r2, #12]
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	e000ed00 	.word	0xe000ed00
 8003624:	05fa0000 	.word	0x05fa0000

08003628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800362c:	4b04      	ldr	r3, [pc, #16]	@ (8003640 <__NVIC_GetPriorityGrouping+0x18>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	0a1b      	lsrs	r3, r3, #8
 8003632:	f003 0307 	and.w	r3, r3, #7
}
 8003636:	4618      	mov	r0, r3
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800364e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003652:	2b00      	cmp	r3, #0
 8003654:	db0b      	blt.n	800366e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	f003 021f 	and.w	r2, r3, #31
 800365c:	4907      	ldr	r1, [pc, #28]	@ (800367c <__NVIC_EnableIRQ+0x38>)
 800365e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003662:	095b      	lsrs	r3, r3, #5
 8003664:	2001      	movs	r0, #1
 8003666:	fa00 f202 	lsl.w	r2, r0, r2
 800366a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	e000e100 	.word	0xe000e100

08003680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	6039      	str	r1, [r7, #0]
 800368a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800368c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003690:	2b00      	cmp	r3, #0
 8003692:	db0a      	blt.n	80036aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	b2da      	uxtb	r2, r3
 8003698:	490c      	ldr	r1, [pc, #48]	@ (80036cc <__NVIC_SetPriority+0x4c>)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	0112      	lsls	r2, r2, #4
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	440b      	add	r3, r1
 80036a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036a8:	e00a      	b.n	80036c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	4908      	ldr	r1, [pc, #32]	@ (80036d0 <__NVIC_SetPriority+0x50>)
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	f003 030f 	and.w	r3, r3, #15
 80036b6:	3b04      	subs	r3, #4
 80036b8:	0112      	lsls	r2, r2, #4
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	440b      	add	r3, r1
 80036be:	761a      	strb	r2, [r3, #24]
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	e000e100 	.word	0xe000e100
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b089      	sub	sp, #36	@ 0x24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f1c3 0307 	rsb	r3, r3, #7
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	bf28      	it	cs
 80036f2:	2304      	movcs	r3, #4
 80036f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	3304      	adds	r3, #4
 80036fa:	2b06      	cmp	r3, #6
 80036fc:	d902      	bls.n	8003704 <NVIC_EncodePriority+0x30>
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	3b03      	subs	r3, #3
 8003702:	e000      	b.n	8003706 <NVIC_EncodePriority+0x32>
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003708:	f04f 32ff 	mov.w	r2, #4294967295
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43da      	mvns	r2, r3
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	401a      	ands	r2, r3
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800371c:	f04f 31ff 	mov.w	r1, #4294967295
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	fa01 f303 	lsl.w	r3, r1, r3
 8003726:	43d9      	mvns	r1, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800372c:	4313      	orrs	r3, r2
         );
}
 800372e:	4618      	mov	r0, r3
 8003730:	3724      	adds	r7, #36	@ 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff ff4c 	bl	80035e0 <__NVIC_SetPriorityGrouping>
}
 8003748:	bf00      	nop
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003762:	f7ff ff61 	bl	8003628 <__NVIC_GetPriorityGrouping>
 8003766:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	6978      	ldr	r0, [r7, #20]
 800376e:	f7ff ffb1 	bl	80036d4 <NVIC_EncodePriority>
 8003772:	4602      	mov	r2, r0
 8003774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003778:	4611      	mov	r1, r2
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff ff80 	bl	8003680 <__NVIC_SetPriority>
}
 8003780:	bf00      	nop
 8003782:	3718      	adds	r7, #24
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff ff54 	bl	8003644 <__NVIC_EnableIRQ>
}
 800379c:	bf00      	nop
 800379e:	3708      	adds	r7, #8
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e054      	b.n	8003860 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	7f5b      	ldrb	r3, [r3, #29]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d105      	bne.n	80037cc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7fe fa46 	bl	8001c58 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	791b      	ldrb	r3, [r3, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10c      	bne.n	80037f4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a22      	ldr	r2, [pc, #136]	@ (8003868 <HAL_CRC_Init+0xc4>)
 80037e0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0218 	bic.w	r2, r2, #24
 80037f0:	609a      	str	r2, [r3, #8]
 80037f2:	e00c      	b.n	800380e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6899      	ldr	r1, [r3, #8]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	461a      	mov	r2, r3
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f834 	bl	800386c <HAL_CRCEx_Polynomial_Set>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e028      	b.n	8003860 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	795b      	ldrb	r3, [r3, #5]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d105      	bne.n	8003822 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f04f 32ff 	mov.w	r2, #4294967295
 800381e:	611a      	str	r2, [r3, #16]
 8003820:	e004      	b.n	800382c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6912      	ldr	r2, [r2, #16]
 800382a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699a      	ldr	r2, [r3, #24]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	04c11db7 	.word	0x04c11db7

0800386c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800387c:	231f      	movs	r3, #31
 800387e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003880:	bf00      	nop
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1e5a      	subs	r2, r3, #1
 8003886:	613a      	str	r2, [r7, #16]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d009      	beq.n	80038a0 <HAL_CRCEx_Polynomial_Set+0x34>
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f003 031f 	and.w	r3, r3, #31
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	fa22 f303 	lsr.w	r3, r2, r3
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0f0      	beq.n	8003882 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b18      	cmp	r3, #24
 80038a4:	d846      	bhi.n	8003934 <HAL_CRCEx_Polynomial_Set+0xc8>
 80038a6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ac <HAL_CRCEx_Polynomial_Set+0x40>)
 80038a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ac:	0800393b 	.word	0x0800393b
 80038b0:	08003935 	.word	0x08003935
 80038b4:	08003935 	.word	0x08003935
 80038b8:	08003935 	.word	0x08003935
 80038bc:	08003935 	.word	0x08003935
 80038c0:	08003935 	.word	0x08003935
 80038c4:	08003935 	.word	0x08003935
 80038c8:	08003935 	.word	0x08003935
 80038cc:	08003929 	.word	0x08003929
 80038d0:	08003935 	.word	0x08003935
 80038d4:	08003935 	.word	0x08003935
 80038d8:	08003935 	.word	0x08003935
 80038dc:	08003935 	.word	0x08003935
 80038e0:	08003935 	.word	0x08003935
 80038e4:	08003935 	.word	0x08003935
 80038e8:	08003935 	.word	0x08003935
 80038ec:	0800391d 	.word	0x0800391d
 80038f0:	08003935 	.word	0x08003935
 80038f4:	08003935 	.word	0x08003935
 80038f8:	08003935 	.word	0x08003935
 80038fc:	08003935 	.word	0x08003935
 8003900:	08003935 	.word	0x08003935
 8003904:	08003935 	.word	0x08003935
 8003908:	08003935 	.word	0x08003935
 800390c:	08003911 	.word	0x08003911
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	2b06      	cmp	r3, #6
 8003914:	d913      	bls.n	800393e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800391a:	e010      	b.n	800393e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	2b07      	cmp	r3, #7
 8003920:	d90f      	bls.n	8003942 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003926:	e00c      	b.n	8003942 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	2b0f      	cmp	r3, #15
 800392c:	d90b      	bls.n	8003946 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003932:	e008      	b.n	8003946 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	75fb      	strb	r3, [r7, #23]
      break;
 8003938:	e006      	b.n	8003948 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800393a:	bf00      	nop
 800393c:	e004      	b.n	8003948 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800393e:	bf00      	nop
 8003940:	e002      	b.n	8003948 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003942:	bf00      	nop
 8003944:	e000      	b.n	8003948 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003946:	bf00      	nop
  }
  if (status == HAL_OK)
 8003948:	7dfb      	ldrb	r3, [r7, #23]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10d      	bne.n	800396a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 0118 	bic.w	r1, r3, #24
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	430a      	orrs	r2, r1
 8003968:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800396a:	7dfb      	ldrb	r3, [r7, #23]
}
 800396c:	4618      	mov	r0, r3
 800396e:	371c      	adds	r7, #28
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e069      	b.n	8003a5e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d102      	bne.n	800399c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7fe f97e 	bl	8001c98 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6819      	ldr	r1, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003a68 <HAL_DCMI_Init+0xf0>)
 80039be:	400b      	ands	r3, r1
 80039c0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6819      	ldr	r1, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80039d6:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80039e2:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80039ee:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80039fa:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a06:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b10      	cmp	r3, #16
 8003a16:	d112      	bne.n	8003a3e <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	7f1b      	ldrb	r3, [r3, #28]
 8003a1c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	7f5b      	ldrb	r3, [r3, #29]
 8003a22:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a24:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7f9b      	ldrb	r3, [r3, #30]
 8003a2a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a2c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	7fdb      	ldrb	r3, [r3, #31]
 8003a34:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a3a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a3c:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 021e 	orr.w	r2, r2, #30
 8003a4c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	ffe0f007 	.word	0xffe0f007

08003a6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a78:	f7ff faee 	bl	8003058 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e099      	b.n	8003bbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aa8:	e00f      	b.n	8003aca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aaa:	f7ff fad5 	bl	8003058 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b05      	cmp	r3, #5
 8003ab6:	d908      	bls.n	8003aca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2220      	movs	r2, #32
 8003abc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e078      	b.n	8003bbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e8      	bne.n	8003aaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	4b38      	ldr	r3, [pc, #224]	@ (8003bc4 <HAL_DMA_Init+0x158>)
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d107      	bne.n	8003b34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f023 0307 	bic.w	r3, r3, #7
 8003b4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d117      	bne.n	8003b8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00e      	beq.n	8003b8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 faa5 	bl	80040c0 <DMA_CheckFifoParam>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d008      	beq.n	8003b8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2240      	movs	r2, #64	@ 0x40
 8003b80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e016      	b.n	8003bbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fa5c 	bl	8004054 <DMA_CalcBaseAndBitshift>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba4:	223f      	movs	r2, #63	@ 0x3f
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	f010803f 	.word	0xf010803f

08003bc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
 8003bd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bde:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d101      	bne.n	8003bee <HAL_DMA_Start_IT+0x26>
 8003bea:	2302      	movs	r3, #2
 8003bec:	e048      	b.n	8003c80 <HAL_DMA_Start_IT+0xb8>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d137      	bne.n	8003c72 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2202      	movs	r2, #2
 8003c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	68b9      	ldr	r1, [r7, #8]
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 f9ee 	bl	8003ff8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c20:	223f      	movs	r2, #63	@ 0x3f
 8003c22:	409a      	lsls	r2, r3
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0216 	orr.w	r2, r2, #22
 8003c36:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695a      	ldr	r2, [r3, #20]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c46:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d007      	beq.n	8003c60 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0208 	orr.w	r2, r2, #8
 8003c5e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	e005      	b.n	8003c7e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d004      	beq.n	8003ca6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2280      	movs	r2, #128	@ 0x80
 8003ca0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e00c      	b.n	8003cc0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2205      	movs	r2, #5
 8003caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0201 	bic.w	r2, r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003cd8:	4b8e      	ldr	r3, [pc, #568]	@ (8003f14 <HAL_DMA_IRQHandler+0x248>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a8e      	ldr	r2, [pc, #568]	@ (8003f18 <HAL_DMA_IRQHandler+0x24c>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	0a9b      	lsrs	r3, r3, #10
 8003ce4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf6:	2208      	movs	r2, #8
 8003cf8:	409a      	lsls	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d01a      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d013      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f022 0204 	bic.w	r2, r2, #4
 8003d1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d24:	2208      	movs	r2, #8
 8003d26:	409a      	lsls	r2, r3
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d30:	f043 0201 	orr.w	r2, r3, #1
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	409a      	lsls	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4013      	ands	r3, r2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d012      	beq.n	8003d6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00b      	beq.n	8003d6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	409a      	lsls	r2, r3
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d66:	f043 0202 	orr.w	r2, r3, #2
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d72:	2204      	movs	r2, #4
 8003d74:	409a      	lsls	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d012      	beq.n	8003da4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00b      	beq.n	8003da4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	2204      	movs	r2, #4
 8003d92:	409a      	lsls	r2, r3
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d9c:	f043 0204 	orr.w	r2, r3, #4
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da8:	2210      	movs	r2, #16
 8003daa:	409a      	lsls	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d043      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d03c      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc6:	2210      	movs	r2, #16
 8003dc8:	409a      	lsls	r2, r3
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d018      	beq.n	8003e0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d108      	bne.n	8003dfc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d024      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	4798      	blx	r3
 8003dfa:	e01f      	b.n	8003e3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01b      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	4798      	blx	r3
 8003e0c:	e016      	b.n	8003e3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d107      	bne.n	8003e2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0208 	bic.w	r2, r2, #8
 8003e2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e40:	2220      	movs	r2, #32
 8003e42:	409a      	lsls	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	4013      	ands	r3, r2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 808f 	beq.w	8003f6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0310 	and.w	r3, r3, #16
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 8087 	beq.w	8003f6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	2220      	movs	r2, #32
 8003e64:	409a      	lsls	r2, r3
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b05      	cmp	r3, #5
 8003e74:	d136      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0216 	bic.w	r2, r2, #22
 8003e84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d103      	bne.n	8003ea6 <HAL_DMA_IRQHandler+0x1da>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d007      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0208 	bic.w	r2, r2, #8
 8003eb4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eba:	223f      	movs	r2, #63	@ 0x3f
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d07e      	beq.n	8003fd8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	4798      	blx	r3
        }
        return;
 8003ee2:	e079      	b.n	8003fd8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d01d      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10d      	bne.n	8003f1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d031      	beq.n	8003f6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	4798      	blx	r3
 8003f10:	e02c      	b.n	8003f6c <HAL_DMA_IRQHandler+0x2a0>
 8003f12:	bf00      	nop
 8003f14:	20000000 	.word	0x20000000
 8003f18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d023      	beq.n	8003f6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	4798      	blx	r3
 8003f2c:	e01e      	b.n	8003f6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10f      	bne.n	8003f5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0210 	bic.w	r2, r2, #16
 8003f4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d032      	beq.n	8003fda <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d022      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2205      	movs	r2, #5
 8003f84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0201 	bic.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	60bb      	str	r3, [r7, #8]
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d307      	bcc.n	8003fb4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f2      	bne.n	8003f98 <HAL_DMA_IRQHandler+0x2cc>
 8003fb2:	e000      	b.n	8003fb6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003fb4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	4798      	blx	r3
 8003fd6:	e000      	b.n	8003fda <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fd8:	bf00      	nop
    }
  }
}
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004014:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d108      	bne.n	8004038 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004036:	e007      	b.n	8004048 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	60da      	str	r2, [r3, #12]
}
 8004048:	bf00      	nop
 800404a:	3714      	adds	r7, #20
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	3b10      	subs	r3, #16
 8004064:	4a13      	ldr	r2, [pc, #76]	@ (80040b4 <DMA_CalcBaseAndBitshift+0x60>)
 8004066:	fba2 2303 	umull	r2, r3, r2, r3
 800406a:	091b      	lsrs	r3, r3, #4
 800406c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800406e:	4a12      	ldr	r2, [pc, #72]	@ (80040b8 <DMA_CalcBaseAndBitshift+0x64>)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4413      	add	r3, r2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2b03      	cmp	r3, #3
 8004080:	d908      	bls.n	8004094 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	461a      	mov	r2, r3
 8004088:	4b0c      	ldr	r3, [pc, #48]	@ (80040bc <DMA_CalcBaseAndBitshift+0x68>)
 800408a:	4013      	ands	r3, r2
 800408c:	1d1a      	adds	r2, r3, #4
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	659a      	str	r2, [r3, #88]	@ 0x58
 8004092:	e006      	b.n	80040a2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	461a      	mov	r2, r3
 800409a:	4b08      	ldr	r3, [pc, #32]	@ (80040bc <DMA_CalcBaseAndBitshift+0x68>)
 800409c:	4013      	ands	r3, r2
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	aaaaaaab 	.word	0xaaaaaaab
 80040b8:	08013a40 	.word	0x08013a40
 80040bc:	fffffc00 	.word	0xfffffc00

080040c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040c8:	2300      	movs	r3, #0
 80040ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d11f      	bne.n	800411a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d856      	bhi.n	800418e <DMA_CheckFifoParam+0xce>
 80040e0:	a201      	add	r2, pc, #4	@ (adr r2, 80040e8 <DMA_CheckFifoParam+0x28>)
 80040e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e6:	bf00      	nop
 80040e8:	080040f9 	.word	0x080040f9
 80040ec:	0800410b 	.word	0x0800410b
 80040f0:	080040f9 	.word	0x080040f9
 80040f4:	0800418f 	.word	0x0800418f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d046      	beq.n	8004192 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004108:	e043      	b.n	8004192 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004112:	d140      	bne.n	8004196 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004118:	e03d      	b.n	8004196 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004122:	d121      	bne.n	8004168 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b03      	cmp	r3, #3
 8004128:	d837      	bhi.n	800419a <DMA_CheckFifoParam+0xda>
 800412a:	a201      	add	r2, pc, #4	@ (adr r2, 8004130 <DMA_CheckFifoParam+0x70>)
 800412c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004130:	08004141 	.word	0x08004141
 8004134:	08004147 	.word	0x08004147
 8004138:	08004141 	.word	0x08004141
 800413c:	08004159 	.word	0x08004159
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	73fb      	strb	r3, [r7, #15]
      break;
 8004144:	e030      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d025      	beq.n	800419e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004156:	e022      	b.n	800419e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004160:	d11f      	bne.n	80041a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004166:	e01c      	b.n	80041a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	2b02      	cmp	r3, #2
 800416c:	d903      	bls.n	8004176 <DMA_CheckFifoParam+0xb6>
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b03      	cmp	r3, #3
 8004172:	d003      	beq.n	800417c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004174:	e018      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	73fb      	strb	r3, [r7, #15]
      break;
 800417a:	e015      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00e      	beq.n	80041a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	73fb      	strb	r3, [r7, #15]
      break;
 800418c:	e00b      	b.n	80041a6 <DMA_CheckFifoParam+0xe6>
      break;
 800418e:	bf00      	nop
 8004190:	e00a      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004192:	bf00      	nop
 8004194:	e008      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004196:	bf00      	nop
 8004198:	e006      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;
 800419a:	bf00      	nop
 800419c:	e004      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;
 800419e:	bf00      	nop
 80041a0:	e002      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80041a2:	bf00      	nop
 80041a4:	e000      	b.n	80041a8 <DMA_CheckFifoParam+0xe8>
      break;
 80041a6:	bf00      	nop
    }
  } 
  
  return status; 
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop

080041b8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e039      	b.n	800423e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d106      	bne.n	80041e4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7fd fe18 	bl	8001e14 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004208:	f023 0107 	bic.w	r1, r3, #7
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800421e:	4b0a      	ldr	r3, [pc, #40]	@ (8004248 <HAL_DMA2D_Init+0x90>)
 8004220:	4013      	ands	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68d1      	ldr	r1, [r2, #12]
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6812      	ldr	r2, [r2, #0]
 800422a:	430b      	orrs	r3, r1
 800422c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	ffffc000 	.word	0xffffc000

0800424c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d026      	beq.n	80042bc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d021      	beq.n	80042bc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004286:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428c:	f043 0201 	orr.w	r2, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2201      	movs	r2, #1
 800429a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2204      	movs	r2, #4
 80042a0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d026      	beq.n	8004314 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d021      	beq.n	8004314 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042de:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2220      	movs	r2, #32
 80042e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ec:	f043 0202 	orr.w	r2, r3, #2
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2204      	movs	r2, #4
 80042f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f003 0308 	and.w	r3, r3, #8
 800431a:	2b00      	cmp	r3, #0
 800431c:	d026      	beq.n	800436c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004324:	2b00      	cmp	r3, #0
 8004326:	d021      	beq.n	800436c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004336:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2208      	movs	r2, #8
 800433e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004344:	f043 0204 	orr.w	r2, r3, #4
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2204      	movs	r2, #4
 8004350:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 0304 	and.w	r3, r3, #4
 8004372:	2b00      	cmp	r3, #0
 8004374:	d013      	beq.n	800439e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00e      	beq.n	800439e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800438e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2204      	movs	r2, #4
 8004396:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f853 	bl	8004444 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d024      	beq.n	80043f2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d01f      	beq.n	80043f2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80043c0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2202      	movs	r2, #2
 80043c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01f      	beq.n	800443c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d01a      	beq.n	800443c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004414:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2210      	movs	r2, #16
 800441c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f80e 	bl	8004458 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800443c:	bf00      	nop
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_DMA2D_ConfigLayer+0x20>
 8004488:	2302      	movs	r3, #2
 800448a:	e079      	b.n	8004580 <HAL_DMA2D_ConfigLayer+0x114>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	3318      	adds	r3, #24
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	4413      	add	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	041b      	lsls	r3, r3, #16
 80044b2:	4313      	orrs	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80044b6:	4b35      	ldr	r3, [pc, #212]	@ (800458c <HAL_DMA2D_ConfigLayer+0x120>)
 80044b8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2b0a      	cmp	r3, #10
 80044c0:	d003      	beq.n	80044ca <HAL_DMA2D_ConfigLayer+0x5e>
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b09      	cmp	r3, #9
 80044c8:	d107      	bne.n	80044da <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	e005      	b.n	80044e6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	061b      	lsls	r3, r3, #24
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d120      	bne.n	800452e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	43db      	mvns	r3, r3
 80044f6:	ea02 0103 	and.w	r1, r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	430a      	orrs	r2, r1
 8004502:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	6812      	ldr	r2, [r2, #0]
 800450c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b0a      	cmp	r3, #10
 8004514:	d003      	beq.n	800451e <HAL_DMA2D_ConfigLayer+0xb2>
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b09      	cmp	r3, #9
 800451c:	d127      	bne.n	800456e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800452a:	629a      	str	r2, [r3, #40]	@ 0x28
 800452c:	e01f      	b.n	800456e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69da      	ldr	r2, [r3, #28]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	43db      	mvns	r3, r3
 8004538:	ea02 0103 	and.w	r1, r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	430a      	orrs	r2, r1
 8004544:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	2b0a      	cmp	r3, #10
 8004556:	d003      	beq.n	8004560 <HAL_DMA2D_ConfigLayer+0xf4>
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2b09      	cmp	r3, #9
 800455e:	d106      	bne.n	800456e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	68da      	ldr	r2, [r3, #12]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800456c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	371c      	adds	r7, #28
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	ff03000f 	.word	0xff03000f

08004590 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e06a      	b.n	8004678 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d106      	bne.n	80045ba <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2223      	movs	r2, #35	@ 0x23
 80045b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7fd fc53 	bl	8001e60 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ba:	4b31      	ldr	r3, [pc, #196]	@ (8004680 <HAL_ETH_Init+0xf0>)
 80045bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045be:	4a30      	ldr	r2, [pc, #192]	@ (8004680 <HAL_ETH_Init+0xf0>)
 80045c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80045c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004680 <HAL_ETH_Init+0xf0>)
 80045c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80045d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004684 <HAL_ETH_Init+0xf4>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004684 <HAL_ETH_Init+0xf4>)
 80045d8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80045dc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80045de:	4b29      	ldr	r3, [pc, #164]	@ (8004684 <HAL_ETH_Init+0xf4>)
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	4927      	ldr	r1, [pc, #156]	@ (8004684 <HAL_ETH_Init+0xf4>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80045ec:	4b25      	ldr	r3, [pc, #148]	@ (8004684 <HAL_ETH_Init+0xf4>)
 80045ee:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	f043 0301 	orr.w	r3, r3, #1
 8004602:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004606:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004608:	f7fe fd26 	bl	8003058 <HAL_GetTick>
 800460c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800460e:	e011      	b.n	8004634 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004610:	f7fe fd22 	bl	8003058 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800461e:	d909      	bls.n	8004634 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2204      	movs	r2, #4
 8004624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	22e0      	movs	r2, #224	@ 0xe0
 800462c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e021      	b.n	8004678 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1e4      	bne.n	8004610 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f958 	bl	80048fc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 f9ff 	bl	8004a50 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 fa55 	bl	8004b02 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	461a      	mov	r2, r3
 800465e:	2100      	movs	r1, #0
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f9bd 	bl	80049e0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2210      	movs	r2, #16
 8004672:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40023800 	.word	0x40023800
 8004684:	40013800 	.word	0x40013800

08004688 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4b51      	ldr	r3, [pc, #324]	@ (80047e4 <ETH_SetMACConfig+0x15c>)
 800469e:	4013      	ands	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	7c1b      	ldrb	r3, [r3, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d102      	bne.n	80046b0 <ETH_SetMACConfig+0x28>
 80046aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80046ae:	e000      	b.n	80046b2 <ETH_SetMACConfig+0x2a>
 80046b0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	7c5b      	ldrb	r3, [r3, #17]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <ETH_SetMACConfig+0x38>
 80046ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80046be:	e000      	b.n	80046c2 <ETH_SetMACConfig+0x3a>
 80046c0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80046c2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80046c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	7fdb      	ldrb	r3, [r3, #31]
 80046ce:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80046d0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80046d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	7f92      	ldrb	r2, [r2, #30]
 80046dc:	2a00      	cmp	r2, #0
 80046de:	d102      	bne.n	80046e6 <ETH_SetMACConfig+0x5e>
 80046e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046e4:	e000      	b.n	80046e8 <ETH_SetMACConfig+0x60>
 80046e6:	2200      	movs	r2, #0
                        macconf->Speed |
 80046e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	7f1b      	ldrb	r3, [r3, #28]
 80046ee:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80046f0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80046f6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	791b      	ldrb	r3, [r3, #4]
 80046fc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80046fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004706:	2a00      	cmp	r2, #0
 8004708:	d102      	bne.n	8004710 <ETH_SetMACConfig+0x88>
 800470a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800470e:	e000      	b.n	8004712 <ETH_SetMACConfig+0x8a>
 8004710:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004712:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	7bdb      	ldrb	r3, [r3, #15]
 8004718:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800471a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004720:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004728:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800472a:	4313      	orrs	r3, r2
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	4313      	orrs	r3, r2
 8004730:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004742:	2001      	movs	r0, #1
 8004744:	f7fe fc94 	bl	8003070 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800475e:	4013      	ands	r3, r2
 8004760:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004766:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800476e:	2a00      	cmp	r2, #0
 8004770:	d101      	bne.n	8004776 <ETH_SetMACConfig+0xee>
 8004772:	2280      	movs	r2, #128	@ 0x80
 8004774:	e000      	b.n	8004778 <ETH_SetMACConfig+0xf0>
 8004776:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004778:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800477e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8004786:	2a01      	cmp	r2, #1
 8004788:	d101      	bne.n	800478e <ETH_SetMACConfig+0x106>
 800478a:	2208      	movs	r2, #8
 800478c:	e000      	b.n	8004790 <ETH_SetMACConfig+0x108>
 800478e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004790:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004798:	2a01      	cmp	r2, #1
 800479a:	d101      	bne.n	80047a0 <ETH_SetMACConfig+0x118>
 800479c:	2204      	movs	r2, #4
 800479e:	e000      	b.n	80047a2 <ETH_SetMACConfig+0x11a>
 80047a0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80047a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80047aa:	2a01      	cmp	r2, #1
 80047ac:	d101      	bne.n	80047b2 <ETH_SetMACConfig+0x12a>
 80047ae:	2202      	movs	r2, #2
 80047b0:	e000      	b.n	80047b4 <ETH_SetMACConfig+0x12c>
 80047b2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80047b4:	4313      	orrs	r3, r2
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80047cc:	2001      	movs	r0, #1
 80047ce:	f7fe fc4f 	bl	8003070 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	619a      	str	r2, [r3, #24]
}
 80047da:	bf00      	nop
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	ff20810f 	.word	0xff20810f

080047e8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	4b3d      	ldr	r3, [pc, #244]	@ (80048f8 <ETH_SetDMAConfig+0x110>)
 8004802:	4013      	ands	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	7b1b      	ldrb	r3, [r3, #12]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d102      	bne.n	8004814 <ETH_SetDMAConfig+0x2c>
 800480e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004812:	e000      	b.n	8004816 <ETH_SetDMAConfig+0x2e>
 8004814:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	7b5b      	ldrb	r3, [r3, #13]
 800481a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800481c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	7f52      	ldrb	r2, [r2, #29]
 8004822:	2a00      	cmp	r2, #0
 8004824:	d102      	bne.n	800482c <ETH_SetDMAConfig+0x44>
 8004826:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800482a:	e000      	b.n	800482e <ETH_SetDMAConfig+0x46>
 800482c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800482e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	7b9b      	ldrb	r3, [r3, #14]
 8004834:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004836:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800483c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	7f1b      	ldrb	r3, [r3, #28]
 8004842:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004844:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	7f9b      	ldrb	r3, [r3, #30]
 800484a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800484c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004852:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800485a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800485c:	4313      	orrs	r3, r2
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4313      	orrs	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800486c:	461a      	mov	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800487e:	2001      	movs	r0, #1
 8004880:	f7fe fbf6 	bl	8003070 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800488c:	461a      	mov	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	791b      	ldrb	r3, [r3, #4]
 8004896:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800489c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80048a2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80048a8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048b0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80048b2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048ba:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80048c0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048ca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80048ce:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80048dc:	2001      	movs	r0, #1
 80048de:	f7fe fbc7 	bl	8003070 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048ea:	461a      	mov	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6013      	str	r3, [r2, #0]
}
 80048f0:	bf00      	nop
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	f8de3f23 	.word	0xf8de3f23

080048fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b0a6      	sub	sp, #152	@ 0x98
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004904:	2301      	movs	r3, #1
 8004906:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800490a:	2301      	movs	r3, #1
 800490c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004910:	2300      	movs	r3, #0
 8004912:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004914:	2300      	movs	r3, #0
 8004916:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800491a:	2301      	movs	r3, #1
 800491c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004920:	2300      	movs	r3, #0
 8004922:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8004926:	2301      	movs	r3, #1
 8004928:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800492c:	2300      	movs	r3, #0
 800492e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004932:	2300      	movs	r3, #0
 8004934:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004938:	2300      	movs	r3, #0
 800493a:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800493c:	2300      	movs	r3, #0
 800493e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004942:	2300      	movs	r3, #0
 8004944:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004946:	2300      	movs	r3, #0
 8004948:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800494c:	2300      	movs	r3, #0
 800494e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004952:	2300      	movs	r3, #0
 8004954:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004958:	2300      	movs	r3, #0
 800495a:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800495e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004962:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004964:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004968:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800496a:	2300      	movs	r3, #0
 800496c:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004970:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004974:	4619      	mov	r1, r3
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7ff fe86 	bl	8004688 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800497c:	2301      	movs	r3, #1
 800497e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004980:	2301      	movs	r3, #1
 8004982:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004984:	2301      	movs	r3, #1
 8004986:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800498a:	2301      	movs	r3, #1
 800498c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004992:	2300      	movs	r3, #0
 8004994:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004998:	2300      	movs	r3, #0
 800499a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800499e:	2300      	movs	r3, #0
 80049a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80049a2:	2301      	movs	r3, #1
 80049a4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80049a8:	2301      	movs	r3, #1
 80049aa:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80049ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049b0:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80049b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049b6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80049b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049bc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80049cc:	f107 0308 	add.w	r3, r7, #8
 80049d0:	4619      	mov	r1, r3
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff ff08 	bl	80047e8 <ETH_SetDMAConfig>
}
 80049d8:	bf00      	nop
 80049da:	3798      	adds	r7, #152	@ 0x98
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3305      	adds	r3, #5
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	3204      	adds	r2, #4
 80049f8:	7812      	ldrb	r2, [r2, #0]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	4b11      	ldr	r3, [pc, #68]	@ (8004a48 <ETH_MACAddressConfig+0x68>)
 8004a02:	4413      	add	r3, r2
 8004a04:	461a      	mov	r2, r3
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	3303      	adds	r3, #3
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	061a      	lsls	r2, r3, #24
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	3302      	adds	r3, #2
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	041b      	lsls	r3, r3, #16
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	021b      	lsls	r3, r3, #8
 8004a24:	4313      	orrs	r3, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	7812      	ldrb	r2, [r2, #0]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	4b06      	ldr	r3, [pc, #24]	@ (8004a4c <ETH_MACAddressConfig+0x6c>)
 8004a32:	4413      	add	r3, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	6013      	str	r3, [r2, #0]
}
 8004a3a:	bf00      	nop
 8004a3c:	371c      	adds	r7, #28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40028040 	.word	0x40028040
 8004a4c:	40028044 	.word	0x40028044

08004a50 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	e03e      	b.n	8004adc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68d9      	ldr	r1, [r3, #12]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4613      	mov	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	4413      	add	r3, r2
 8004a6a:	00db      	lsls	r3, r3, #3
 8004a6c:	440b      	add	r3, r1
 8004a6e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2200      	movs	r2, #0
 8004a86:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	3206      	adds	r2, #6
 8004a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d80c      	bhi.n	8004ac0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68d9      	ldr	r1, [r3, #12]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1c5a      	adds	r2, r3, #1
 8004aae:	4613      	mov	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	440b      	add	r3, r1
 8004ab8:	461a      	mov	r2, r3
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	60da      	str	r2, [r3, #12]
 8004abe:	e004      	b.n	8004aca <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	d9bd      	bls.n	8004a5e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	68da      	ldr	r2, [r3, #12]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004af4:	611a      	str	r2, [r3, #16]
}
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b085      	sub	sp, #20
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	e046      	b.n	8004b9e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6919      	ldr	r1, [r3, #16]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	4613      	mov	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4413      	add	r3, r2
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	440b      	add	r3, r1
 8004b20:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2200      	movs	r2, #0
 8004b32:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2200      	movs	r2, #0
 8004b38:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	2200      	movs	r2, #0
 8004b44:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004b4c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f244 52f8 	movw	r2, #17912	@ 0x45f8
 8004b54:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004b62:	68b9      	ldr	r1, [r7, #8]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	3212      	adds	r2, #18
 8004b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d80c      	bhi.n	8004b8e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6919      	ldr	r1, [r3, #16]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	1c5a      	adds	r2, r3, #1
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	440b      	add	r3, r1
 8004b86:	461a      	mov	r2, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	60da      	str	r2, [r3, #12]
 8004b8c:	e004      	b.n	8004b98 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	461a      	mov	r2, r3
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2b03      	cmp	r3, #3
 8004ba2:	d9b5      	bls.n	8004b10 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691a      	ldr	r2, [r3, #16]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bce:	60da      	str	r2, [r3, #12]
}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b089      	sub	sp, #36	@ 0x24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004be6:	2300      	movs	r3, #0
 8004be8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004bea:	2300      	movs	r3, #0
 8004bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61fb      	str	r3, [r7, #28]
 8004bfa:	e175      	b.n	8004ee8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	f040 8164 	bne.w	8004ee2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f003 0303 	and.w	r3, r3, #3
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d005      	beq.n	8004c32 <HAL_GPIO_Init+0x56>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d130      	bne.n	8004c94 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	43db      	mvns	r3, r3
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	4013      	ands	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	69ba      	ldr	r2, [r7, #24]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c68:	2201      	movs	r2, #1
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c70:	43db      	mvns	r3, r3
 8004c72:	69ba      	ldr	r2, [r7, #24]
 8004c74:	4013      	ands	r3, r2
 8004c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	091b      	lsrs	r3, r3, #4
 8004c7e:	f003 0201 	and.w	r2, r3, #1
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	fa02 f303 	lsl.w	r3, r2, r3
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f003 0303 	and.w	r3, r3, #3
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	d017      	beq.n	8004cd0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	2203      	movs	r2, #3
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	43db      	mvns	r3, r3
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	69ba      	ldr	r2, [r7, #24]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f003 0303 	and.w	r3, r3, #3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d123      	bne.n	8004d24 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	08da      	lsrs	r2, r3, #3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3208      	adds	r2, #8
 8004ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	220f      	movs	r2, #15
 8004cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	08da      	lsrs	r2, r3, #3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3208      	adds	r2, #8
 8004d1e:	69b9      	ldr	r1, [r7, #24]
 8004d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	2203      	movs	r2, #3
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	43db      	mvns	r3, r3
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	4013      	ands	r3, r2
 8004d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f003 0203 	and.w	r2, r3, #3
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 80be 	beq.w	8004ee2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d66:	4b66      	ldr	r3, [pc, #408]	@ (8004f00 <HAL_GPIO_Init+0x324>)
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	4a65      	ldr	r2, [pc, #404]	@ (8004f00 <HAL_GPIO_Init+0x324>)
 8004d6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d70:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d72:	4b63      	ldr	r3, [pc, #396]	@ (8004f00 <HAL_GPIO_Init+0x324>)
 8004d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004d7e:	4a61      	ldr	r2, [pc, #388]	@ (8004f04 <HAL_GPIO_Init+0x328>)
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	089b      	lsrs	r3, r3, #2
 8004d84:	3302      	adds	r3, #2
 8004d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	f003 0303 	and.w	r3, r3, #3
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	220f      	movs	r2, #15
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43db      	mvns	r3, r3
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a58      	ldr	r2, [pc, #352]	@ (8004f08 <HAL_GPIO_Init+0x32c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d037      	beq.n	8004e1a <HAL_GPIO_Init+0x23e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a57      	ldr	r2, [pc, #348]	@ (8004f0c <HAL_GPIO_Init+0x330>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d031      	beq.n	8004e16 <HAL_GPIO_Init+0x23a>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a56      	ldr	r2, [pc, #344]	@ (8004f10 <HAL_GPIO_Init+0x334>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d02b      	beq.n	8004e12 <HAL_GPIO_Init+0x236>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a55      	ldr	r2, [pc, #340]	@ (8004f14 <HAL_GPIO_Init+0x338>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d025      	beq.n	8004e0e <HAL_GPIO_Init+0x232>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a54      	ldr	r2, [pc, #336]	@ (8004f18 <HAL_GPIO_Init+0x33c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d01f      	beq.n	8004e0a <HAL_GPIO_Init+0x22e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a53      	ldr	r2, [pc, #332]	@ (8004f1c <HAL_GPIO_Init+0x340>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d019      	beq.n	8004e06 <HAL_GPIO_Init+0x22a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a52      	ldr	r2, [pc, #328]	@ (8004f20 <HAL_GPIO_Init+0x344>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d013      	beq.n	8004e02 <HAL_GPIO_Init+0x226>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a51      	ldr	r2, [pc, #324]	@ (8004f24 <HAL_GPIO_Init+0x348>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d00d      	beq.n	8004dfe <HAL_GPIO_Init+0x222>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a50      	ldr	r2, [pc, #320]	@ (8004f28 <HAL_GPIO_Init+0x34c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <HAL_GPIO_Init+0x21e>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a4f      	ldr	r2, [pc, #316]	@ (8004f2c <HAL_GPIO_Init+0x350>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d101      	bne.n	8004df6 <HAL_GPIO_Init+0x21a>
 8004df2:	2309      	movs	r3, #9
 8004df4:	e012      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004df6:	230a      	movs	r3, #10
 8004df8:	e010      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004dfa:	2308      	movs	r3, #8
 8004dfc:	e00e      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004dfe:	2307      	movs	r3, #7
 8004e00:	e00c      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e02:	2306      	movs	r3, #6
 8004e04:	e00a      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e06:	2305      	movs	r3, #5
 8004e08:	e008      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e0a:	2304      	movs	r3, #4
 8004e0c:	e006      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e004      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e12:	2302      	movs	r3, #2
 8004e14:	e002      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <HAL_GPIO_Init+0x240>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	f002 0203 	and.w	r2, r2, #3
 8004e22:	0092      	lsls	r2, r2, #2
 8004e24:	4093      	lsls	r3, r2
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e2c:	4935      	ldr	r1, [pc, #212]	@ (8004f04 <HAL_GPIO_Init+0x328>)
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	089b      	lsrs	r3, r3, #2
 8004e32:	3302      	adds	r3, #2
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	43db      	mvns	r3, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	4013      	ands	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e5e:	4a34      	ldr	r2, [pc, #208]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e64:	4b32      	ldr	r3, [pc, #200]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	69ba      	ldr	r2, [r7, #24]
 8004e70:	4013      	ands	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e88:	4a29      	ldr	r2, [pc, #164]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e8e:	4b28      	ldr	r3, [pc, #160]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	43db      	mvns	r3, r3
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	43db      	mvns	r3, r3
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004edc:	4a14      	ldr	r2, [pc, #80]	@ (8004f30 <HAL_GPIO_Init+0x354>)
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	61fb      	str	r3, [r7, #28]
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	2b0f      	cmp	r3, #15
 8004eec:	f67f ae86 	bls.w	8004bfc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004ef0:	bf00      	nop
 8004ef2:	bf00      	nop
 8004ef4:	3724      	adds	r7, #36	@ 0x24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800
 8004f04:	40013800 	.word	0x40013800
 8004f08:	40020000 	.word	0x40020000
 8004f0c:	40020400 	.word	0x40020400
 8004f10:	40020800 	.word	0x40020800
 8004f14:	40020c00 	.word	0x40020c00
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	40021400 	.word	0x40021400
 8004f20:	40021800 	.word	0x40021800
 8004f24:	40021c00 	.word	0x40021c00
 8004f28:	40022000 	.word	0x40022000
 8004f2c:	40022400 	.word	0x40022400
 8004f30:	40013c00 	.word	0x40013c00

08004f34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691a      	ldr	r2, [r3, #16]
 8004f44:	887b      	ldrh	r3, [r7, #2]
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
 8004f50:	e001      	b.n	8004f56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f52:	2300      	movs	r3, #0
 8004f54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	807b      	strh	r3, [r7, #2]
 8004f70:	4613      	mov	r3, r2
 8004f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f74:	787b      	ldrb	r3, [r7, #1]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f7a:	887a      	ldrh	r2, [r7, #2]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004f80:	e003      	b.n	8004f8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004f82:	887b      	ldrh	r3, [r7, #2]
 8004f84:	041a      	lsls	r2, r3, #16
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	619a      	str	r2, [r3, #24]
}
 8004f8a:	bf00      	nop
 8004f8c:	370c      	adds	r7, #12
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr

08004f96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b085      	sub	sp, #20
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004fa8:	887a      	ldrh	r2, [r7, #2]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4013      	ands	r3, r2
 8004fae:	041a      	lsls	r2, r3, #16
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	43d9      	mvns	r1, r3
 8004fb4:	887b      	ldrh	r3, [r7, #2]
 8004fb6:	400b      	ands	r3, r1
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	619a      	str	r2, [r3, #24]
}
 8004fbe:	bf00      	nop
 8004fc0:	3714      	adds	r7, #20
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f007 ffe3 	bl	800cfac <USB_GetMode>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	f040 80f6 	bne.w	80051da <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f007 ffa6 	bl	800cf44 <USB_ReadInterrupts>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f000 80ec 	beq.w	80051d8 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4618      	mov	r0, r3
 8005006:	f007 ff9d 	bl	800cf44 <USB_ReadInterrupts>
 800500a:	4603      	mov	r3, r0
 800500c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005010:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005014:	d104      	bne.n	8005020 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800501e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4618      	mov	r0, r3
 8005026:	f007 ff8d 	bl	800cf44 <USB_ReadInterrupts>
 800502a:	4603      	mov	r3, r0
 800502c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005030:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005034:	d104      	bne.n	8005040 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800503e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4618      	mov	r0, r3
 8005046:	f007 ff7d 	bl	800cf44 <USB_ReadInterrupts>
 800504a:	4603      	mov	r3, r0
 800504c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005050:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005054:	d104      	bne.n	8005060 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800505e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f007 ff6d 	bl	800cf44 <USB_ReadInterrupts>
 800506a:	4603      	mov	r3, r0
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b02      	cmp	r3, #2
 8005072:	d103      	bne.n	800507c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2202      	movs	r2, #2
 800507a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f007 ff5f 	bl	800cf44 <USB_ReadInterrupts>
 8005086:	4603      	mov	r3, r0
 8005088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800508c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005090:	d11c      	bne.n	80050cc <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800509a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10f      	bne.n	80050cc <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80050ac:	2110      	movs	r1, #16
 80050ae:	6938      	ldr	r0, [r7, #16]
 80050b0:	f007 fe8c 	bl	800cdcc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80050b4:	6938      	ldr	r0, [r7, #16]
 80050b6:	f007 febd 	bl	800ce34 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2101      	movs	r1, #1
 80050c0:	4618      	mov	r0, r3
 80050c2:	f007 ff81 	bl	800cfc8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f00e fb90 	bl	80137ec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f007 ff37 	bl	800cf44 <USB_ReadInterrupts>
 80050d6:	4603      	mov	r3, r0
 80050d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050e0:	d102      	bne.n	80050e8 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f001 f959 	bl	800639a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f007 ff29 	bl	800cf44 <USB_ReadInterrupts>
 80050f2:	4603      	mov	r3, r0
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d106      	bne.n	800510a <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f00e fb59 	bl	80137b4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2208      	movs	r2, #8
 8005108:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4618      	mov	r0, r3
 8005110:	f007 ff18 	bl	800cf44 <USB_ReadInterrupts>
 8005114:	4603      	mov	r3, r0
 8005116:	f003 0310 	and.w	r3, r3, #16
 800511a:	2b10      	cmp	r3, #16
 800511c:	d101      	bne.n	8005122 <HAL_HCD_IRQHandler+0x158>
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <HAL_HCD_IRQHandler+0x15a>
 8005122:	2300      	movs	r3, #0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d012      	beq.n	800514e <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	699a      	ldr	r2, [r3, #24]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0210 	bic.w	r2, r2, #16
 8005136:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f001 f85c 	bl	80061f6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	699a      	ldr	r2, [r3, #24]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f042 0210 	orr.w	r2, r2, #16
 800514c:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4618      	mov	r0, r3
 8005154:	f007 fef6 	bl	800cf44 <USB_ReadInterrupts>
 8005158:	4603      	mov	r3, r0
 800515a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005162:	d13a      	bne.n	80051da <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f007 ff67 	bl	800d03c <USB_HC_ReadInterrupt>
 800516e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005170:	2300      	movs	r3, #0
 8005172:	617b      	str	r3, [r7, #20]
 8005174:	e025      	b.n	80051c2 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f003 030f 	and.w	r3, r3, #15
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	fa22 f303 	lsr.w	r3, r2, r3
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d018      	beq.n	80051bc <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	015a      	lsls	r2, r3, #5
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4413      	add	r3, r2
 8005192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800519c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051a0:	d106      	bne.n	80051b0 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	4619      	mov	r1, r3
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 f836 	bl	800521a <HCD_HC_IN_IRQHandler>
 80051ae:	e005      	b.n	80051bc <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 fc51 	bl	8005a5e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	3301      	adds	r3, #1
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d3d4      	bcc.n	8005176 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80051d4:	615a      	str	r2, [r3, #20]
 80051d6:	e000      	b.n	80051da <HAL_HCD_IRQHandler+0x210>
      return;
 80051d8:	bf00      	nop
    }
  }
}
 80051da:	3718      	adds	r7, #24
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d101      	bne.n	80051f6 <HAL_HCD_Stop+0x16>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e00d      	b.n	8005212 <HAL_HCD_Stop+0x32>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4618      	mov	r0, r3
 8005204:	f008 f827 	bl	800d256 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800521a:	b580      	push	{r7, lr}
 800521c:	b086      	sub	sp, #24
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
 8005222:	460b      	mov	r3, r1
 8005224:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005230:	78fb      	ldrb	r3, [r7, #3]
 8005232:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_AHBERR))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	4611      	mov	r1, r2
 800523e:	4618      	mov	r0, r3
 8005240:	f007 fe93 	bl	800cf6a <USB_ReadChInterrupts>
 8005244:	4603      	mov	r3, r0
 8005246:	f003 0304 	and.w	r3, r3, #4
 800524a:	2b04      	cmp	r3, #4
 800524c:	d11a      	bne.n	8005284 <HCD_HC_IN_IRQHandler+0x6a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4413      	add	r3, r2
 8005256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800525a:	461a      	mov	r2, r3
 800525c:	2304      	movs	r3, #4
 800525e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	212c      	movs	r1, #44	@ 0x2c
 8005266:	fb01 f303 	mul.w	r3, r1, r3
 800526a:	4413      	add	r3, r2
 800526c:	3361      	adds	r3, #97	@ 0x61
 800526e:	2207      	movs	r2, #7
 8005270:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	4611      	mov	r1, r2
 800527c:	4618      	mov	r0, r3
 800527e:	f007 feee 	bl	800d05e <USB_HC_Halt>
 8005282:	e0a2      	b.n	80053ca <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_BBERR))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	4611      	mov	r1, r2
 800528e:	4618      	mov	r0, r3
 8005290:	f007 fe6b 	bl	800cf6a <USB_ReadChInterrupts>
 8005294:	4603      	mov	r3, r0
 8005296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800529e:	d11b      	bne.n	80052d8 <HCD_HC_IN_IRQHandler+0xbe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052ac:	461a      	mov	r2, r3
 80052ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80052b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	212c      	movs	r1, #44	@ 0x2c
 80052ba:	fb01 f303 	mul.w	r3, r1, r3
 80052be:	4413      	add	r3, r2
 80052c0:	3361      	adds	r3, #97	@ 0x61
 80052c2:	2208      	movs	r2, #8
 80052c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	b2d2      	uxtb	r2, r2
 80052ce:	4611      	mov	r1, r2
 80052d0:	4618      	mov	r0, r3
 80052d2:	f007 fec4 	bl	800d05e <USB_HC_Halt>
 80052d6:	e078      	b.n	80053ca <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_STALL))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	4611      	mov	r1, r2
 80052e2:	4618      	mov	r0, r3
 80052e4:	f007 fe41 	bl	800cf6a <USB_ReadChInterrupts>
 80052e8:	4603      	mov	r3, r0
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d11a      	bne.n	8005328 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052fe:	461a      	mov	r2, r3
 8005300:	2308      	movs	r3, #8
 8005302:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	212c      	movs	r1, #44	@ 0x2c
 800530a:	fb01 f303 	mul.w	r3, r1, r3
 800530e:	4413      	add	r3, r2
 8005310:	3361      	adds	r3, #97	@ 0x61
 8005312:	2206      	movs	r2, #6
 8005314:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	4611      	mov	r1, r2
 8005320:	4618      	mov	r0, r3
 8005322:	f007 fe9c 	bl	800d05e <USB_HC_Halt>
 8005326:	e050      	b.n	80053ca <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_DTERR))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	4611      	mov	r1, r2
 8005332:	4618      	mov	r0, r3
 8005334:	f007 fe19 	bl	800cf6a <USB_ReadChInterrupts>
 8005338:	4603      	mov	r3, r0
 800533a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800533e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005342:	d11b      	bne.n	800537c <HCD_HC_IN_IRQHandler+0x162>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	4413      	add	r3, r2
 800534c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005350:	461a      	mov	r2, r3
 8005352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005356:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	212c      	movs	r1, #44	@ 0x2c
 800535e:	fb01 f303 	mul.w	r3, r1, r3
 8005362:	4413      	add	r3, r2
 8005364:	3361      	adds	r3, #97	@ 0x61
 8005366:	2209      	movs	r2, #9
 8005368:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	b2d2      	uxtb	r2, r2
 8005372:	4611      	mov	r1, r2
 8005374:	4618      	mov	r0, r3
 8005376:	f007 fe72 	bl	800d05e <USB_HC_Halt>
 800537a:	e026      	b.n	80053ca <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_TXERR))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	4611      	mov	r1, r2
 8005386:	4618      	mov	r0, r3
 8005388:	f007 fdef 	bl	800cf6a <USB_ReadChInterrupts>
 800538c:	4603      	mov	r3, r0
 800538e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005392:	2b80      	cmp	r3, #128	@ 0x80
 8005394:	d119      	bne.n	80053ca <HCD_HC_IN_IRQHandler+0x1b0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	4413      	add	r3, r2
 800539e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053a2:	461a      	mov	r2, r3
 80053a4:	2380      	movs	r3, #128	@ 0x80
 80053a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	212c      	movs	r1, #44	@ 0x2c
 80053ae:	fb01 f303 	mul.w	r3, r1, r3
 80053b2:	4413      	add	r3, r2
 80053b4:	3361      	adds	r3, #97	@ 0x61
 80053b6:	2207      	movs	r2, #7
 80053b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	4611      	mov	r1, r2
 80053c4:	4618      	mov	r0, r3
 80053c6:	f007 fe4a 	bl	800d05e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_FRMOR))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	4611      	mov	r1, r2
 80053d4:	4618      	mov	r0, r3
 80053d6:	f007 fdc8 	bl	800cf6a <USB_ReadChInterrupts>
 80053da:	4603      	mov	r3, r0
 80053dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053e4:	d112      	bne.n	800540c <HCD_HC_IN_IRQHandler+0x1f2>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	4611      	mov	r1, r2
 80053f0:	4618      	mov	r0, r3
 80053f2:	f007 fe34 	bl	800d05e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	015a      	lsls	r2, r3, #5
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4413      	add	r3, r2
 80053fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005402:	461a      	mov	r2, r3
 8005404:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005408:	6093      	str	r3, [r2, #8]
 800540a:	e325      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_XFRC))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f007 fda7 	bl	800cf6a <USB_ReadChInterrupts>
 800541c:	4603      	mov	r3, r0
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b01      	cmp	r3, #1
 8005424:	f040 80e8 	bne.w	80055f8 <HCD_HC_IN_IRQHandler+0x3de>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	015a      	lsls	r2, r3, #5
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	4413      	add	r3, r2
 8005430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005434:	461a      	mov	r2, r3
 8005436:	2320      	movs	r3, #32
 8005438:	6093      	str	r3, [r2, #8]

    if (hhcd->Init.dma_enable != 0U)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d019      	beq.n	8005476 <HCD_HC_IN_IRQHandler+0x25c>
    {
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	212c      	movs	r1, #44	@ 0x2c
 8005448:	fb01 f303 	mul.w	r3, r1, r3
 800544c:	4413      	add	r3, r2
 800544e:	3348      	adds	r3, #72	@ 0x48
 8005450:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	0159      	lsls	r1, r3, #5
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	440b      	add	r3, r1
 800545a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005464:	1ad2      	subs	r2, r2, r3
 8005466:	6879      	ldr	r1, [r7, #4]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	202c      	movs	r0, #44	@ 0x2c
 800546c:	fb00 f303 	mul.w	r3, r0, r3
 8005470:	440b      	add	r3, r1
 8005472:	3350      	adds	r3, #80	@ 0x50
 8005474:	601a      	str	r2, [r3, #0]
    }

    hhcd->hc[ch_num].state = HC_XFRC;
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	212c      	movs	r1, #44	@ 0x2c
 800547c:	fb01 f303 	mul.w	r3, r1, r3
 8005480:	4413      	add	r3, r2
 8005482:	3361      	adds	r3, #97	@ 0x61
 8005484:	2201      	movs	r2, #1
 8005486:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	212c      	movs	r1, #44	@ 0x2c
 800548e:	fb01 f303 	mul.w	r3, r1, r3
 8005492:	4413      	add	r3, r2
 8005494:	335c      	adds	r3, #92	@ 0x5c
 8005496:	2200      	movs	r2, #0
 8005498:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	015a      	lsls	r2, r3, #5
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	4413      	add	r3, r2
 80054a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054a6:	461a      	mov	r2, r3
 80054a8:	2301      	movs	r3, #1
 80054aa:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	212c      	movs	r1, #44	@ 0x2c
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	333f      	adds	r3, #63	@ 0x3f
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d009      	beq.n	80054d4 <HCD_HC_IN_IRQHandler+0x2ba>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	212c      	movs	r1, #44	@ 0x2c
 80054c6:	fb01 f303 	mul.w	r3, r1, r3
 80054ca:	4413      	add	r3, r2
 80054cc:	333f      	adds	r3, #63	@ 0x3f
 80054ce:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d111      	bne.n	80054f8 <HCD_HC_IN_IRQHandler+0x2de>
    {
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	b2d2      	uxtb	r2, r2
 80054dc:	4611      	mov	r1, r2
 80054de:	4618      	mov	r0, r3
 80054e0:	f007 fdbd 	bl	800d05e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054f0:	461a      	mov	r2, r3
 80054f2:	2310      	movs	r3, #16
 80054f4:	6093      	str	r3, [r2, #8]
 80054f6:	e03a      	b.n	800556e <HCD_HC_IN_IRQHandler+0x354>
    }
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	212c      	movs	r1, #44	@ 0x2c
 80054fe:	fb01 f303 	mul.w	r3, r1, r3
 8005502:	4413      	add	r3, r2
 8005504:	333f      	adds	r3, #63	@ 0x3f
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	2b03      	cmp	r3, #3
 800550a:	d009      	beq.n	8005520 <HCD_HC_IN_IRQHandler+0x306>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	212c      	movs	r1, #44	@ 0x2c
 8005512:	fb01 f303 	mul.w	r3, r1, r3
 8005516:	4413      	add	r3, r2
 8005518:	333f      	adds	r3, #63	@ 0x3f
 800551a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800551c:	2b01      	cmp	r3, #1
 800551e:	d126      	bne.n	800556e <HCD_HC_IN_IRQHandler+0x354>
    {
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	015a      	lsls	r2, r3, #5
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	4413      	add	r3, r2
 8005528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	0151      	lsls	r1, r2, #5
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	440a      	add	r2, r1
 8005536:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800553a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800553e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	212c      	movs	r1, #44	@ 0x2c
 8005546:	fb01 f303 	mul.w	r3, r1, r3
 800554a:	4413      	add	r3, r2
 800554c:	3360      	adds	r3, #96	@ 0x60
 800554e:	2201      	movs	r2, #1
 8005550:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	b2d9      	uxtb	r1, r3
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	202c      	movs	r0, #44	@ 0x2c
 800555c:	fb00 f303 	mul.w	r3, r0, r3
 8005560:	4413      	add	r3, r2
 8005562:	3360      	adds	r3, #96	@ 0x60
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f00e f94d 	bl	8013808 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d12b      	bne.n	80055ce <HCD_HC_IN_IRQHandler+0x3b4>
    {
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	212c      	movs	r1, #44	@ 0x2c
 800557c:	fb01 f303 	mul.w	r3, r1, r3
 8005580:	4413      	add	r3, r2
 8005582:	3348      	adds	r3, #72	@ 0x48
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	202c      	movs	r0, #44	@ 0x2c
 800558c:	fb00 f202 	mul.w	r2, r0, r2
 8005590:	440a      	add	r2, r1
 8005592:	3240      	adds	r2, #64	@ 0x40
 8005594:	8812      	ldrh	r2, [r2, #0]
 8005596:	fbb3 f3f2 	udiv	r3, r3, r2
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 825a 	beq.w	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
      {
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	212c      	movs	r1, #44	@ 0x2c
 80055aa:	fb01 f303 	mul.w	r3, r1, r3
 80055ae:	4413      	add	r3, r2
 80055b0:	3354      	adds	r3, #84	@ 0x54
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	f083 0301 	eor.w	r3, r3, #1
 80055b8:	b2d8      	uxtb	r0, r3
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	212c      	movs	r1, #44	@ 0x2c
 80055c0:	fb01 f303 	mul.w	r3, r1, r3
 80055c4:	4413      	add	r3, r2
 80055c6:	3354      	adds	r3, #84	@ 0x54
 80055c8:	4602      	mov	r2, r0
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e244      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
      }
    }
    else
    {
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	212c      	movs	r1, #44	@ 0x2c
 80055d4:	fb01 f303 	mul.w	r3, r1, r3
 80055d8:	4413      	add	r3, r2
 80055da:	3354      	adds	r3, #84	@ 0x54
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	f083 0301 	eor.w	r3, r3, #1
 80055e2:	b2d8      	uxtb	r0, r3
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	212c      	movs	r1, #44	@ 0x2c
 80055ea:	fb01 f303 	mul.w	r3, r1, r3
 80055ee:	4413      	add	r3, r2
 80055f0:	3354      	adds	r3, #84	@ 0x54
 80055f2:	4602      	mov	r2, r0
 80055f4:	701a      	strb	r2, [r3, #0]
 80055f6:	e22f      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_ACK))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	b2d2      	uxtb	r2, r2
 8005600:	4611      	mov	r1, r2
 8005602:	4618      	mov	r0, r3
 8005604:	f007 fcb1 	bl	800cf6a <USB_ReadChInterrupts>
 8005608:	4603      	mov	r3, r0
 800560a:	f003 0320 	and.w	r3, r3, #32
 800560e:	2b20      	cmp	r3, #32
 8005610:	d109      	bne.n	8005626 <HCD_HC_IN_IRQHandler+0x40c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	4413      	add	r3, r2
 800561a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800561e:	461a      	mov	r2, r3
 8005620:	2320      	movs	r3, #32
 8005622:	6093      	str	r3, [r2, #8]
 8005624:	e218      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_CHH))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	4611      	mov	r1, r2
 8005630:	4618      	mov	r0, r3
 8005632:	f007 fc9a 	bl	800cf6a <USB_ReadChInterrupts>
 8005636:	4603      	mov	r3, r0
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b02      	cmp	r3, #2
 800563e:	f040 816b 	bne.w	8005918 <HCD_HC_IN_IRQHandler+0x6fe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800564e:	461a      	mov	r2, r3
 8005650:	2302      	movs	r3, #2
 8005652:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	212c      	movs	r1, #44	@ 0x2c
 800565a:	fb01 f303 	mul.w	r3, r1, r3
 800565e:	4413      	add	r3, r2
 8005660:	3361      	adds	r3, #97	@ 0x61
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d112      	bne.n	800568e <HCD_HC_IN_IRQHandler+0x474>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	212c      	movs	r1, #44	@ 0x2c
 800566e:	fb01 f303 	mul.w	r3, r1, r3
 8005672:	4413      	add	r3, r2
 8005674:	3361      	adds	r3, #97	@ 0x61
 8005676:	2202      	movs	r2, #2
 8005678:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	212c      	movs	r1, #44	@ 0x2c
 8005680:	fb01 f303 	mul.w	r3, r1, r3
 8005684:	4413      	add	r3, r2
 8005686:	3360      	adds	r3, #96	@ 0x60
 8005688:	2201      	movs	r2, #1
 800568a:	701a      	strb	r2, [r3, #0]
 800568c:	e135      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	212c      	movs	r1, #44	@ 0x2c
 8005694:	fb01 f303 	mul.w	r3, r1, r3
 8005698:	4413      	add	r3, r2
 800569a:	3361      	adds	r3, #97	@ 0x61
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	2b06      	cmp	r3, #6
 80056a0:	d112      	bne.n	80056c8 <HCD_HC_IN_IRQHandler+0x4ae>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	212c      	movs	r1, #44	@ 0x2c
 80056a8:	fb01 f303 	mul.w	r3, r1, r3
 80056ac:	4413      	add	r3, r2
 80056ae:	3361      	adds	r3, #97	@ 0x61
 80056b0:	2202      	movs	r2, #2
 80056b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	212c      	movs	r1, #44	@ 0x2c
 80056ba:	fb01 f303 	mul.w	r3, r1, r3
 80056be:	4413      	add	r3, r2
 80056c0:	3360      	adds	r3, #96	@ 0x60
 80056c2:	2205      	movs	r2, #5
 80056c4:	701a      	strb	r2, [r3, #0]
 80056c6:	e118      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	212c      	movs	r1, #44	@ 0x2c
 80056ce:	fb01 f303 	mul.w	r3, r1, r3
 80056d2:	4413      	add	r3, r2
 80056d4:	3361      	adds	r3, #97	@ 0x61
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	2b07      	cmp	r3, #7
 80056da:	d009      	beq.n	80056f0 <HCD_HC_IN_IRQHandler+0x4d6>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	212c      	movs	r1, #44	@ 0x2c
 80056e2:	fb01 f303 	mul.w	r3, r1, r3
 80056e6:	4413      	add	r3, r2
 80056e8:	3361      	adds	r3, #97	@ 0x61
 80056ea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80056ec:	2b09      	cmp	r3, #9
 80056ee:	d159      	bne.n	80057a4 <HCD_HC_IN_IRQHandler+0x58a>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	212c      	movs	r1, #44	@ 0x2c
 80056f6:	fb01 f303 	mul.w	r3, r1, r3
 80056fa:	4413      	add	r3, r2
 80056fc:	3361      	adds	r3, #97	@ 0x61
 80056fe:	2202      	movs	r2, #2
 8005700:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	212c      	movs	r1, #44	@ 0x2c
 8005708:	fb01 f303 	mul.w	r3, r1, r3
 800570c:	4413      	add	r3, r2
 800570e:	335c      	adds	r3, #92	@ 0x5c
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	202c      	movs	r0, #44	@ 0x2c
 800571a:	fb00 f303 	mul.w	r3, r0, r3
 800571e:	440b      	add	r3, r1
 8005720:	335c      	adds	r3, #92	@ 0x5c
 8005722:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	212c      	movs	r1, #44	@ 0x2c
 800572a:	fb01 f303 	mul.w	r3, r1, r3
 800572e:	4413      	add	r3, r2
 8005730:	335c      	adds	r3, #92	@ 0x5c
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b02      	cmp	r3, #2
 8005736:	d912      	bls.n	800575e <HCD_HC_IN_IRQHandler+0x544>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	212c      	movs	r1, #44	@ 0x2c
 800573e:	fb01 f303 	mul.w	r3, r1, r3
 8005742:	4413      	add	r3, r2
 8005744:	335c      	adds	r3, #92	@ 0x5c
 8005746:	2200      	movs	r2, #0
 8005748:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	212c      	movs	r1, #44	@ 0x2c
 8005750:	fb01 f303 	mul.w	r3, r1, r3
 8005754:	4413      	add	r3, r2
 8005756:	3360      	adds	r3, #96	@ 0x60
 8005758:	2204      	movs	r2, #4
 800575a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800575c:	e0cd      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	212c      	movs	r1, #44	@ 0x2c
 8005764:	fb01 f303 	mul.w	r3, r1, r3
 8005768:	4413      	add	r3, r2
 800576a:	3360      	adds	r3, #96	@ 0x60
 800576c:	2202      	movs	r2, #2
 800576e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	4413      	add	r3, r2
 8005778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005786:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800578e:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	015a      	lsls	r2, r3, #5
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	4413      	add	r3, r2
 8005798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800579c:	461a      	mov	r2, r3
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80057a2:	e0aa      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
      }
    }
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	212c      	movs	r1, #44	@ 0x2c
 80057aa:	fb01 f303 	mul.w	r3, r1, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	3361      	adds	r3, #97	@ 0x61
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	2b05      	cmp	r3, #5
 80057b6:	d109      	bne.n	80057cc <HCD_HC_IN_IRQHandler+0x5b2>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	212c      	movs	r1, #44	@ 0x2c
 80057be:	fb01 f303 	mul.w	r3, r1, r3
 80057c2:	4413      	add	r3, r2
 80057c4:	3361      	adds	r3, #97	@ 0x61
 80057c6:	2202      	movs	r2, #2
 80057c8:	701a      	strb	r2, [r3, #0]
 80057ca:	e096      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_ACK)
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	212c      	movs	r1, #44	@ 0x2c
 80057d2:	fb01 f303 	mul.w	r3, r1, r3
 80057d6:	4413      	add	r3, r2
 80057d8:	3361      	adds	r3, #97	@ 0x61
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b03      	cmp	r3, #3
 80057de:	d109      	bne.n	80057f4 <HCD_HC_IN_IRQHandler+0x5da>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	212c      	movs	r1, #44	@ 0x2c
 80057e6:	fb01 f303 	mul.w	r3, r1, r3
 80057ea:	4413      	add	r3, r2
 80057ec:	3361      	adds	r3, #97	@ 0x61
 80057ee:	2202      	movs	r2, #2
 80057f0:	701a      	strb	r2, [r3, #0]
 80057f2:	e082      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	212c      	movs	r1, #44	@ 0x2c
 80057fa:	fb01 f303 	mul.w	r3, r1, r3
 80057fe:	4413      	add	r3, r2
 8005800:	3361      	adds	r3, #97	@ 0x61
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	2b04      	cmp	r3, #4
 8005806:	d13f      	bne.n	8005888 <HCD_HC_IN_IRQHandler+0x66e>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	212c      	movs	r1, #44	@ 0x2c
 800580e:	fb01 f303 	mul.w	r3, r1, r3
 8005812:	4413      	add	r3, r2
 8005814:	3361      	adds	r3, #97	@ 0x61
 8005816:	2202      	movs	r2, #2
 8005818:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	212c      	movs	r1, #44	@ 0x2c
 8005820:	fb01 f303 	mul.w	r3, r1, r3
 8005824:	4413      	add	r3, r2
 8005826:	3360      	adds	r3, #96	@ 0x60
 8005828:	2202      	movs	r2, #2
 800582a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	212c      	movs	r1, #44	@ 0x2c
 8005832:	fb01 f303 	mul.w	r3, r1, r3
 8005836:	4413      	add	r3, r2
 8005838:	333f      	adds	r3, #63	@ 0x3f
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d009      	beq.n	8005854 <HCD_HC_IN_IRQHandler+0x63a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	212c      	movs	r1, #44	@ 0x2c
 8005846:	fb01 f303 	mul.w	r3, r1, r3
 800584a:	4413      	add	r3, r2
 800584c:	333f      	adds	r3, #63	@ 0x3f
 800584e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005850:	2b02      	cmp	r3, #2
 8005852:	d152      	bne.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	015a      	lsls	r2, r3, #5
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	4413      	add	r3, r2
 800585c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800586a:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005872:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	015a      	lsls	r2, r3, #5
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	4413      	add	r3, r2
 800587c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005880:	461a      	mov	r2, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	6013      	str	r3, [r2, #0]
 8005886:	e038      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
      }
    }
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	212c      	movs	r1, #44	@ 0x2c
 800588e:	fb01 f303 	mul.w	r3, r1, r3
 8005892:	4413      	add	r3, r2
 8005894:	3361      	adds	r3, #97	@ 0x61
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	2b08      	cmp	r3, #8
 800589a:	d123      	bne.n	80058e4 <HCD_HC_IN_IRQHandler+0x6ca>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	212c      	movs	r1, #44	@ 0x2c
 80058a2:	fb01 f303 	mul.w	r3, r1, r3
 80058a6:	4413      	add	r3, r2
 80058a8:	3361      	adds	r3, #97	@ 0x61
 80058aa:	2202      	movs	r2, #2
 80058ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	212c      	movs	r1, #44	@ 0x2c
 80058b4:	fb01 f303 	mul.w	r3, r1, r3
 80058b8:	4413      	add	r3, r2
 80058ba:	335c      	adds	r3, #92	@ 0x5c
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	6879      	ldr	r1, [r7, #4]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	202c      	movs	r0, #44	@ 0x2c
 80058c6:	fb00 f303 	mul.w	r3, r0, r3
 80058ca:	440b      	add	r3, r1
 80058cc:	335c      	adds	r3, #92	@ 0x5c
 80058ce:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	212c      	movs	r1, #44	@ 0x2c
 80058d6:	fb01 f303 	mul.w	r3, r1, r3
 80058da:	4413      	add	r3, r2
 80058dc:	3360      	adds	r3, #96	@ 0x60
 80058de:	2204      	movs	r2, #4
 80058e0:	701a      	strb	r2, [r3, #0]
 80058e2:	e00a      	b.n	80058fa <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else
    {
      if (hhcd->hc[ch_num].state == HC_HALTED)
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	212c      	movs	r1, #44	@ 0x2c
 80058ea:	fb01 f303 	mul.w	r3, r1, r3
 80058ee:	4413      	add	r3, r2
 80058f0:	3361      	adds	r3, #97	@ 0x61
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	f000 80ae 	beq.w	8005a56 <HCD_HC_IN_IRQHandler+0x83c>
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	b2d9      	uxtb	r1, r3
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	202c      	movs	r0, #44	@ 0x2c
 8005904:	fb00 f303 	mul.w	r3, r0, r3
 8005908:	4413      	add	r3, r2
 800590a:	3360      	adds	r3, #96	@ 0x60
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f00d ff79 	bl	8013808 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005916:	e09f      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	4611      	mov	r1, r2
 8005922:	4618      	mov	r0, r3
 8005924:	f007 fb21 	bl	800cf6a <USB_ReadChInterrupts>
 8005928:	4603      	mov	r3, r0
 800592a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592e:	2b40      	cmp	r3, #64	@ 0x40
 8005930:	d123      	bne.n	800597a <HCD_HC_IN_IRQHandler+0x760>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	015a      	lsls	r2, r3, #5
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	4413      	add	r3, r2
 800593a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800593e:	461a      	mov	r2, r3
 8005940:	2340      	movs	r3, #64	@ 0x40
 8005942:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_NYET;
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	212c      	movs	r1, #44	@ 0x2c
 800594a:	fb01 f303 	mul.w	r3, r1, r3
 800594e:	4413      	add	r3, r2
 8005950:	3361      	adds	r3, #97	@ 0x61
 8005952:	2205      	movs	r2, #5
 8005954:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	212c      	movs	r1, #44	@ 0x2c
 800595c:	fb01 f303 	mul.w	r3, r1, r3
 8005960:	4413      	add	r3, r2
 8005962:	335c      	adds	r3, #92	@ 0x5c
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	b2d2      	uxtb	r2, r2
 8005970:	4611      	mov	r1, r2
 8005972:	4618      	mov	r0, r3
 8005974:	f007 fb73 	bl	800d05e <USB_HC_Halt>
 8005978:	e06e      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NAK))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	b2d2      	uxtb	r2, r2
 8005982:	4611      	mov	r1, r2
 8005984:	4618      	mov	r0, r3
 8005986:	f007 faf0 	bl	800cf6a <USB_ReadChInterrupts>
 800598a:	4603      	mov	r3, r0
 800598c:	f003 0310 	and.w	r3, r3, #16
 8005990:	2b10      	cmp	r3, #16
 8005992:	d161      	bne.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
  {
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	212c      	movs	r1, #44	@ 0x2c
 800599a:	fb01 f303 	mul.w	r3, r1, r3
 800599e:	4413      	add	r3, r2
 80059a0:	333f      	adds	r3, #63	@ 0x3f
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	2b03      	cmp	r3, #3
 80059a6:	d11a      	bne.n	80059de <HCD_HC_IN_IRQHandler+0x7c4>
    {
      hhcd->hc[ch_num].ErrCnt = 0U;
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	212c      	movs	r1, #44	@ 0x2c
 80059ae:	fb01 f303 	mul.w	r3, r1, r3
 80059b2:	4413      	add	r3, r2
 80059b4:	335c      	adds	r3, #92	@ 0x5c
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	212c      	movs	r1, #44	@ 0x2c
 80059c0:	fb01 f303 	mul.w	r3, r1, r3
 80059c4:	4413      	add	r3, r2
 80059c6:	3361      	adds	r3, #97	@ 0x61
 80059c8:	2204      	movs	r2, #4
 80059ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	4611      	mov	r1, r2
 80059d6:	4618      	mov	r0, r3
 80059d8:	f007 fb41 	bl	800d05e <USB_HC_Halt>
 80059dc:	e031      	b.n	8005a42 <HCD_HC_IN_IRQHandler+0x828>
    }
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	212c      	movs	r1, #44	@ 0x2c
 80059e4:	fb01 f303 	mul.w	r3, r1, r3
 80059e8:	4413      	add	r3, r2
 80059ea:	333f      	adds	r3, #63	@ 0x3f
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d009      	beq.n	8005a06 <HCD_HC_IN_IRQHandler+0x7ec>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	212c      	movs	r1, #44	@ 0x2c
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	4413      	add	r3, r2
 80059fe:	333f      	adds	r3, #63	@ 0x3f
 8005a00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d11d      	bne.n	8005a42 <HCD_HC_IN_IRQHandler+0x828>
    {
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	212c      	movs	r1, #44	@ 0x2c
 8005a0c:	fb01 f303 	mul.w	r3, r1, r3
 8005a10:	4413      	add	r3, r2
 8005a12:	335c      	adds	r3, #92	@ 0x5c
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]

      if (hhcd->Init.dma_enable == 0U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d110      	bne.n	8005a42 <HCD_HC_IN_IRQHandler+0x828>
      {
        hhcd->hc[ch_num].state = HC_NAK;
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	212c      	movs	r1, #44	@ 0x2c
 8005a26:	fb01 f303 	mul.w	r3, r1, r3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	3361      	adds	r3, #97	@ 0x61
 8005a2e:	2204      	movs	r2, #4
 8005a30:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	b2d2      	uxtb	r2, r2
 8005a3a:	4611      	mov	r1, r2
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f007 fb0e 	bl	800d05e <USB_HC_Halt>
    }
    else
    {
      /* ... */
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a4e:	461a      	mov	r2, r3
 8005a50:	2310      	movs	r3, #16
 8005a52:	6093      	str	r3, [r2, #8]
 8005a54:	e000      	b.n	8005a58 <HCD_HC_IN_IRQHandler+0x83e>
        return;
 8005a56:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005a58:	3718      	adds	r7, #24
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b088      	sub	sp, #32
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	460b      	mov	r3, r1
 8005a68:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8005a74:	78fb      	ldrb	r3, [r7, #3]
 8005a76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_AHBERR))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	b2d2      	uxtb	r2, r2
 8005a80:	4611      	mov	r1, r2
 8005a82:	4618      	mov	r0, r3
 8005a84:	f007 fa71 	bl	800cf6a <USB_ReadChInterrupts>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	f003 0304 	and.w	r3, r3, #4
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d11a      	bne.n	8005ac8 <HCD_HC_OUT_IRQHandler+0x6a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	015a      	lsls	r2, r3, #5
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	4413      	add	r3, r2
 8005a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	2304      	movs	r3, #4
 8005aa2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	212c      	movs	r1, #44	@ 0x2c
 8005aaa:	fb01 f303 	mul.w	r3, r1, r3
 8005aae:	4413      	add	r3, r2
 8005ab0:	3361      	adds	r3, #97	@ 0x61
 8005ab2:	2207      	movs	r2, #7
 8005ab4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	b2d2      	uxtb	r2, r2
 8005abe:	4611      	mov	r1, r2
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f007 facc 	bl	800d05e <USB_HC_Halt>
 8005ac6:	e393      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_ACK))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f007 fa49 	bl	800cf6a <USB_ReadChInterrupts>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b20      	cmp	r3, #32
 8005ae0:	d137      	bne.n	8005b52 <HCD_HC_OUT_IRQHandler+0xf4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005aee:	461a      	mov	r2, r3
 8005af0:	2320      	movs	r3, #32
 8005af2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[ch_num].do_ping == 1U)
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	212c      	movs	r1, #44	@ 0x2c
 8005afa:	fb01 f303 	mul.w	r3, r1, r3
 8005afe:	4413      	add	r3, r2
 8005b00:	333d      	adds	r3, #61	@ 0x3d
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	f040 8373 	bne.w	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
    {
      hhcd->hc[ch_num].do_ping = 0U;
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	212c      	movs	r1, #44	@ 0x2c
 8005b10:	fb01 f303 	mul.w	r3, r1, r3
 8005b14:	4413      	add	r3, r2
 8005b16:	333d      	adds	r3, #61	@ 0x3d
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	212c      	movs	r1, #44	@ 0x2c
 8005b22:	fb01 f303 	mul.w	r3, r1, r3
 8005b26:	4413      	add	r3, r2
 8005b28:	3360      	adds	r3, #96	@ 0x60
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_ACK;
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	212c      	movs	r1, #44	@ 0x2c
 8005b34:	fb01 f303 	mul.w	r3, r1, r3
 8005b38:	4413      	add	r3, r2
 8005b3a:	3361      	adds	r3, #97	@ 0x61
 8005b3c:	2203      	movs	r2, #3
 8005b3e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	b2d2      	uxtb	r2, r2
 8005b48:	4611      	mov	r1, r2
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f007 fa87 	bl	800d05e <USB_HC_Halt>
 8005b50:	e34e      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_FRMOR))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	b2d2      	uxtb	r2, r2
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f007 fa04 	bl	800cf6a <USB_ReadChInterrupts>
 8005b62:	4603      	mov	r3, r0
 8005b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b6c:	d112      	bne.n	8005b94 <HCD_HC_OUT_IRQHandler+0x136>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b80:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f007 fa66 	bl	800d05e <USB_HC_Halt>
 8005b92:	e32d      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_XFRC))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	b2d2      	uxtb	r2, r2
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f007 f9e3 	bl	800cf6a <USB_ReadChInterrupts>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d142      	bne.n	8005c34 <HCD_HC_OUT_IRQHandler+0x1d6>
  {
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	212c      	movs	r1, #44	@ 0x2c
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	4413      	add	r3, r2
 8005bba:	335c      	adds	r3, #92	@ 0x5c
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	4611      	mov	r1, r2
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f007 f9cd 	bl	800cf6a <USB_ReadChInterrupts>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd6:	2b40      	cmp	r3, #64	@ 0x40
 8005bd8:	d111      	bne.n	8005bfe <HCD_HC_OUT_IRQHandler+0x1a0>
    {
      hhcd->hc[ch_num].do_ping = 1U;
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	212c      	movs	r1, #44	@ 0x2c
 8005be0:	fb01 f303 	mul.w	r3, r1, r3
 8005be4:	4413      	add	r3, r2
 8005be6:	333d      	adds	r3, #61	@ 0x3d
 8005be8:	2201      	movs	r2, #1
 8005bea:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	2340      	movs	r3, #64	@ 0x40
 8005bfc:	6093      	str	r3, [r2, #8]
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	212c      	movs	r1, #44	@ 0x2c
 8005c16:	fb01 f303 	mul.w	r3, r1, r3
 8005c1a:	4413      	add	r3, r2
 8005c1c:	3361      	adds	r3, #97	@ 0x61
 8005c1e:	2201      	movs	r2, #1
 8005c20:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	4611      	mov	r1, r2
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f007 fa16 	bl	800d05e <USB_HC_Halt>
 8005c32:	e2dd      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	b2d2      	uxtb	r2, r2
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f007 f993 	bl	800cf6a <USB_ReadChInterrupts>
 8005c44:	4603      	mov	r3, r0
 8005c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c4a:	2b40      	cmp	r3, #64	@ 0x40
 8005c4c:	d12c      	bne.n	8005ca8 <HCD_HC_OUT_IRQHandler+0x24a>
  {
    hhcd->hc[ch_num].state = HC_NYET;
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	212c      	movs	r1, #44	@ 0x2c
 8005c54:	fb01 f303 	mul.w	r3, r1, r3
 8005c58:	4413      	add	r3, r2
 8005c5a:	3361      	adds	r3, #97	@ 0x61
 8005c5c:	2205      	movs	r2, #5
 8005c5e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	212c      	movs	r1, #44	@ 0x2c
 8005c66:	fb01 f303 	mul.w	r3, r1, r3
 8005c6a:	4413      	add	r3, r2
 8005c6c:	333d      	adds	r3, #61	@ 0x3d
 8005c6e:	2201      	movs	r2, #1
 8005c70:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	212c      	movs	r1, #44	@ 0x2c
 8005c78:	fb01 f303 	mul.w	r3, r1, r3
 8005c7c:	4413      	add	r3, r2
 8005c7e:	335c      	adds	r3, #92	@ 0x5c
 8005c80:	2200      	movs	r2, #0
 8005c82:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	b2d2      	uxtb	r2, r2
 8005c8c:	4611      	mov	r1, r2
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f007 f9e5 	bl	800d05e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	015a      	lsls	r2, r3, #5
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	2340      	movs	r3, #64	@ 0x40
 8005ca4:	6093      	str	r3, [r2, #8]
 8005ca6:	e2a3      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_STALL))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	4611      	mov	r1, r2
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f007 f959 	bl	800cf6a <USB_ReadChInterrupts>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	f003 0308 	and.w	r3, r3, #8
 8005cbe:	2b08      	cmp	r3, #8
 8005cc0:	d11a      	bne.n	8005cf8 <HCD_HC_OUT_IRQHandler+0x29a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2308      	movs	r3, #8
 8005cd2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	212c      	movs	r1, #44	@ 0x2c
 8005cda:	fb01 f303 	mul.w	r3, r1, r3
 8005cde:	4413      	add	r3, r2
 8005ce0:	3361      	adds	r3, #97	@ 0x61
 8005ce2:	2206      	movs	r2, #6
 8005ce4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	b2d2      	uxtb	r2, r2
 8005cee:	4611      	mov	r1, r2
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f007 f9b4 	bl	800d05e <USB_HC_Halt>
 8005cf6:	e27b      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NAK))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	b2d2      	uxtb	r2, r2
 8005d00:	4611      	mov	r1, r2
 8005d02:	4618      	mov	r0, r3
 8005d04:	f007 f931 	bl	800cf6a <USB_ReadChInterrupts>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f003 0310 	and.w	r3, r3, #16
 8005d0e:	2b10      	cmp	r3, #16
 8005d10:	d140      	bne.n	8005d94 <HCD_HC_OUT_IRQHandler+0x336>
  {
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	212c      	movs	r1, #44	@ 0x2c
 8005d18:	fb01 f303 	mul.w	r3, r1, r3
 8005d1c:	4413      	add	r3, r2
 8005d1e:	335c      	adds	r3, #92	@ 0x5c
 8005d20:	2200      	movs	r2, #0
 8005d22:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	212c      	movs	r1, #44	@ 0x2c
 8005d2a:	fb01 f303 	mul.w	r3, r1, r3
 8005d2e:	4413      	add	r3, r2
 8005d30:	3361      	adds	r3, #97	@ 0x61
 8005d32:	2204      	movs	r2, #4
 8005d34:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[ch_num].do_ping == 0U)
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	212c      	movs	r1, #44	@ 0x2c
 8005d3c:	fb01 f303 	mul.w	r3, r1, r3
 8005d40:	4413      	add	r3, r2
 8005d42:	333d      	adds	r3, #61	@ 0x3d
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d112      	bne.n	8005d70 <HCD_HC_OUT_IRQHandler+0x312>
    {
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	212c      	movs	r1, #44	@ 0x2c
 8005d50:	fb01 f303 	mul.w	r3, r1, r3
 8005d54:	4413      	add	r3, r2
 8005d56:	333c      	adds	r3, #60	@ 0x3c
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d108      	bne.n	8005d70 <HCD_HC_OUT_IRQHandler+0x312>
      {
        hhcd->hc[ch_num].do_ping = 1U;
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	212c      	movs	r1, #44	@ 0x2c
 8005d64:	fb01 f303 	mul.w	r3, r1, r3
 8005d68:	4413      	add	r3, r2
 8005d6a:	333d      	adds	r3, #61	@ 0x3d
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	4611      	mov	r1, r2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f007 f96f 	bl	800d05e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	2310      	movs	r3, #16
 8005d90:	6093      	str	r3, [r2, #8]
 8005d92:	e22d      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_TXERR))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f007 f8e3 	bl	800cf6a <USB_ReadChInterrupts>
 8005da4:	4603      	mov	r3, r0
 8005da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005daa:	2b80      	cmp	r3, #128	@ 0x80
 8005dac:	d164      	bne.n	8005e78 <HCD_HC_OUT_IRQHandler+0x41a>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d111      	bne.n	8005dda <HCD_HC_OUT_IRQHandler+0x37c>
    {
      hhcd->hc[ch_num].state = HC_XACTERR;
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	212c      	movs	r1, #44	@ 0x2c
 8005dbc:	fb01 f303 	mul.w	r3, r1, r3
 8005dc0:	4413      	add	r3, r2
 8005dc2:	3361      	adds	r3, #97	@ 0x61
 8005dc4:	2207      	movs	r2, #7
 8005dc6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f007 f943 	bl	800d05e <USB_HC_Halt>
 8005dd8:	e044      	b.n	8005e64 <HCD_HC_OUT_IRQHandler+0x406>
    }
    else
    {
      hhcd->hc[ch_num].ErrCnt++;
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	212c      	movs	r1, #44	@ 0x2c
 8005de0:	fb01 f303 	mul.w	r3, r1, r3
 8005de4:	4413      	add	r3, r2
 8005de6:	335c      	adds	r3, #92	@ 0x5c
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	6879      	ldr	r1, [r7, #4]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	202c      	movs	r0, #44	@ 0x2c
 8005df2:	fb00 f303 	mul.w	r3, r0, r3
 8005df6:	440b      	add	r3, r1
 8005df8:	335c      	adds	r3, #92	@ 0x5c
 8005dfa:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	212c      	movs	r1, #44	@ 0x2c
 8005e02:	fb01 f303 	mul.w	r3, r1, r3
 8005e06:	4413      	add	r3, r2
 8005e08:	335c      	adds	r3, #92	@ 0x5c
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d920      	bls.n	8005e52 <HCD_HC_OUT_IRQHandler+0x3f4>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	212c      	movs	r1, #44	@ 0x2c
 8005e16:	fb01 f303 	mul.w	r3, r1, r3
 8005e1a:	4413      	add	r3, r2
 8005e1c:	335c      	adds	r3, #92	@ 0x5c
 8005e1e:	2200      	movs	r2, #0
 8005e20:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	212c      	movs	r1, #44	@ 0x2c
 8005e28:	fb01 f303 	mul.w	r3, r1, r3
 8005e2c:	4413      	add	r3, r2
 8005e2e:	3360      	adds	r3, #96	@ 0x60
 8005e30:	2204      	movs	r2, #4
 8005e32:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	b2d9      	uxtb	r1, r3
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	202c      	movs	r0, #44	@ 0x2c
 8005e3e:	fb00 f303 	mul.w	r3, r0, r3
 8005e42:	4413      	add	r3, r2
 8005e44:	3360      	adds	r3, #96	@ 0x60
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f00d fcdc 	bl	8013808 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005e50:	e008      	b.n	8005e64 <HCD_HC_OUT_IRQHandler+0x406>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	212c      	movs	r1, #44	@ 0x2c
 8005e58:	fb01 f303 	mul.w	r3, r1, r3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	3360      	adds	r3, #96	@ 0x60
 8005e60:	2202      	movs	r2, #2
 8005e62:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	015a      	lsls	r2, r3, #5
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e70:	461a      	mov	r2, r3
 8005e72:	2380      	movs	r3, #128	@ 0x80
 8005e74:	6093      	str	r3, [r2, #8]
 8005e76:	e1bb      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_DTERR))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	b2d2      	uxtb	r2, r2
 8005e80:	4611      	mov	r1, r2
 8005e82:	4618      	mov	r0, r3
 8005e84:	f007 f871 	bl	800cf6a <USB_ReadChInterrupts>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e92:	d11b      	bne.n	8005ecc <HCD_HC_OUT_IRQHandler+0x46e>
  {
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	212c      	movs	r1, #44	@ 0x2c
 8005e9a:	fb01 f303 	mul.w	r3, r1, r3
 8005e9e:	4413      	add	r3, r2
 8005ea0:	3361      	adds	r3, #97	@ 0x61
 8005ea2:	2209      	movs	r2, #9
 8005ea4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	b2d2      	uxtb	r2, r2
 8005eae:	4611      	mov	r1, r2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f007 f8d4 	bl	800d05e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ec8:	6093      	str	r3, [r2, #8]
 8005eca:	e191      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_CHH))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f007 f847 	bl	800cf6a <USB_ReadChInterrupts>
 8005edc:	4603      	mov	r3, r0
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	f040 8184 	bne.w	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	212c      	movs	r1, #44	@ 0x2c
 8005f00:	fb01 f303 	mul.w	r3, r1, r3
 8005f04:	4413      	add	r3, r2
 8005f06:	3361      	adds	r3, #97	@ 0x61
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	f040 8087 	bne.w	800601e <HCD_HC_OUT_IRQHandler+0x5c0>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	212c      	movs	r1, #44	@ 0x2c
 8005f16:	fb01 f303 	mul.w	r3, r1, r3
 8005f1a:	4413      	add	r3, r2
 8005f1c:	3361      	adds	r3, #97	@ 0x61
 8005f1e:	2202      	movs	r2, #2
 8005f20:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	212c      	movs	r1, #44	@ 0x2c
 8005f28:	fb01 f303 	mul.w	r3, r1, r3
 8005f2c:	4413      	add	r3, r2
 8005f2e:	3360      	adds	r3, #96	@ 0x60
 8005f30:	2201      	movs	r2, #1
 8005f32:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	212c      	movs	r1, #44	@ 0x2c
 8005f3a:	fb01 f303 	mul.w	r3, r1, r3
 8005f3e:	4413      	add	r3, r2
 8005f40:	333f      	adds	r3, #63	@ 0x3f
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d00a      	beq.n	8005f5e <HCD_HC_OUT_IRQHandler+0x500>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	212c      	movs	r1, #44	@ 0x2c
 8005f4e:	fb01 f303 	mul.w	r3, r1, r3
 8005f52:	4413      	add	r3, r2
 8005f54:	333f      	adds	r3, #63	@ 0x3f
 8005f56:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	f040 8139 	bne.w	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d113      	bne.n	8005f8e <HCD_HC_OUT_IRQHandler+0x530>
        {
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	212c      	movs	r1, #44	@ 0x2c
 8005f6c:	fb01 f303 	mul.w	r3, r1, r3
 8005f70:	4413      	add	r3, r2
 8005f72:	3355      	adds	r3, #85	@ 0x55
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	f083 0301 	eor.w	r3, r3, #1
 8005f7a:	b2d8      	uxtb	r0, r3
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	212c      	movs	r1, #44	@ 0x2c
 8005f82:	fb01 f303 	mul.w	r3, r1, r3
 8005f86:	4413      	add	r3, r2
 8005f88:	3355      	adds	r3, #85	@ 0x55
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	f040 811c 	bne.w	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	212c      	movs	r1, #44	@ 0x2c
 8005f9e:	fb01 f303 	mul.w	r3, r1, r3
 8005fa2:	4413      	add	r3, r2
 8005fa4:	334c      	adds	r3, #76	@ 0x4c
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 8111 	beq.w	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
        {
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	212c      	movs	r1, #44	@ 0x2c
 8005fb4:	fb01 f303 	mul.w	r3, r1, r3
 8005fb8:	4413      	add	r3, r2
 8005fba:	334c      	adds	r3, #76	@ 0x4c
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	202c      	movs	r0, #44	@ 0x2c
 8005fc4:	fb00 f202 	mul.w	r2, r0, r2
 8005fc8:	440a      	add	r2, r1
 8005fca:	3240      	adds	r2, #64	@ 0x40
 8005fcc:	8812      	ldrh	r2, [r2, #0]
 8005fce:	4413      	add	r3, r2
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	6879      	ldr	r1, [r7, #4]
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	202c      	movs	r0, #44	@ 0x2c
 8005fd8:	fb00 f202 	mul.w	r2, r0, r2
 8005fdc:	440a      	add	r2, r1
 8005fde:	3240      	adds	r2, #64	@ 0x40
 8005fe0:	8812      	ldrh	r2, [r2, #0]
 8005fe2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fe6:	60fb      	str	r3, [r7, #12]

          if ((num_packets & 1U) != 0U)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 80ee 	beq.w	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
          {
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	212c      	movs	r1, #44	@ 0x2c
 8005ffa:	fb01 f303 	mul.w	r3, r1, r3
 8005ffe:	4413      	add	r3, r2
 8006000:	3355      	adds	r3, #85	@ 0x55
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	f083 0301 	eor.w	r3, r3, #1
 8006008:	b2d8      	uxtb	r0, r3
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	212c      	movs	r1, #44	@ 0x2c
 8006010:	fb01 f303 	mul.w	r3, r1, r3
 8006014:	4413      	add	r3, r2
 8006016:	3355      	adds	r3, #85	@ 0x55
 8006018:	4602      	mov	r2, r0
 800601a:	701a      	strb	r2, [r3, #0]
 800601c:	e0d8      	b.n	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
          }
        }
      }
    }
    else if (hhcd->hc[ch_num].state == HC_ACK)
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	212c      	movs	r1, #44	@ 0x2c
 8006024:	fb01 f303 	mul.w	r3, r1, r3
 8006028:	4413      	add	r3, r2
 800602a:	3361      	adds	r3, #97	@ 0x61
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	2b03      	cmp	r3, #3
 8006030:	d109      	bne.n	8006046 <HCD_HC_OUT_IRQHandler+0x5e8>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	212c      	movs	r1, #44	@ 0x2c
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	4413      	add	r3, r2
 800603e:	3361      	adds	r3, #97	@ 0x61
 8006040:	2202      	movs	r2, #2
 8006042:	701a      	strb	r2, [r3, #0]
 8006044:	e0c4      	b.n	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	212c      	movs	r1, #44	@ 0x2c
 800604c:	fb01 f303 	mul.w	r3, r1, r3
 8006050:	4413      	add	r3, r2
 8006052:	3361      	adds	r3, #97	@ 0x61
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b04      	cmp	r3, #4
 8006058:	d112      	bne.n	8006080 <HCD_HC_OUT_IRQHandler+0x622>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	212c      	movs	r1, #44	@ 0x2c
 8006060:	fb01 f303 	mul.w	r3, r1, r3
 8006064:	4413      	add	r3, r2
 8006066:	3361      	adds	r3, #97	@ 0x61
 8006068:	2202      	movs	r2, #2
 800606a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	212c      	movs	r1, #44	@ 0x2c
 8006072:	fb01 f303 	mul.w	r3, r1, r3
 8006076:	4413      	add	r3, r2
 8006078:	3360      	adds	r3, #96	@ 0x60
 800607a:	2202      	movs	r2, #2
 800607c:	701a      	strb	r2, [r3, #0]
 800607e:	e0a7      	b.n	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	212c      	movs	r1, #44	@ 0x2c
 8006086:	fb01 f303 	mul.w	r3, r1, r3
 800608a:	4413      	add	r3, r2
 800608c:	3361      	adds	r3, #97	@ 0x61
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	2b05      	cmp	r3, #5
 8006092:	d112      	bne.n	80060ba <HCD_HC_OUT_IRQHandler+0x65c>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	212c      	movs	r1, #44	@ 0x2c
 800609a:	fb01 f303 	mul.w	r3, r1, r3
 800609e:	4413      	add	r3, r2
 80060a0:	3361      	adds	r3, #97	@ 0x61
 80060a2:	2202      	movs	r2, #2
 80060a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	212c      	movs	r1, #44	@ 0x2c
 80060ac:	fb01 f303 	mul.w	r3, r1, r3
 80060b0:	4413      	add	r3, r2
 80060b2:	3360      	adds	r3, #96	@ 0x60
 80060b4:	2202      	movs	r2, #2
 80060b6:	701a      	strb	r2, [r3, #0]
 80060b8:	e08a      	b.n	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	212c      	movs	r1, #44	@ 0x2c
 80060c0:	fb01 f303 	mul.w	r3, r1, r3
 80060c4:	4413      	add	r3, r2
 80060c6:	3361      	adds	r3, #97	@ 0x61
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	2b06      	cmp	r3, #6
 80060cc:	d112      	bne.n	80060f4 <HCD_HC_OUT_IRQHandler+0x696>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	212c      	movs	r1, #44	@ 0x2c
 80060d4:	fb01 f303 	mul.w	r3, r1, r3
 80060d8:	4413      	add	r3, r2
 80060da:	3361      	adds	r3, #97	@ 0x61
 80060dc:	2202      	movs	r2, #2
 80060de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	212c      	movs	r1, #44	@ 0x2c
 80060e6:	fb01 f303 	mul.w	r3, r1, r3
 80060ea:	4413      	add	r3, r2
 80060ec:	3360      	adds	r3, #96	@ 0x60
 80060ee:	2205      	movs	r2, #5
 80060f0:	701a      	strb	r2, [r3, #0]
 80060f2:	e06d      	b.n	80061d0 <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	212c      	movs	r1, #44	@ 0x2c
 80060fa:	fb01 f303 	mul.w	r3, r1, r3
 80060fe:	4413      	add	r3, r2
 8006100:	3361      	adds	r3, #97	@ 0x61
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	2b07      	cmp	r3, #7
 8006106:	d009      	beq.n	800611c <HCD_HC_OUT_IRQHandler+0x6be>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	212c      	movs	r1, #44	@ 0x2c
 800610e:	fb01 f303 	mul.w	r3, r1, r3
 8006112:	4413      	add	r3, r2
 8006114:	3361      	adds	r3, #97	@ 0x61
 8006116:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006118:	2b09      	cmp	r3, #9
 800611a:	d168      	bne.n	80061ee <HCD_HC_OUT_IRQHandler+0x790>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	212c      	movs	r1, #44	@ 0x2c
 8006122:	fb01 f303 	mul.w	r3, r1, r3
 8006126:	4413      	add	r3, r2
 8006128:	3361      	adds	r3, #97	@ 0x61
 800612a:	2202      	movs	r2, #2
 800612c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	212c      	movs	r1, #44	@ 0x2c
 8006134:	fb01 f303 	mul.w	r3, r1, r3
 8006138:	4413      	add	r3, r2
 800613a:	335c      	adds	r3, #92	@ 0x5c
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	6879      	ldr	r1, [r7, #4]
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	202c      	movs	r0, #44	@ 0x2c
 8006146:	fb00 f303 	mul.w	r3, r0, r3
 800614a:	440b      	add	r3, r1
 800614c:	335c      	adds	r3, #92	@ 0x5c
 800614e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	212c      	movs	r1, #44	@ 0x2c
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	4413      	add	r3, r2
 800615c:	335c      	adds	r3, #92	@ 0x5c
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b02      	cmp	r3, #2
 8006162:	d912      	bls.n	800618a <HCD_HC_OUT_IRQHandler+0x72c>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	212c      	movs	r1, #44	@ 0x2c
 800616a:	fb01 f303 	mul.w	r3, r1, r3
 800616e:	4413      	add	r3, r2
 8006170:	335c      	adds	r3, #92	@ 0x5c
 8006172:	2200      	movs	r2, #0
 8006174:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	212c      	movs	r1, #44	@ 0x2c
 800617c:	fb01 f303 	mul.w	r3, r1, r3
 8006180:	4413      	add	r3, r2
 8006182:	3360      	adds	r3, #96	@ 0x60
 8006184:	2204      	movs	r2, #4
 8006186:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006188:	e021      	b.n	80061ce <HCD_HC_OUT_IRQHandler+0x770>
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	212c      	movs	r1, #44	@ 0x2c
 8006190:	fb01 f303 	mul.w	r3, r1, r3
 8006194:	4413      	add	r3, r2
 8006196:	3360      	adds	r3, #96	@ 0x60
 8006198:	2202      	movs	r2, #2
 800619a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061b2:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80061ba:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061c8:	461a      	mov	r2, r3
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80061ce:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	b2d9      	uxtb	r1, r3
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	202c      	movs	r0, #44	@ 0x2c
 80061da:	fb00 f303 	mul.w	r3, r0, r3
 80061de:	4413      	add	r3, r2
 80061e0:	3360      	adds	r3, #96	@ 0x60
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	461a      	mov	r2, r3
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f00d fb0e 	bl	8013808 <HAL_HCD_HC_NotifyURBChange_Callback>
 80061ec:	e000      	b.n	80061f0 <HCD_HC_OUT_IRQHandler+0x792>
      return;
 80061ee:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80061f0:	3720      	adds	r7, #32
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b08a      	sub	sp, #40	@ 0x28
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006206:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	f003 030f 	and.w	r3, r3, #15
 8006216:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	0c5b      	lsrs	r3, r3, #17
 800621c:	f003 030f 	and.w	r3, r3, #15
 8006220:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	091b      	lsrs	r3, r3, #4
 8006226:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800622a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	2b02      	cmp	r3, #2
 8006230:	d004      	beq.n	800623c <HCD_RXQLVL_IRQHandler+0x46>
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	2b05      	cmp	r3, #5
 8006236:	f000 80a9 	beq.w	800638c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800623a:	e0aa      	b.n	8006392 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 80a6 	beq.w	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	212c      	movs	r1, #44	@ 0x2c
 800624a:	fb01 f303 	mul.w	r3, r1, r3
 800624e:	4413      	add	r3, r2
 8006250:	3344      	adds	r3, #68	@ 0x44
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 809b 	beq.w	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	212c      	movs	r1, #44	@ 0x2c
 8006260:	fb01 f303 	mul.w	r3, r1, r3
 8006264:	4413      	add	r3, r2
 8006266:	3350      	adds	r3, #80	@ 0x50
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	441a      	add	r2, r3
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	202c      	movs	r0, #44	@ 0x2c
 8006274:	fb00 f303 	mul.w	r3, r0, r3
 8006278:	440b      	add	r3, r1
 800627a:	334c      	adds	r3, #76	@ 0x4c
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	429a      	cmp	r2, r3
 8006280:	d87a      	bhi.n	8006378 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	212c      	movs	r1, #44	@ 0x2c
 800628c:	fb01 f303 	mul.w	r3, r1, r3
 8006290:	4413      	add	r3, r2
 8006292:	3344      	adds	r3, #68	@ 0x44
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	b292      	uxth	r2, r2
 800629a:	4619      	mov	r1, r3
 800629c:	f006 fdfa 	bl	800ce94 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	212c      	movs	r1, #44	@ 0x2c
 80062a6:	fb01 f303 	mul.w	r3, r1, r3
 80062aa:	4413      	add	r3, r2
 80062ac:	3344      	adds	r3, #68	@ 0x44
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	441a      	add	r2, r3
 80062b4:	6879      	ldr	r1, [r7, #4]
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	202c      	movs	r0, #44	@ 0x2c
 80062ba:	fb00 f303 	mul.w	r3, r0, r3
 80062be:	440b      	add	r3, r1
 80062c0:	3344      	adds	r3, #68	@ 0x44
 80062c2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	212c      	movs	r1, #44	@ 0x2c
 80062ca:	fb01 f303 	mul.w	r3, r1, r3
 80062ce:	4413      	add	r3, r2
 80062d0:	3350      	adds	r3, #80	@ 0x50
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	441a      	add	r2, r3
 80062d8:	6879      	ldr	r1, [r7, #4]
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	202c      	movs	r0, #44	@ 0x2c
 80062de:	fb00 f303 	mul.w	r3, r0, r3
 80062e2:	440b      	add	r3, r1
 80062e4:	3350      	adds	r3, #80	@ 0x50
 80062e6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	015a      	lsls	r2, r3, #5
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	0cdb      	lsrs	r3, r3, #19
 80062f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062fc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	212c      	movs	r1, #44	@ 0x2c
 8006304:	fb01 f303 	mul.w	r3, r1, r3
 8006308:	4413      	add	r3, r2
 800630a:	3340      	adds	r3, #64	@ 0x40
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	461a      	mov	r2, r3
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	4293      	cmp	r3, r2
 8006314:	d13c      	bne.n	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d039      	beq.n	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	6a3b      	ldr	r3, [r7, #32]
 8006322:	4413      	add	r3, r2
 8006324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006332:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800633a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	4413      	add	r3, r2
 8006344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006348:	461a      	mov	r2, r3
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	212c      	movs	r1, #44	@ 0x2c
 8006354:	fb01 f303 	mul.w	r3, r1, r3
 8006358:	4413      	add	r3, r2
 800635a:	3354      	adds	r3, #84	@ 0x54
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	f083 0301 	eor.w	r3, r3, #1
 8006362:	b2d8      	uxtb	r0, r3
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	212c      	movs	r1, #44	@ 0x2c
 800636a:	fb01 f303 	mul.w	r3, r1, r3
 800636e:	4413      	add	r3, r2
 8006370:	3354      	adds	r3, #84	@ 0x54
 8006372:	4602      	mov	r2, r0
 8006374:	701a      	strb	r2, [r3, #0]
      break;
 8006376:	e00b      	b.n	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	212c      	movs	r1, #44	@ 0x2c
 800637e:	fb01 f303 	mul.w	r3, r1, r3
 8006382:	4413      	add	r3, r2
 8006384:	3360      	adds	r3, #96	@ 0x60
 8006386:	2204      	movs	r2, #4
 8006388:	701a      	strb	r2, [r3, #0]
      break;
 800638a:	e001      	b.n	8006390 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800638c:	bf00      	nop
 800638e:	e000      	b.n	8006392 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8006390:	bf00      	nop
  }
}
 8006392:	bf00      	nop
 8006394:	3728      	adds	r7, #40	@ 0x28
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b086      	sub	sp, #24
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80063c6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d10b      	bne.n	80063ea <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f003 0301 	and.w	r3, r3, #1
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d102      	bne.n	80063e2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f00d f9f7 	bl	80137d0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f043 0302 	orr.w	r3, r3, #2
 80063e8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f003 0308 	and.w	r3, r3, #8
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d132      	bne.n	800645a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f043 0308 	orr.w	r3, r3, #8
 80063fa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f003 0304 	and.w	r3, r3, #4
 8006402:	2b04      	cmp	r3, #4
 8006404:	d126      	bne.n	8006454 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	2b02      	cmp	r3, #2
 800640c:	d113      	bne.n	8006436 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006414:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006418:	d106      	bne.n	8006428 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2102      	movs	r1, #2
 8006420:	4618      	mov	r0, r3
 8006422:	f006 fdd1 	bl	800cfc8 <USB_InitFSLSPClkSel>
 8006426:	e011      	b.n	800644c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2101      	movs	r1, #1
 800642e:	4618      	mov	r0, r3
 8006430:	f006 fdca 	bl	800cfc8 <USB_InitFSLSPClkSel>
 8006434:	e00a      	b.n	800644c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d106      	bne.n	800644c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006444:	461a      	mov	r2, r3
 8006446:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800644a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f00d f9ed 	bl	801382c <HAL_HCD_PortEnabled_Callback>
 8006452:	e002      	b.n	800645a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f00d f9f7 	bl	8013848 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f003 0320 	and.w	r3, r3, #32
 8006460:	2b20      	cmp	r3, #32
 8006462:	d103      	bne.n	800646c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f043 0320 	orr.w	r3, r3, #32
 800646a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006472:	461a      	mov	r2, r3
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	6013      	str	r3, [r2, #0]
}
 8006478:	bf00      	nop
 800647a:	3718      	adds	r7, #24
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e07f      	b.n	8006592 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d106      	bne.n	80064ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7fb fd72 	bl	8001f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2224      	movs	r2, #36	@ 0x24
 80064b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0201 	bic.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80064d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80064e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d107      	bne.n	80064fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689a      	ldr	r2, [r3, #8]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064f6:	609a      	str	r2, [r3, #8]
 80064f8:	e006      	b.n	8006508 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006506:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d104      	bne.n	800651a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006518:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6859      	ldr	r1, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	4b1d      	ldr	r3, [pc, #116]	@ (800659c <HAL_I2C_Init+0x11c>)
 8006526:	430b      	orrs	r3, r1
 8006528:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006538:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691a      	ldr	r2, [r3, #16]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	69d9      	ldr	r1, [r3, #28]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a1a      	ldr	r2, [r3, #32]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0201 	orr.w	r2, r2, #1
 8006572:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	02008000 	.word	0x02008000

080065a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d138      	bne.n	8006628 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e032      	b.n	800662a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2224      	movs	r2, #36	@ 0x24
 80065d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0201 	bic.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80065f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6819      	ldr	r1, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	683a      	ldr	r2, [r7, #0]
 8006600:	430a      	orrs	r2, r1
 8006602:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0201 	orr.w	r2, r2, #1
 8006612:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	e000      	b.n	800662a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006628:	2302      	movs	r3, #2
  }
}
 800662a:	4618      	mov	r0, r3
 800662c:	370c      	adds	r7, #12
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr

08006636 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006636:	b480      	push	{r7}
 8006638:	b085      	sub	sp, #20
 800663a:	af00      	add	r7, sp, #0
 800663c:	6078      	str	r0, [r7, #4]
 800663e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b20      	cmp	r3, #32
 800664a:	d139      	bne.n	80066c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006652:	2b01      	cmp	r3, #1
 8006654:	d101      	bne.n	800665a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006656:	2302      	movs	r3, #2
 8006658:	e033      	b.n	80066c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2224      	movs	r2, #36	@ 0x24
 8006666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f022 0201 	bic.w	r2, r2, #1
 8006678:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006688:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	4313      	orrs	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f042 0201 	orr.w	r2, r2, #1
 80066aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	e000      	b.n	80066c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066c0:	2302      	movs	r3, #2
  }
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
	...

080066d0 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e0bf      	b.n	8006862 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb fcf2 	bl	80020e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	699a      	ldr	r2, [r3, #24]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006712:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	6999      	ldr	r1, [r3, #24]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685a      	ldr	r2, [r3, #4]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006728:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6899      	ldr	r1, [r3, #8]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	4b4a      	ldr	r3, [pc, #296]	@ (800686c <HAL_LTDC_Init+0x19c>)
 8006744:	400b      	ands	r3, r1
 8006746:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	041b      	lsls	r3, r3, #16
 800674e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6899      	ldr	r1, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	431a      	orrs	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	430a      	orrs	r2, r1
 8006764:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68d9      	ldr	r1, [r3, #12]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	4b3e      	ldr	r3, [pc, #248]	@ (800686c <HAL_LTDC_Init+0x19c>)
 8006772:	400b      	ands	r3, r1
 8006774:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	041b      	lsls	r3, r3, #16
 800677c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68d9      	ldr	r1, [r3, #12]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a1a      	ldr	r2, [r3, #32]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6919      	ldr	r1, [r3, #16]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b33      	ldr	r3, [pc, #204]	@ (800686c <HAL_LTDC_Init+0x19c>)
 80067a0:	400b      	ands	r3, r1
 80067a2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a8:	041b      	lsls	r3, r3, #16
 80067aa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6919      	ldr	r1, [r3, #16]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	431a      	orrs	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6959      	ldr	r1, [r3, #20]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	4b27      	ldr	r3, [pc, #156]	@ (800686c <HAL_LTDC_Init+0x19c>)
 80067ce:	400b      	ands	r3, r1
 80067d0:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d6:	041b      	lsls	r3, r3, #16
 80067d8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6959      	ldr	r1, [r3, #20]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	431a      	orrs	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	430a      	orrs	r2, r1
 80067ee:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006800:	041b      	lsls	r3, r3, #16
 8006802:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006812:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006826:	431a      	orrs	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	430a      	orrs	r2, r1
 800682e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0206 	orr.w	r2, r2, #6
 800683e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699a      	ldr	r2, [r3, #24]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f042 0201 	orr.w	r2, r2, #1
 800684e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	f000f800 	.word	0xf000f800

08006870 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006886:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b00      	cmp	r3, #0
 8006890:	d023      	beq.n	80068da <HAL_LTDC_IRQHandler+0x6a>
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f003 0304 	and.w	r3, r3, #4
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01e      	beq.n	80068da <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0204 	bic.w	r2, r2, #4
 80068aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2204      	movs	r2, #4
 80068b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80068ba:	f043 0201 	orr.w	r2, r3, #1
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2204      	movs	r2, #4
 80068c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f86f 	bl	80069b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d023      	beq.n	800692c <HAL_LTDC_IRQHandler+0xbc>
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f003 0302 	and.w	r3, r3, #2
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d01e      	beq.n	800692c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0202 	bic.w	r2, r2, #2
 80068fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2202      	movs	r2, #2
 8006904:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800690c:	f043 0202 	orr.w	r2, r3, #2
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2204      	movs	r2, #4
 800691a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f846 	bl	80069b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d01b      	beq.n	800696e <HAL_LTDC_IRQHandler+0xfe>
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b00      	cmp	r3, #0
 800693e:	d016      	beq.n	800696e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0201 	bic.w	r2, r2, #1
 800694e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2201      	movs	r2, #1
 8006956:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 f82f 	bl	80069cc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f003 0308 	and.w	r3, r3, #8
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01b      	beq.n	80069b0 <HAL_LTDC_IRQHandler+0x140>
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f003 0308 	and.w	r3, r3, #8
 800697e:	2b00      	cmp	r3, #0
 8006980:	d016      	beq.n	80069b0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0208 	bic.w	r2, r2, #8
 8006990:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2208      	movs	r2, #8
 8006998:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f818 	bl	80069e0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80069b0:	bf00      	nop
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80069f4:	b5b0      	push	{r4, r5, r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <HAL_LTDC_ConfigLayer+0x1a>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e02c      	b.n	8006a68 <HAL_LTDC_ConfigLayer+0x74>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2134      	movs	r1, #52	@ 0x34
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	4413      	add	r3, r2
 8006a2a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4614      	mov	r4, r2
 8006a32:	461d      	mov	r5, r3
 8006a34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	68b9      	ldr	r1, [r7, #8]
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 f811 	bl	8006a70 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2201      	movs	r2, #1
 8006a54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bdb0      	pop	{r4, r5, r7, pc}

08006a70 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b089      	sub	sp, #36	@ 0x24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	685a      	ldr	r2, [r3, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	0c1b      	lsrs	r3, r3, #16
 8006a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a8c:	4413      	add	r3, r2
 8006a8e:	041b      	lsls	r3, r3, #16
 8006a90:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	01db      	lsls	r3, r3, #7
 8006a9c:	4413      	add	r3, r2
 8006a9e:	3384      	adds	r3, #132	@ 0x84
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	6812      	ldr	r2, [r2, #0]
 8006aa6:	4611      	mov	r1, r2
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	01d2      	lsls	r2, r2, #7
 8006aac:	440a      	add	r2, r1
 8006aae:	3284      	adds	r2, #132	@ 0x84
 8006ab0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006ab4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	0c1b      	lsrs	r3, r3, #16
 8006ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006ac6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006ac8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4619      	mov	r1, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	01db      	lsls	r3, r3, #7
 8006ad4:	440b      	add	r3, r1
 8006ad6:	3384      	adds	r3, #132	@ 0x84
 8006ad8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006ade:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	68da      	ldr	r2, [r3, #12]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006aee:	4413      	add	r3, r2
 8006af0:	041b      	lsls	r3, r3, #16
 8006af2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	461a      	mov	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	01db      	lsls	r3, r3, #7
 8006afe:	4413      	add	r3, r2
 8006b00:	3384      	adds	r3, #132	@ 0x84
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	6812      	ldr	r2, [r2, #0]
 8006b08:	4611      	mov	r1, r2
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	01d2      	lsls	r2, r2, #7
 8006b0e:	440a      	add	r2, r1
 8006b10:	3284      	adds	r2, #132	@ 0x84
 8006b12:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006b16:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	689a      	ldr	r2, [r3, #8]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b26:	4413      	add	r3, r2
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4619      	mov	r1, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	01db      	lsls	r3, r3, #7
 8006b34:	440b      	add	r3, r1
 8006b36:	3384      	adds	r3, #132	@ 0x84
 8006b38:	4619      	mov	r1, r3
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	461a      	mov	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	01db      	lsls	r3, r3, #7
 8006b4a:	4413      	add	r3, r2
 8006b4c:	3384      	adds	r3, #132	@ 0x84
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	6812      	ldr	r2, [r2, #0]
 8006b54:	4611      	mov	r1, r2
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	01d2      	lsls	r2, r2, #7
 8006b5a:	440a      	add	r2, r1
 8006b5c:	3284      	adds	r2, #132	@ 0x84
 8006b5e:	f023 0307 	bic.w	r3, r3, #7
 8006b62:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	461a      	mov	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	01db      	lsls	r3, r3, #7
 8006b6e:	4413      	add	r3, r2
 8006b70:	3384      	adds	r3, #132	@ 0x84
 8006b72:	461a      	mov	r2, r3
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006b80:	021b      	lsls	r3, r3, #8
 8006b82:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006b8a:	041b      	lsls	r3, r3, #16
 8006b8c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	061b      	lsls	r3, r3, #24
 8006b94:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	01db      	lsls	r3, r3, #7
 8006ba0:	4413      	add	r3, r2
 8006ba2:	3384      	adds	r3, #132	@ 0x84
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	461a      	mov	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	01db      	lsls	r3, r3, #7
 8006bb0:	4413      	add	r3, r2
 8006bb2:	3384      	adds	r3, #132	@ 0x84
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4619      	mov	r1, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	01db      	lsls	r3, r3, #7
 8006bd4:	440b      	add	r3, r1
 8006bd6:	3384      	adds	r3, #132	@ 0x84
 8006bd8:	4619      	mov	r1, r3
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	461a      	mov	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	01db      	lsls	r3, r3, #7
 8006bea:	4413      	add	r3, r2
 8006bec:	3384      	adds	r3, #132	@ 0x84
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	6812      	ldr	r2, [r2, #0]
 8006bf4:	4611      	mov	r1, r2
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	01d2      	lsls	r2, r2, #7
 8006bfa:	440a      	add	r2, r1
 8006bfc:	3284      	adds	r2, #132	@ 0x84
 8006bfe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006c02:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	461a      	mov	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	01db      	lsls	r3, r3, #7
 8006c0e:	4413      	add	r3, r2
 8006c10:	3384      	adds	r3, #132	@ 0x84
 8006c12:	461a      	mov	r2, r3
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	01db      	lsls	r3, r3, #7
 8006c24:	4413      	add	r3, r2
 8006c26:	3384      	adds	r3, #132	@ 0x84
 8006c28:	69da      	ldr	r2, [r3, #28]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4619      	mov	r1, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	01db      	lsls	r3, r3, #7
 8006c34:	440b      	add	r3, r1
 8006c36:	3384      	adds	r3, #132	@ 0x84
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4b58      	ldr	r3, [pc, #352]	@ (8006d9c <LTDC_SetConfig+0x32c>)
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	69da      	ldr	r2, [r3, #28]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	68f9      	ldr	r1, [r7, #12]
 8006c4a:	6809      	ldr	r1, [r1, #0]
 8006c4c:	4608      	mov	r0, r1
 8006c4e:	6879      	ldr	r1, [r7, #4]
 8006c50:	01c9      	lsls	r1, r1, #7
 8006c52:	4401      	add	r1, r0
 8006c54:	3184      	adds	r1, #132	@ 0x84
 8006c56:	4313      	orrs	r3, r2
 8006c58:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	01db      	lsls	r3, r3, #7
 8006c64:	4413      	add	r3, r2
 8006c66:	3384      	adds	r3, #132	@ 0x84
 8006c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	01db      	lsls	r3, r3, #7
 8006c74:	4413      	add	r3, r2
 8006c76:	3384      	adds	r3, #132	@ 0x84
 8006c78:	461a      	mov	r2, r3
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	01db      	lsls	r3, r3, #7
 8006c88:	4413      	add	r3, r2
 8006c8a:	3384      	adds	r3, #132	@ 0x84
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d102      	bne.n	8006ca2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	61fb      	str	r3, [r7, #28]
 8006ca0:	e01b      	b.n	8006cda <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d102      	bne.n	8006cb0 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8006caa:	2303      	movs	r3, #3
 8006cac:	61fb      	str	r3, [r7, #28]
 8006cae:	e014      	b.n	8006cda <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	2b04      	cmp	r3, #4
 8006cb6:	d00b      	beq.n	8006cd0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d007      	beq.n	8006cd0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	d003      	beq.n	8006cd0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006ccc:	2b07      	cmp	r3, #7
 8006cce:	d102      	bne.n	8006cd6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	61fb      	str	r3, [r7, #28]
 8006cd4:	e001      	b.n	8006cda <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	01db      	lsls	r3, r3, #7
 8006ce4:	4413      	add	r3, r2
 8006ce6:	3384      	adds	r3, #132	@ 0x84
 8006ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	6812      	ldr	r2, [r2, #0]
 8006cee:	4611      	mov	r1, r2
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	01d2      	lsls	r2, r2, #7
 8006cf4:	440a      	add	r2, r1
 8006cf6:	3284      	adds	r2, #132	@ 0x84
 8006cf8:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8006cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	fb02 f303 	mul.w	r3, r2, r3
 8006d08:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	6859      	ldr	r1, [r3, #4]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	1acb      	subs	r3, r1, r3
 8006d14:	69f9      	ldr	r1, [r7, #28]
 8006d16:	fb01 f303 	mul.w	r3, r1, r3
 8006d1a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006d1c:	68f9      	ldr	r1, [r7, #12]
 8006d1e:	6809      	ldr	r1, [r1, #0]
 8006d20:	4608      	mov	r0, r1
 8006d22:	6879      	ldr	r1, [r7, #4]
 8006d24:	01c9      	lsls	r1, r1, #7
 8006d26:	4401      	add	r1, r0
 8006d28:	3184      	adds	r1, #132	@ 0x84
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	461a      	mov	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	01db      	lsls	r3, r3, #7
 8006d38:	4413      	add	r3, r2
 8006d3a:	3384      	adds	r3, #132	@ 0x84
 8006d3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4619      	mov	r1, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	01db      	lsls	r3, r3, #7
 8006d48:	440b      	add	r3, r1
 8006d4a:	3384      	adds	r3, #132	@ 0x84
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	4b14      	ldr	r3, [pc, #80]	@ (8006da0 <LTDC_SetConfig+0x330>)
 8006d50:	4013      	ands	r3, r2
 8006d52:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	01db      	lsls	r3, r3, #7
 8006d5e:	4413      	add	r3, r2
 8006d60:	3384      	adds	r3, #132	@ 0x84
 8006d62:	461a      	mov	r2, r3
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d68:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	01db      	lsls	r3, r3, #7
 8006d74:	4413      	add	r3, r2
 8006d76:	3384      	adds	r3, #132	@ 0x84
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	6812      	ldr	r2, [r2, #0]
 8006d7e:	4611      	mov	r1, r2
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	01d2      	lsls	r2, r2, #7
 8006d84:	440a      	add	r2, r1
 8006d86:	3284      	adds	r2, #132	@ 0x84
 8006d88:	f043 0301 	orr.w	r3, r3, #1
 8006d8c:	6013      	str	r3, [r2, #0]
}
 8006d8e:	bf00      	nop
 8006d90:	3724      	adds	r7, #36	@ 0x24
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	fffff8f8 	.word	0xfffff8f8
 8006da0:	fffff800 	.word	0xfffff800

08006da4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a04      	ldr	r2, [pc, #16]	@ (8006dc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006dae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006db2:	6013      	str	r3, [r2, #0]
}
 8006db4:	bf00      	nop
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	40007000 	.word	0x40007000

08006dc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006dce:	4b23      	ldr	r3, [pc, #140]	@ (8006e5c <HAL_PWREx_EnableOverDrive+0x98>)
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd2:	4a22      	ldr	r2, [pc, #136]	@ (8006e5c <HAL_PWREx_EnableOverDrive+0x98>)
 8006dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dda:	4b20      	ldr	r3, [pc, #128]	@ (8006e5c <HAL_PWREx_EnableOverDrive+0x98>)
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de2:	603b      	str	r3, [r7, #0]
 8006de4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006de6:	4b1e      	ldr	r3, [pc, #120]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a1d      	ldr	r2, [pc, #116]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006df2:	f7fc f931 	bl	8003058 <HAL_GetTick>
 8006df6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006df8:	e009      	b.n	8006e0e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006dfa:	f7fc f92d 	bl	8003058 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e08:	d901      	bls.n	8006e0e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e022      	b.n	8006e54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006e0e:	4b14      	ldr	r3, [pc, #80]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e1a:	d1ee      	bne.n	8006dfa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006e1c:	4b10      	ldr	r3, [pc, #64]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a0f      	ldr	r2, [pc, #60]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006e22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e26:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e28:	f7fc f916 	bl	8003058 <HAL_GetTick>
 8006e2c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006e2e:	e009      	b.n	8006e44 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006e30:	f7fc f912 	bl	8003058 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e3e:	d901      	bls.n	8006e44 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e007      	b.n	8006e54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006e44:	4b06      	ldr	r3, [pc, #24]	@ (8006e60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e50:	d1ee      	bne.n	8006e30 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	40023800 	.word	0x40023800
 8006e60:	40007000 	.word	0x40007000

08006e64 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af02      	add	r7, sp, #8
 8006e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006e6c:	f7fc f8f4 	bl	8003058 <HAL_GetTick>
 8006e70:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e067      	b.n	8006f4c <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d10b      	bne.n	8006ea0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f7fb f9ed 	bl	8002270 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006e96:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f85e 	bl	8006f5c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	021a      	lsls	r2, r3, #8
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ebe:	9300      	str	r3, [sp, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	2120      	movs	r1, #32
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f856 	bl	8006f78 <QSPI_WaitFlagStateUntilTimeout>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006ed0:	7afb      	ldrb	r3, [r7, #11]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d135      	bne.n	8006f42 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	4b1d      	ldr	r3, [pc, #116]	@ (8006f54 <HAL_QSPI_Init+0xf0>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	6852      	ldr	r2, [r2, #4]
 8006ee4:	0611      	lsls	r1, r2, #24
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68d2      	ldr	r2, [r2, #12]
 8006eea:	4311      	orrs	r1, r2
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	69d2      	ldr	r2, [r2, #28]
 8006ef0:	4311      	orrs	r1, r2
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	6a12      	ldr	r2, [r2, #32]
 8006ef6:	4311      	orrs	r1, r2
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	6812      	ldr	r2, [r2, #0]
 8006efc:	430b      	orrs	r3, r1
 8006efe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4b14      	ldr	r3, [pc, #80]	@ (8006f58 <HAL_QSPI_Init+0xf4>)
 8006f08:	4013      	ands	r3, r2
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	6912      	ldr	r2, [r2, #16]
 8006f0e:	0411      	lsls	r1, r2, #16
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	6952      	ldr	r2, [r2, #20]
 8006f14:	4311      	orrs	r1, r2
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	6992      	ldr	r2, [r2, #24]
 8006f1a:	4311      	orrs	r1, r2
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	6812      	ldr	r2, [r2, #0]
 8006f20:	430b      	orrs	r3, r1
 8006f22:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f042 0201 	orr.w	r2, r2, #1
 8006f32:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8006f4a:	7afb      	ldrb	r3, [r7, #11]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	00ffff2f 	.word	0x00ffff2f
 8006f58:	ffe0f8fe 	.word	0xffe0f8fe

08006f5c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	603b      	str	r3, [r7, #0]
 8006f84:	4613      	mov	r3, r2
 8006f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006f88:	e01a      	b.n	8006fc0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f90:	d016      	beq.n	8006fc0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f92:	f7fc f861 	bl	8003058 <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d302      	bcc.n	8006fa8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10b      	bne.n	8006fc0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2204      	movs	r2, #4
 8006fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb4:	f043 0201 	orr.w	r2, r3, #1
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e00e      	b.n	8006fde <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	689a      	ldr	r2, [r3, #8]
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	bf14      	ite	ne
 8006fce:	2301      	movne	r3, #1
 8006fd0:	2300      	moveq	r3, #0
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	79fb      	ldrb	r3, [r7, #7]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d1d6      	bne.n	8006f8a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
	...

08006fe8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e291      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 8087 	beq.w	800711a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800700c:	4b96      	ldr	r3, [pc, #600]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 030c 	and.w	r3, r3, #12
 8007014:	2b04      	cmp	r3, #4
 8007016:	d00c      	beq.n	8007032 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007018:	4b93      	ldr	r3, [pc, #588]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	f003 030c 	and.w	r3, r3, #12
 8007020:	2b08      	cmp	r3, #8
 8007022:	d112      	bne.n	800704a <HAL_RCC_OscConfig+0x62>
 8007024:	4b90      	ldr	r3, [pc, #576]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800702c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007030:	d10b      	bne.n	800704a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007032:	4b8d      	ldr	r3, [pc, #564]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d06c      	beq.n	8007118 <HAL_RCC_OscConfig+0x130>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d168      	bne.n	8007118 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e26b      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007052:	d106      	bne.n	8007062 <HAL_RCC_OscConfig+0x7a>
 8007054:	4b84      	ldr	r3, [pc, #528]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a83      	ldr	r2, [pc, #524]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800705a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	e02e      	b.n	80070c0 <HAL_RCC_OscConfig+0xd8>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10c      	bne.n	8007084 <HAL_RCC_OscConfig+0x9c>
 800706a:	4b7f      	ldr	r3, [pc, #508]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a7e      	ldr	r2, [pc, #504]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	4b7c      	ldr	r3, [pc, #496]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a7b      	ldr	r2, [pc, #492]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800707c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	e01d      	b.n	80070c0 <HAL_RCC_OscConfig+0xd8>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800708c:	d10c      	bne.n	80070a8 <HAL_RCC_OscConfig+0xc0>
 800708e:	4b76      	ldr	r3, [pc, #472]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a75      	ldr	r2, [pc, #468]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007094:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007098:	6013      	str	r3, [r2, #0]
 800709a:	4b73      	ldr	r3, [pc, #460]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a72      	ldr	r2, [pc, #456]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	e00b      	b.n	80070c0 <HAL_RCC_OscConfig+0xd8>
 80070a8:	4b6f      	ldr	r3, [pc, #444]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a6e      	ldr	r2, [pc, #440]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070b2:	6013      	str	r3, [r2, #0]
 80070b4:	4b6c      	ldr	r3, [pc, #432]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a6b      	ldr	r2, [pc, #428]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d013      	beq.n	80070f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fb ffc6 	bl	8003058 <HAL_GetTick>
 80070cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070d0:	f7fb ffc2 	bl	8003058 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b64      	cmp	r3, #100	@ 0x64
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e21f      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070e2:	4b61      	ldr	r3, [pc, #388]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d0f0      	beq.n	80070d0 <HAL_RCC_OscConfig+0xe8>
 80070ee:	e014      	b.n	800711a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070f0:	f7fb ffb2 	bl	8003058 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070f8:	f7fb ffae 	bl	8003058 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b64      	cmp	r3, #100	@ 0x64
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e20b      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800710a:	4b57      	ldr	r3, [pc, #348]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1f0      	bne.n	80070f8 <HAL_RCC_OscConfig+0x110>
 8007116:	e000      	b.n	800711a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0302 	and.w	r3, r3, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d069      	beq.n	80071fa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007126:	4b50      	ldr	r3, [pc, #320]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f003 030c 	and.w	r3, r3, #12
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00b      	beq.n	800714a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007132:	4b4d      	ldr	r3, [pc, #308]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f003 030c 	and.w	r3, r3, #12
 800713a:	2b08      	cmp	r3, #8
 800713c:	d11c      	bne.n	8007178 <HAL_RCC_OscConfig+0x190>
 800713e:	4b4a      	ldr	r3, [pc, #296]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d116      	bne.n	8007178 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800714a:	4b47      	ldr	r3, [pc, #284]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0302 	and.w	r3, r3, #2
 8007152:	2b00      	cmp	r3, #0
 8007154:	d005      	beq.n	8007162 <HAL_RCC_OscConfig+0x17a>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d001      	beq.n	8007162 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e1df      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007162:	4b41      	ldr	r3, [pc, #260]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	493d      	ldr	r1, [pc, #244]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007172:	4313      	orrs	r3, r2
 8007174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007176:	e040      	b.n	80071fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d023      	beq.n	80071c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007180:	4b39      	ldr	r3, [pc, #228]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a38      	ldr	r2, [pc, #224]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007186:	f043 0301 	orr.w	r3, r3, #1
 800718a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800718c:	f7fb ff64 	bl	8003058 <HAL_GetTick>
 8007190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007192:	e008      	b.n	80071a6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007194:	f7fb ff60 	bl	8003058 <HAL_GetTick>
 8007198:	4602      	mov	r2, r0
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d901      	bls.n	80071a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e1bd      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071a6:	4b30      	ldr	r3, [pc, #192]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d0f0      	beq.n	8007194 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071b2:	4b2d      	ldr	r3, [pc, #180]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	00db      	lsls	r3, r3, #3
 80071c0:	4929      	ldr	r1, [pc, #164]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071c2:	4313      	orrs	r3, r2
 80071c4:	600b      	str	r3, [r1, #0]
 80071c6:	e018      	b.n	80071fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071c8:	4b27      	ldr	r3, [pc, #156]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a26      	ldr	r2, [pc, #152]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071ce:	f023 0301 	bic.w	r3, r3, #1
 80071d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d4:	f7fb ff40 	bl	8003058 <HAL_GetTick>
 80071d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071dc:	f7fb ff3c 	bl	8003058 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e199      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071ee:	4b1e      	ldr	r3, [pc, #120]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1f0      	bne.n	80071dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0308 	and.w	r3, r3, #8
 8007202:	2b00      	cmp	r3, #0
 8007204:	d038      	beq.n	8007278 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d019      	beq.n	8007242 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800720e:	4b16      	ldr	r3, [pc, #88]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007212:	4a15      	ldr	r2, [pc, #84]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007214:	f043 0301 	orr.w	r3, r3, #1
 8007218:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800721a:	f7fb ff1d 	bl	8003058 <HAL_GetTick>
 800721e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007220:	e008      	b.n	8007234 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007222:	f7fb ff19 	bl	8003058 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b02      	cmp	r3, #2
 800722e:	d901      	bls.n	8007234 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e176      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007234:	4b0c      	ldr	r3, [pc, #48]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d0f0      	beq.n	8007222 <HAL_RCC_OscConfig+0x23a>
 8007240:	e01a      	b.n	8007278 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007242:	4b09      	ldr	r3, [pc, #36]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007246:	4a08      	ldr	r2, [pc, #32]	@ (8007268 <HAL_RCC_OscConfig+0x280>)
 8007248:	f023 0301 	bic.w	r3, r3, #1
 800724c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724e:	f7fb ff03 	bl	8003058 <HAL_GetTick>
 8007252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007254:	e00a      	b.n	800726c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007256:	f7fb feff 	bl	8003058 <HAL_GetTick>
 800725a:	4602      	mov	r2, r0
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	2b02      	cmp	r3, #2
 8007262:	d903      	bls.n	800726c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e15c      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
 8007268:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800726c:	4b91      	ldr	r3, [pc, #580]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800726e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1ee      	bne.n	8007256 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 80a4 	beq.w	80073ce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007286:	4b8b      	ldr	r3, [pc, #556]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800728e:	2b00      	cmp	r3, #0
 8007290:	d10d      	bne.n	80072ae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007292:	4b88      	ldr	r3, [pc, #544]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007296:	4a87      	ldr	r2, [pc, #540]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800729c:	6413      	str	r3, [r2, #64]	@ 0x40
 800729e:	4b85      	ldr	r3, [pc, #532]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80072a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072a6:	60bb      	str	r3, [r7, #8]
 80072a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072aa:	2301      	movs	r3, #1
 80072ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072ae:	4b82      	ldr	r3, [pc, #520]	@ (80074b8 <HAL_RCC_OscConfig+0x4d0>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d118      	bne.n	80072ec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80072ba:	4b7f      	ldr	r3, [pc, #508]	@ (80074b8 <HAL_RCC_OscConfig+0x4d0>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a7e      	ldr	r2, [pc, #504]	@ (80074b8 <HAL_RCC_OscConfig+0x4d0>)
 80072c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072c6:	f7fb fec7 	bl	8003058 <HAL_GetTick>
 80072ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072cc:	e008      	b.n	80072e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ce:	f7fb fec3 	bl	8003058 <HAL_GetTick>
 80072d2:	4602      	mov	r2, r0
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	2b64      	cmp	r3, #100	@ 0x64
 80072da:	d901      	bls.n	80072e0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e120      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072e0:	4b75      	ldr	r3, [pc, #468]	@ (80074b8 <HAL_RCC_OscConfig+0x4d0>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d0f0      	beq.n	80072ce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d106      	bne.n	8007302 <HAL_RCC_OscConfig+0x31a>
 80072f4:	4b6f      	ldr	r3, [pc, #444]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80072f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f8:	4a6e      	ldr	r2, [pc, #440]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80072fa:	f043 0301 	orr.w	r3, r3, #1
 80072fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007300:	e02d      	b.n	800735e <HAL_RCC_OscConfig+0x376>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10c      	bne.n	8007324 <HAL_RCC_OscConfig+0x33c>
 800730a:	4b6a      	ldr	r3, [pc, #424]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800730c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800730e:	4a69      	ldr	r2, [pc, #420]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007310:	f023 0301 	bic.w	r3, r3, #1
 8007314:	6713      	str	r3, [r2, #112]	@ 0x70
 8007316:	4b67      	ldr	r3, [pc, #412]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800731a:	4a66      	ldr	r2, [pc, #408]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800731c:	f023 0304 	bic.w	r3, r3, #4
 8007320:	6713      	str	r3, [r2, #112]	@ 0x70
 8007322:	e01c      	b.n	800735e <HAL_RCC_OscConfig+0x376>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2b05      	cmp	r3, #5
 800732a:	d10c      	bne.n	8007346 <HAL_RCC_OscConfig+0x35e>
 800732c:	4b61      	ldr	r3, [pc, #388]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800732e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007330:	4a60      	ldr	r2, [pc, #384]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007332:	f043 0304 	orr.w	r3, r3, #4
 8007336:	6713      	str	r3, [r2, #112]	@ 0x70
 8007338:	4b5e      	ldr	r3, [pc, #376]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800733a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800733c:	4a5d      	ldr	r2, [pc, #372]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	6713      	str	r3, [r2, #112]	@ 0x70
 8007344:	e00b      	b.n	800735e <HAL_RCC_OscConfig+0x376>
 8007346:	4b5b      	ldr	r3, [pc, #364]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800734a:	4a5a      	ldr	r2, [pc, #360]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800734c:	f023 0301 	bic.w	r3, r3, #1
 8007350:	6713      	str	r3, [r2, #112]	@ 0x70
 8007352:	4b58      	ldr	r3, [pc, #352]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007356:	4a57      	ldr	r2, [pc, #348]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007358:	f023 0304 	bic.w	r3, r3, #4
 800735c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d015      	beq.n	8007392 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007366:	f7fb fe77 	bl	8003058 <HAL_GetTick>
 800736a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800736c:	e00a      	b.n	8007384 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736e:	f7fb fe73 	bl	8003058 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800737c:	4293      	cmp	r3, r2
 800737e:	d901      	bls.n	8007384 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e0ce      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007384:	4b4b      	ldr	r3, [pc, #300]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	d0ee      	beq.n	800736e <HAL_RCC_OscConfig+0x386>
 8007390:	e014      	b.n	80073bc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007392:	f7fb fe61 	bl	8003058 <HAL_GetTick>
 8007396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007398:	e00a      	b.n	80073b0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800739a:	f7fb fe5d 	bl	8003058 <HAL_GetTick>
 800739e:	4602      	mov	r2, r0
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d901      	bls.n	80073b0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e0b8      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073b0:	4b40      	ldr	r3, [pc, #256]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073b4:	f003 0302 	and.w	r3, r3, #2
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1ee      	bne.n	800739a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80073bc:	7dfb      	ldrb	r3, [r7, #23]
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d105      	bne.n	80073ce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073c2:	4b3c      	ldr	r3, [pc, #240]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c6:	4a3b      	ldr	r2, [pc, #236]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073cc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f000 80a4 	beq.w	8007520 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073d8:	4b36      	ldr	r3, [pc, #216]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	f003 030c 	and.w	r3, r3, #12
 80073e0:	2b08      	cmp	r3, #8
 80073e2:	d06b      	beq.n	80074bc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d149      	bne.n	8007480 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073ec:	4b31      	ldr	r3, [pc, #196]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a30      	ldr	r2, [pc, #192]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80073f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073f8:	f7fb fe2e 	bl	8003058 <HAL_GetTick>
 80073fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073fe:	e008      	b.n	8007412 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007400:	f7fb fe2a 	bl	8003058 <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	2b02      	cmp	r3, #2
 800740c:	d901      	bls.n	8007412 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e087      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007412:	4b28      	ldr	r3, [pc, #160]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d1f0      	bne.n	8007400 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	69da      	ldr	r2, [r3, #28]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a1b      	ldr	r3, [r3, #32]
 8007426:	431a      	orrs	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	019b      	lsls	r3, r3, #6
 800742e:	431a      	orrs	r2, r3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007434:	085b      	lsrs	r3, r3, #1
 8007436:	3b01      	subs	r3, #1
 8007438:	041b      	lsls	r3, r3, #16
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007440:	061b      	lsls	r3, r3, #24
 8007442:	4313      	orrs	r3, r2
 8007444:	4a1b      	ldr	r2, [pc, #108]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007446:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800744a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800744c:	4b19      	ldr	r3, [pc, #100]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a18      	ldr	r2, [pc, #96]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007458:	f7fb fdfe 	bl	8003058 <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800745e:	e008      	b.n	8007472 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007460:	f7fb fdfa 	bl	8003058 <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b02      	cmp	r3, #2
 800746c:	d901      	bls.n	8007472 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e057      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007472:	4b10      	ldr	r3, [pc, #64]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d0f0      	beq.n	8007460 <HAL_RCC_OscConfig+0x478>
 800747e:	e04f      	b.n	8007520 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007480:	4b0c      	ldr	r3, [pc, #48]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a0b      	ldr	r2, [pc, #44]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007486:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800748a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748c:	f7fb fde4 	bl	8003058 <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007492:	e008      	b.n	80074a6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007494:	f7fb fde0 	bl	8003058 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d901      	bls.n	80074a6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e03d      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074a6:	4b03      	ldr	r3, [pc, #12]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1f0      	bne.n	8007494 <HAL_RCC_OscConfig+0x4ac>
 80074b2:	e035      	b.n	8007520 <HAL_RCC_OscConfig+0x538>
 80074b4:	40023800 	.word	0x40023800
 80074b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80074bc:	4b1b      	ldr	r3, [pc, #108]	@ (800752c <HAL_RCC_OscConfig+0x544>)
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d028      	beq.n	800751c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d121      	bne.n	800751c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d11a      	bne.n	800751c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80074ec:	4013      	ands	r3, r2
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80074f2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d111      	bne.n	800751c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007502:	085b      	lsrs	r3, r3, #1
 8007504:	3b01      	subs	r3, #1
 8007506:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007508:	429a      	cmp	r2, r3
 800750a:	d107      	bne.n	800751c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007516:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007518:	429a      	cmp	r2, r3
 800751a:	d001      	beq.n	8007520 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e000      	b.n	8007522 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3718      	adds	r7, #24
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	40023800 	.word	0x40023800

08007530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0d0      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007548:	4b6a      	ldr	r3, [pc, #424]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 030f 	and.w	r3, r3, #15
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	429a      	cmp	r2, r3
 8007554:	d910      	bls.n	8007578 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007556:	4b67      	ldr	r3, [pc, #412]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f023 020f 	bic.w	r2, r3, #15
 800755e:	4965      	ldr	r1, [pc, #404]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	4313      	orrs	r3, r2
 8007564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007566:	4b63      	ldr	r3, [pc, #396]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 030f 	and.w	r3, r3, #15
 800756e:	683a      	ldr	r2, [r7, #0]
 8007570:	429a      	cmp	r2, r3
 8007572:	d001      	beq.n	8007578 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e0b8      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d020      	beq.n	80075c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0304 	and.w	r3, r3, #4
 800758c:	2b00      	cmp	r3, #0
 800758e:	d005      	beq.n	800759c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007590:	4b59      	ldr	r3, [pc, #356]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	4a58      	ldr	r2, [pc, #352]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007596:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800759a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0308 	and.w	r3, r3, #8
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d005      	beq.n	80075b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075a8:	4b53      	ldr	r3, [pc, #332]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	4a52      	ldr	r2, [pc, #328]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80075b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075b4:	4b50      	ldr	r3, [pc, #320]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	494d      	ldr	r1, [pc, #308]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0301 	and.w	r3, r3, #1
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d040      	beq.n	8007654 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d107      	bne.n	80075ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075da:	4b47      	ldr	r3, [pc, #284]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d115      	bne.n	8007612 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e07f      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d107      	bne.n	8007602 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075f2:	4b41      	ldr	r3, [pc, #260]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d109      	bne.n	8007612 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e073      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007602:	4b3d      	ldr	r3, [pc, #244]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 0302 	and.w	r3, r3, #2
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e06b      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007612:	4b39      	ldr	r3, [pc, #228]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f023 0203 	bic.w	r2, r3, #3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	4936      	ldr	r1, [pc, #216]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007620:	4313      	orrs	r3, r2
 8007622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007624:	f7fb fd18 	bl	8003058 <HAL_GetTick>
 8007628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800762a:	e00a      	b.n	8007642 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800762c:	f7fb fd14 	bl	8003058 <HAL_GetTick>
 8007630:	4602      	mov	r2, r0
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800763a:	4293      	cmp	r3, r2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e053      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007642:	4b2d      	ldr	r3, [pc, #180]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f003 020c 	and.w	r2, r3, #12
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	429a      	cmp	r2, r3
 8007652:	d1eb      	bne.n	800762c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007654:	4b27      	ldr	r3, [pc, #156]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 030f 	and.w	r3, r3, #15
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	429a      	cmp	r2, r3
 8007660:	d210      	bcs.n	8007684 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007662:	4b24      	ldr	r3, [pc, #144]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f023 020f 	bic.w	r2, r3, #15
 800766a:	4922      	ldr	r1, [pc, #136]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	4313      	orrs	r3, r2
 8007670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007672:	4b20      	ldr	r3, [pc, #128]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 030f 	and.w	r3, r3, #15
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	429a      	cmp	r2, r3
 800767e:	d001      	beq.n	8007684 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	e032      	b.n	80076ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 0304 	and.w	r3, r3, #4
 800768c:	2b00      	cmp	r3, #0
 800768e:	d008      	beq.n	80076a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007690:	4b19      	ldr	r3, [pc, #100]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	4916      	ldr	r1, [pc, #88]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 0308 	and.w	r3, r3, #8
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d009      	beq.n	80076c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80076ae:	4b12      	ldr	r3, [pc, #72]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	00db      	lsls	r3, r3, #3
 80076bc:	490e      	ldr	r1, [pc, #56]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80076c2:	f000 f821 	bl	8007708 <HAL_RCC_GetSysClockFreq>
 80076c6:	4602      	mov	r2, r0
 80076c8:	4b0b      	ldr	r3, [pc, #44]	@ (80076f8 <HAL_RCC_ClockConfig+0x1c8>)
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	091b      	lsrs	r3, r3, #4
 80076ce:	f003 030f 	and.w	r3, r3, #15
 80076d2:	490a      	ldr	r1, [pc, #40]	@ (80076fc <HAL_RCC_ClockConfig+0x1cc>)
 80076d4:	5ccb      	ldrb	r3, [r1, r3]
 80076d6:	fa22 f303 	lsr.w	r3, r2, r3
 80076da:	4a09      	ldr	r2, [pc, #36]	@ (8007700 <HAL_RCC_ClockConfig+0x1d0>)
 80076dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80076de:	4b09      	ldr	r3, [pc, #36]	@ (8007704 <HAL_RCC_ClockConfig+0x1d4>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fb fb6c 	bl	8002dc0 <HAL_InitTick>

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	40023c00 	.word	0x40023c00
 80076f8:	40023800 	.word	0x40023800
 80076fc:	08013a28 	.word	0x08013a28
 8007700:	20000000 	.word	0x20000000
 8007704:	20000004 	.word	0x20000004

08007708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800770c:	b090      	sub	sp, #64	@ 0x40
 800770e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007710:	2300      	movs	r3, #0
 8007712:	637b      	str	r3, [r7, #52]	@ 0x34
 8007714:	2300      	movs	r3, #0
 8007716:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007718:	2300      	movs	r3, #0
 800771a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800771c:	2300      	movs	r3, #0
 800771e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007720:	4b59      	ldr	r3, [pc, #356]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f003 030c 	and.w	r3, r3, #12
 8007728:	2b08      	cmp	r3, #8
 800772a:	d00d      	beq.n	8007748 <HAL_RCC_GetSysClockFreq+0x40>
 800772c:	2b08      	cmp	r3, #8
 800772e:	f200 80a1 	bhi.w	8007874 <HAL_RCC_GetSysClockFreq+0x16c>
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <HAL_RCC_GetSysClockFreq+0x34>
 8007736:	2b04      	cmp	r3, #4
 8007738:	d003      	beq.n	8007742 <HAL_RCC_GetSysClockFreq+0x3a>
 800773a:	e09b      	b.n	8007874 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800773c:	4b53      	ldr	r3, [pc, #332]	@ (800788c <HAL_RCC_GetSysClockFreq+0x184>)
 800773e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007740:	e09b      	b.n	800787a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007742:	4b53      	ldr	r3, [pc, #332]	@ (8007890 <HAL_RCC_GetSysClockFreq+0x188>)
 8007744:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007746:	e098      	b.n	800787a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007748:	4b4f      	ldr	r3, [pc, #316]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007750:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007752:	4b4d      	ldr	r3, [pc, #308]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d028      	beq.n	80077b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800775e:	4b4a      	ldr	r3, [pc, #296]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	099b      	lsrs	r3, r3, #6
 8007764:	2200      	movs	r2, #0
 8007766:	623b      	str	r3, [r7, #32]
 8007768:	627a      	str	r2, [r7, #36]	@ 0x24
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007770:	2100      	movs	r1, #0
 8007772:	4b47      	ldr	r3, [pc, #284]	@ (8007890 <HAL_RCC_GetSysClockFreq+0x188>)
 8007774:	fb03 f201 	mul.w	r2, r3, r1
 8007778:	2300      	movs	r3, #0
 800777a:	fb00 f303 	mul.w	r3, r0, r3
 800777e:	4413      	add	r3, r2
 8007780:	4a43      	ldr	r2, [pc, #268]	@ (8007890 <HAL_RCC_GetSysClockFreq+0x188>)
 8007782:	fba0 1202 	umull	r1, r2, r0, r2
 8007786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007788:	460a      	mov	r2, r1
 800778a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800778c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800778e:	4413      	add	r3, r2
 8007790:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007794:	2200      	movs	r2, #0
 8007796:	61bb      	str	r3, [r7, #24]
 8007798:	61fa      	str	r2, [r7, #28]
 800779a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800779e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80077a2:	f7f8 fd3d 	bl	8000220 <__aeabi_uldivmod>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	4613      	mov	r3, r2
 80077ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077ae:	e053      	b.n	8007858 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077b0:	4b35      	ldr	r3, [pc, #212]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	099b      	lsrs	r3, r3, #6
 80077b6:	2200      	movs	r2, #0
 80077b8:	613b      	str	r3, [r7, #16]
 80077ba:	617a      	str	r2, [r7, #20]
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80077c2:	f04f 0b00 	mov.w	fp, #0
 80077c6:	4652      	mov	r2, sl
 80077c8:	465b      	mov	r3, fp
 80077ca:	f04f 0000 	mov.w	r0, #0
 80077ce:	f04f 0100 	mov.w	r1, #0
 80077d2:	0159      	lsls	r1, r3, #5
 80077d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077d8:	0150      	lsls	r0, r2, #5
 80077da:	4602      	mov	r2, r0
 80077dc:	460b      	mov	r3, r1
 80077de:	ebb2 080a 	subs.w	r8, r2, sl
 80077e2:	eb63 090b 	sbc.w	r9, r3, fp
 80077e6:	f04f 0200 	mov.w	r2, #0
 80077ea:	f04f 0300 	mov.w	r3, #0
 80077ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80077f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80077f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80077fa:	ebb2 0408 	subs.w	r4, r2, r8
 80077fe:	eb63 0509 	sbc.w	r5, r3, r9
 8007802:	f04f 0200 	mov.w	r2, #0
 8007806:	f04f 0300 	mov.w	r3, #0
 800780a:	00eb      	lsls	r3, r5, #3
 800780c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007810:	00e2      	lsls	r2, r4, #3
 8007812:	4614      	mov	r4, r2
 8007814:	461d      	mov	r5, r3
 8007816:	eb14 030a 	adds.w	r3, r4, sl
 800781a:	603b      	str	r3, [r7, #0]
 800781c:	eb45 030b 	adc.w	r3, r5, fp
 8007820:	607b      	str	r3, [r7, #4]
 8007822:	f04f 0200 	mov.w	r2, #0
 8007826:	f04f 0300 	mov.w	r3, #0
 800782a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800782e:	4629      	mov	r1, r5
 8007830:	028b      	lsls	r3, r1, #10
 8007832:	4621      	mov	r1, r4
 8007834:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007838:	4621      	mov	r1, r4
 800783a:	028a      	lsls	r2, r1, #10
 800783c:	4610      	mov	r0, r2
 800783e:	4619      	mov	r1, r3
 8007840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007842:	2200      	movs	r2, #0
 8007844:	60bb      	str	r3, [r7, #8]
 8007846:	60fa      	str	r2, [r7, #12]
 8007848:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800784c:	f7f8 fce8 	bl	8000220 <__aeabi_uldivmod>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	4613      	mov	r3, r2
 8007856:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007858:	4b0b      	ldr	r3, [pc, #44]	@ (8007888 <HAL_RCC_GetSysClockFreq+0x180>)
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	0c1b      	lsrs	r3, r3, #16
 800785e:	f003 0303 	and.w	r3, r3, #3
 8007862:	3301      	adds	r3, #1
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007868:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007870:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007872:	e002      	b.n	800787a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007874:	4b05      	ldr	r3, [pc, #20]	@ (800788c <HAL_RCC_GetSysClockFreq+0x184>)
 8007876:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800787a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800787c:	4618      	mov	r0, r3
 800787e:	3740      	adds	r7, #64	@ 0x40
 8007880:	46bd      	mov	sp, r7
 8007882:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007886:	bf00      	nop
 8007888:	40023800 	.word	0x40023800
 800788c:	00f42400 	.word	0x00f42400
 8007890:	017d7840 	.word	0x017d7840

08007894 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007894:	b480      	push	{r7}
 8007896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007898:	4b03      	ldr	r3, [pc, #12]	@ (80078a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800789a:	681b      	ldr	r3, [r3, #0]
}
 800789c:	4618      	mov	r0, r3
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	20000000 	.word	0x20000000

080078ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80078b0:	f7ff fff0 	bl	8007894 <HAL_RCC_GetHCLKFreq>
 80078b4:	4602      	mov	r2, r0
 80078b6:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	0a9b      	lsrs	r3, r3, #10
 80078bc:	f003 0307 	and.w	r3, r3, #7
 80078c0:	4903      	ldr	r1, [pc, #12]	@ (80078d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078c2:	5ccb      	ldrb	r3, [r1, r3]
 80078c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	40023800 	.word	0x40023800
 80078d0:	08013a38 	.word	0x08013a38

080078d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80078d8:	f7ff ffdc 	bl	8007894 <HAL_RCC_GetHCLKFreq>
 80078dc:	4602      	mov	r2, r0
 80078de:	4b05      	ldr	r3, [pc, #20]	@ (80078f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	0b5b      	lsrs	r3, r3, #13
 80078e4:	f003 0307 	and.w	r3, r3, #7
 80078e8:	4903      	ldr	r1, [pc, #12]	@ (80078f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078ea:	5ccb      	ldrb	r3, [r1, r3]
 80078ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	40023800 	.word	0x40023800
 80078f8:	08013a38 	.word	0x08013a38

080078fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	220f      	movs	r2, #15
 800790a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800790c:	4b12      	ldr	r3, [pc, #72]	@ (8007958 <HAL_RCC_GetClockConfig+0x5c>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f003 0203 	and.w	r2, r3, #3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007918:	4b0f      	ldr	r3, [pc, #60]	@ (8007958 <HAL_RCC_GetClockConfig+0x5c>)
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007924:	4b0c      	ldr	r3, [pc, #48]	@ (8007958 <HAL_RCC_GetClockConfig+0x5c>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007930:	4b09      	ldr	r3, [pc, #36]	@ (8007958 <HAL_RCC_GetClockConfig+0x5c>)
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	08db      	lsrs	r3, r3, #3
 8007936:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800793e:	4b07      	ldr	r3, [pc, #28]	@ (800795c <HAL_RCC_GetClockConfig+0x60>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 020f 	and.w	r2, r3, #15
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	601a      	str	r2, [r3, #0]
}
 800794a:	bf00      	nop
 800794c:	370c      	adds	r7, #12
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	40023800 	.word	0x40023800
 800795c:	40023c00 	.word	0x40023c00

08007960 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b088      	sub	sp, #32
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800796c:	2300      	movs	r3, #0
 800796e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007974:	2300      	movs	r3, #0
 8007976:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007978:	2300      	movs	r3, #0
 800797a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d012      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007988:	4b69      	ldr	r3, [pc, #420]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	4a68      	ldr	r2, [pc, #416]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800798e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007992:	6093      	str	r3, [r2, #8]
 8007994:	4b66      	ldr	r3, [pc, #408]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800799c:	4964      	ldr	r1, [pc, #400]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d101      	bne.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80079aa:	2301      	movs	r3, #1
 80079ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d017      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80079ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079c0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c8:	4959      	ldr	r1, [pc, #356]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079d8:	d101      	bne.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80079da:	2301      	movs	r3, #1
 80079dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80079e6:	2301      	movs	r3, #1
 80079e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d017      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80079f6:	4b4e      	ldr	r3, [pc, #312]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a04:	494a      	ldr	r1, [pc, #296]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a14:	d101      	bne.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007a16:	2301      	movs	r3, #1
 8007a18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007a22:	2301      	movs	r3, #1
 8007a24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d001      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007a32:	2301      	movs	r3, #1
 8007a34:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 808b 	beq.w	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a44:	4b3a      	ldr	r3, [pc, #232]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a48:	4a39      	ldr	r2, [pc, #228]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007a50:	4b37      	ldr	r3, [pc, #220]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a58:	60bb      	str	r3, [r7, #8]
 8007a5a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007a5c:	4b35      	ldr	r3, [pc, #212]	@ (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a34      	ldr	r2, [pc, #208]	@ (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007a62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a68:	f7fb faf6 	bl	8003058 <HAL_GetTick>
 8007a6c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007a6e:	e008      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a70:	f7fb faf2 	bl	8003058 <HAL_GetTick>
 8007a74:	4602      	mov	r2, r0
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	2b64      	cmp	r3, #100	@ 0x64
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e357      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007a82:	4b2c      	ldr	r3, [pc, #176]	@ (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d0f0      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a8e:	4b28      	ldr	r3, [pc, #160]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a96:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d035      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d02e      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007aac:	4b20      	ldr	r3, [pc, #128]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ab0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ab4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aba:	4a1d      	ldr	r2, [pc, #116]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ac0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007acc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007ace:	4a18      	ldr	r2, [pc, #96]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007ad4:	4b16      	ldr	r3, [pc, #88]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad8:	f003 0301 	and.w	r3, r3, #1
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d114      	bne.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ae0:	f7fb faba 	bl	8003058 <HAL_GetTick>
 8007ae4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ae6:	e00a      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ae8:	f7fb fab6 	bl	8003058 <HAL_GetTick>
 8007aec:	4602      	mov	r2, r0
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d901      	bls.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e319      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007afe:	4b0c      	ldr	r3, [pc, #48]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b02:	f003 0302 	and.w	r3, r3, #2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d0ee      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b16:	d111      	bne.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007b18:	4b05      	ldr	r3, [pc, #20]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007b24:	4b04      	ldr	r3, [pc, #16]	@ (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007b26:	400b      	ands	r3, r1
 8007b28:	4901      	ldr	r1, [pc, #4]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	608b      	str	r3, [r1, #8]
 8007b2e:	e00b      	b.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007b30:	40023800 	.word	0x40023800
 8007b34:	40007000 	.word	0x40007000
 8007b38:	0ffffcff 	.word	0x0ffffcff
 8007b3c:	4baa      	ldr	r3, [pc, #680]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	4aa9      	ldr	r2, [pc, #676]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b42:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007b46:	6093      	str	r3, [r2, #8]
 8007b48:	4ba7      	ldr	r3, [pc, #668]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b54:	49a4      	ldr	r1, [pc, #656]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0310 	and.w	r3, r3, #16
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d010      	beq.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b66:	4ba0      	ldr	r3, [pc, #640]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b6c:	4a9e      	ldr	r2, [pc, #632]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007b76:	4b9c      	ldr	r3, [pc, #624]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b78:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b80:	4999      	ldr	r1, [pc, #612]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d00a      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007b94:	4b94      	ldr	r3, [pc, #592]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b9a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ba2:	4991      	ldr	r1, [pc, #580]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00a      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007bb6:	4b8c      	ldr	r3, [pc, #560]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bbc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bc4:	4988      	ldr	r1, [pc, #544]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00a      	beq.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007bd8:	4b83      	ldr	r3, [pc, #524]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007be6:	4980      	ldr	r1, [pc, #512]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007be8:	4313      	orrs	r3, r2
 8007bea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00a      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007bfa:	4b7b      	ldr	r3, [pc, #492]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c00:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c08:	4977      	ldr	r1, [pc, #476]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00a      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c1c:	4b72      	ldr	r3, [pc, #456]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c22:	f023 0203 	bic.w	r2, r3, #3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c2a:	496f      	ldr	r1, [pc, #444]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c44:	f023 020c 	bic.w	r2, r3, #12
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c4c:	4966      	ldr	r1, [pc, #408]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00a      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c60:	4b61      	ldr	r3, [pc, #388]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c66:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c6e:	495e      	ldr	r1, [pc, #376]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00a      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c82:	4b59      	ldr	r3, [pc, #356]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c88:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c90:	4955      	ldr	r1, [pc, #340]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007ca4:	4b50      	ldr	r3, [pc, #320]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007caa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb2:	494d      	ldr	r1, [pc, #308]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00a      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007cc6:	4b48      	ldr	r3, [pc, #288]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ccc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd4:	4944      	ldr	r1, [pc, #272]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00a      	beq.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007ce8:	4b3f      	ldr	r3, [pc, #252]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cf6:	493c      	ldr	r1, [pc, #240]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00a      	beq.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007d0a:	4b37      	ldr	r3, [pc, #220]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d10:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d18:	4933      	ldr	r1, [pc, #204]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00a      	beq.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007d2c:	4b2e      	ldr	r3, [pc, #184]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d32:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d3a:	492b      	ldr	r1, [pc, #172]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d011      	beq.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007d4e:	4b26      	ldr	r3, [pc, #152]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d54:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d5c:	4922      	ldr	r1, [pc, #136]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d6c:	d101      	bne.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0308 	and.w	r3, r3, #8
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d001      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00a      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d8e:	4b16      	ldr	r3, [pc, #88]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d94:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d9c:	4912      	ldr	r1, [pc, #72]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00b      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007db0:	4b0d      	ldr	r3, [pc, #52]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dc0:	4909      	ldr	r1, [pc, #36]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d006      	beq.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f000 80d9 	beq.w	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007ddc:	4b02      	ldr	r3, [pc, #8]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a01      	ldr	r2, [pc, #4]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007de2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007de6:	e001      	b.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007de8:	40023800 	.word	0x40023800
 8007dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dee:	f7fb f933 	bl	8003058 <HAL_GetTick>
 8007df2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007df4:	e008      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007df6:	f7fb f92f 	bl	8003058 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	2b64      	cmp	r3, #100	@ 0x64
 8007e02:	d901      	bls.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e194      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e08:	4b6c      	ldr	r3, [pc, #432]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1f0      	bne.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 0301 	and.w	r3, r3, #1
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d021      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d11d      	bne.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007e28:	4b64      	ldr	r3, [pc, #400]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e2e:	0c1b      	lsrs	r3, r3, #16
 8007e30:	f003 0303 	and.w	r3, r3, #3
 8007e34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007e36:	4b61      	ldr	r3, [pc, #388]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e3c:	0e1b      	lsrs	r3, r3, #24
 8007e3e:	f003 030f 	and.w	r3, r3, #15
 8007e42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	019a      	lsls	r2, r3, #6
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	041b      	lsls	r3, r3, #16
 8007e4e:	431a      	orrs	r2, r3
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	061b      	lsls	r3, r3, #24
 8007e54:	431a      	orrs	r2, r3
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	071b      	lsls	r3, r3, #28
 8007e5c:	4957      	ldr	r1, [pc, #348]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d004      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e78:	d00a      	beq.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d02e      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e8e:	d129      	bne.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007e90:	4b4a      	ldr	r3, [pc, #296]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e96:	0c1b      	lsrs	r3, r3, #16
 8007e98:	f003 0303 	and.w	r3, r3, #3
 8007e9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e9e:	4b47      	ldr	r3, [pc, #284]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ea4:	0f1b      	lsrs	r3, r3, #28
 8007ea6:	f003 0307 	and.w	r3, r3, #7
 8007eaa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	019a      	lsls	r2, r3, #6
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	041b      	lsls	r3, r3, #16
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	061b      	lsls	r3, r3, #24
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	071b      	lsls	r3, r3, #28
 8007ec4:	493d      	ldr	r1, [pc, #244]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ece:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ed2:	f023 021f 	bic.w	r2, r3, #31
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	3b01      	subs	r3, #1
 8007edc:	4937      	ldr	r1, [pc, #220]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d01d      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007ef0:	4b32      	ldr	r3, [pc, #200]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ef6:	0e1b      	lsrs	r3, r3, #24
 8007ef8:	f003 030f 	and.w	r3, r3, #15
 8007efc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007efe:	4b2f      	ldr	r3, [pc, #188]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f04:	0f1b      	lsrs	r3, r3, #28
 8007f06:	f003 0307 	and.w	r3, r3, #7
 8007f0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	019a      	lsls	r2, r3, #6
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	041b      	lsls	r3, r3, #16
 8007f18:	431a      	orrs	r2, r3
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	061b      	lsls	r3, r3, #24
 8007f1e:	431a      	orrs	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	071b      	lsls	r3, r3, #28
 8007f24:	4925      	ldr	r1, [pc, #148]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d011      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	019a      	lsls	r2, r3, #6
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	041b      	lsls	r3, r3, #16
 8007f44:	431a      	orrs	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	061b      	lsls	r3, r3, #24
 8007f4c:	431a      	orrs	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	071b      	lsls	r3, r3, #28
 8007f54:	4919      	ldr	r1, [pc, #100]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007f5c:	4b17      	ldr	r3, [pc, #92]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a16      	ldr	r2, [pc, #88]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f62:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f68:	f7fb f876 	bl	8003058 <HAL_GetTick>
 8007f6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007f6e:	e008      	b.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007f70:	f7fb f872 	bl	8003058 <HAL_GetTick>
 8007f74:	4602      	mov	r2, r0
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	2b64      	cmp	r3, #100	@ 0x64
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e0d7      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007f82:	4b0e      	ldr	r3, [pc, #56]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d0f0      	beq.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	f040 80cd 	bne.w	8008130 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007f96:	4b09      	ldr	r3, [pc, #36]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a08      	ldr	r2, [pc, #32]	@ (8007fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fa2:	f7fb f859 	bl	8003058 <HAL_GetTick>
 8007fa6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007fa8:	e00a      	b.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007faa:	f7fb f855 	bl	8003058 <HAL_GetTick>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	1ad3      	subs	r3, r2, r3
 8007fb4:	2b64      	cmp	r3, #100	@ 0x64
 8007fb6:	d903      	bls.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e0ba      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007fbc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fcc:	d0ed      	beq.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d003      	beq.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d009      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d02e      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d12a      	bne.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007ff6:	4b51      	ldr	r3, [pc, #324]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ffc:	0c1b      	lsrs	r3, r3, #16
 8007ffe:	f003 0303 	and.w	r3, r3, #3
 8008002:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008004:	4b4d      	ldr	r3, [pc, #308]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800800a:	0f1b      	lsrs	r3, r3, #28
 800800c:	f003 0307 	and.w	r3, r3, #7
 8008010:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	695b      	ldr	r3, [r3, #20]
 8008016:	019a      	lsls	r2, r3, #6
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	041b      	lsls	r3, r3, #16
 800801c:	431a      	orrs	r2, r3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	061b      	lsls	r3, r3, #24
 8008024:	431a      	orrs	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	071b      	lsls	r3, r3, #28
 800802a:	4944      	ldr	r1, [pc, #272]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800802c:	4313      	orrs	r3, r2
 800802e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008032:	4b42      	ldr	r3, [pc, #264]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008038:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	3b01      	subs	r3, #1
 8008042:	021b      	lsls	r3, r3, #8
 8008044:	493d      	ldr	r1, [pc, #244]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008046:	4313      	orrs	r3, r2
 8008048:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d022      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800805c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008060:	d11d      	bne.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008062:	4b36      	ldr	r3, [pc, #216]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008068:	0e1b      	lsrs	r3, r3, #24
 800806a:	f003 030f 	and.w	r3, r3, #15
 800806e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008070:	4b32      	ldr	r3, [pc, #200]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008076:	0f1b      	lsrs	r3, r3, #28
 8008078:	f003 0307 	and.w	r3, r3, #7
 800807c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	019a      	lsls	r2, r3, #6
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a1b      	ldr	r3, [r3, #32]
 8008088:	041b      	lsls	r3, r3, #16
 800808a:	431a      	orrs	r2, r3
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	061b      	lsls	r3, r3, #24
 8008090:	431a      	orrs	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	071b      	lsls	r3, r3, #28
 8008096:	4929      	ldr	r1, [pc, #164]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008098:	4313      	orrs	r3, r2
 800809a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0308 	and.w	r3, r3, #8
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d028      	beq.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80080aa:	4b24      	ldr	r3, [pc, #144]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080b0:	0e1b      	lsrs	r3, r3, #24
 80080b2:	f003 030f 	and.w	r3, r3, #15
 80080b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80080b8:	4b20      	ldr	r3, [pc, #128]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080be:	0c1b      	lsrs	r3, r3, #16
 80080c0:	f003 0303 	and.w	r3, r3, #3
 80080c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	019a      	lsls	r2, r3, #6
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	041b      	lsls	r3, r3, #16
 80080d0:	431a      	orrs	r2, r3
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	061b      	lsls	r3, r3, #24
 80080d6:	431a      	orrs	r2, r3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	69db      	ldr	r3, [r3, #28]
 80080dc:	071b      	lsls	r3, r3, #28
 80080de:	4917      	ldr	r1, [pc, #92]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080e0:	4313      	orrs	r3, r2
 80080e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80080e6:	4b15      	ldr	r3, [pc, #84]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	4911      	ldr	r1, [pc, #68]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80080fc:	4b0f      	ldr	r3, [pc, #60]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a0e      	ldr	r2, [pc, #56]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008106:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008108:	f7fa ffa6 	bl	8003058 <HAL_GetTick>
 800810c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800810e:	e008      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008110:	f7fa ffa2 	bl	8003058 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	2b64      	cmp	r3, #100	@ 0x64
 800811c:	d901      	bls.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e007      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008122:	4b06      	ldr	r3, [pc, #24]	@ (800813c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800812a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800812e:	d1ef      	bne.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3720      	adds	r7, #32
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	40023800 	.word	0x40023800

08008140 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008140:	b480      	push	{r7}
 8008142:	b087      	sub	sp, #28
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008148:	2300      	movs	r3, #0
 800814a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008150:	2300      	movs	r3, #0
 8008152:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008154:	2300      	movs	r3, #0
 8008156:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800815e:	f040 808d 	bne.w	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008162:	4b93      	ldr	r3, [pc, #588]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008164:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008168:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008170:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008178:	d07c      	beq.n	8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008180:	d87b      	bhi.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d004      	beq.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800818e:	d039      	beq.n	8008204 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008190:	e073      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008192:	4b87      	ldr	r3, [pc, #540]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d108      	bne.n	80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800819e:	4b84      	ldr	r3, [pc, #528]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081a6:	4a83      	ldr	r2, [pc, #524]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80081a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ac:	613b      	str	r3, [r7, #16]
 80081ae:	e007      	b.n	80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80081b0:	4b7f      	ldr	r3, [pc, #508]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081b8:	4a7f      	ldr	r2, [pc, #508]	@ (80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80081ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80081be:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80081c0:	4b7b      	ldr	r3, [pc, #492]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80081c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081c6:	0e1b      	lsrs	r3, r3, #24
 80081c8:	f003 030f 	and.w	r3, r3, #15
 80081cc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80081ce:	4b78      	ldr	r3, [pc, #480]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80081d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d4:	099b      	lsrs	r3, r3, #6
 80081d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	fb03 f202 	mul.w	r2, r3, r2
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80081e8:	4b71      	ldr	r3, [pc, #452]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80081ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081ee:	0a1b      	lsrs	r3, r3, #8
 80081f0:	f003 031f 	and.w	r3, r3, #31
 80081f4:	3301      	adds	r3, #1
 80081f6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008200:	617b      	str	r3, [r7, #20]
        break;
 8008202:	e03b      	b.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008204:	4b6a      	ldr	r3, [pc, #424]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d108      	bne.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008210:	4b67      	ldr	r3, [pc, #412]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008218:	4a66      	ldr	r2, [pc, #408]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800821a:	fbb2 f3f3 	udiv	r3, r2, r3
 800821e:	613b      	str	r3, [r7, #16]
 8008220:	e007      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008222:	4b63      	ldr	r3, [pc, #396]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800822a:	4a63      	ldr	r2, [pc, #396]	@ (80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800822c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008230:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008232:	4b5f      	ldr	r3, [pc, #380]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008238:	0e1b      	lsrs	r3, r3, #24
 800823a:	f003 030f 	and.w	r3, r3, #15
 800823e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008240:	4b5b      	ldr	r3, [pc, #364]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008246:	099b      	lsrs	r3, r3, #6
 8008248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800824c:	693a      	ldr	r2, [r7, #16]
 800824e:	fb03 f202 	mul.w	r2, r3, r2
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	fbb2 f3f3 	udiv	r3, r2, r3
 8008258:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800825a:	4b55      	ldr	r3, [pc, #340]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800825c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008260:	f003 031f 	and.w	r3, r3, #31
 8008264:	3301      	adds	r3, #1
 8008266:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008270:	617b      	str	r3, [r7, #20]
        break;
 8008272:	e003      	b.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008274:	4b51      	ldr	r3, [pc, #324]	@ (80083bc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008276:	617b      	str	r3, [r7, #20]
        break;
 8008278:	e000      	b.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800827a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008282:	f040 808d 	bne.w	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008286:	4b4a      	ldr	r3, [pc, #296]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008288:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800828c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008294:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800829c:	d07c      	beq.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80082a4:	d87b      	bhi.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d004      	beq.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082b2:	d039      	beq.n	8008328 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 80082b4:	e073      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80082b6:	4b3e      	ldr	r3, [pc, #248]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d108      	bne.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80082c2:	4b3b      	ldr	r3, [pc, #236]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80082ca:	4a3a      	ldr	r2, [pc, #232]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80082cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d0:	613b      	str	r3, [r7, #16]
 80082d2:	e007      	b.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80082d4:	4b36      	ldr	r3, [pc, #216]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80082dc:	4a36      	ldr	r2, [pc, #216]	@ (80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80082de:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80082e4:	4b32      	ldr	r3, [pc, #200]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80082e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ea:	0e1b      	lsrs	r3, r3, #24
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80082f2:	4b2f      	ldr	r3, [pc, #188]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80082f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f8:	099b      	lsrs	r3, r3, #6
 80082fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	fb03 f202 	mul.w	r2, r3, r2
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	fbb2 f3f3 	udiv	r3, r2, r3
 800830a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800830c:	4b28      	ldr	r3, [pc, #160]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800830e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008312:	0a1b      	lsrs	r3, r3, #8
 8008314:	f003 031f 	and.w	r3, r3, #31
 8008318:	3301      	adds	r3, #1
 800831a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800831c:	697a      	ldr	r2, [r7, #20]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	fbb2 f3f3 	udiv	r3, r2, r3
 8008324:	617b      	str	r3, [r7, #20]
        break;
 8008326:	e03b      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008328:	4b21      	ldr	r3, [pc, #132]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d108      	bne.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008334:	4b1e      	ldr	r3, [pc, #120]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800833c:	4a1d      	ldr	r2, [pc, #116]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800833e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008342:	613b      	str	r3, [r7, #16]
 8008344:	e007      	b.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008346:	4b1a      	ldr	r3, [pc, #104]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800834e:	4a1a      	ldr	r2, [pc, #104]	@ (80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008350:	fbb2 f3f3 	udiv	r3, r2, r3
 8008354:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008356:	4b16      	ldr	r3, [pc, #88]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008358:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800835c:	0e1b      	lsrs	r3, r3, #24
 800835e:	f003 030f 	and.w	r3, r3, #15
 8008362:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008364:	4b12      	ldr	r3, [pc, #72]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800836a:	099b      	lsrs	r3, r3, #6
 800836c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	fb03 f202 	mul.w	r2, r3, r2
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	fbb2 f3f3 	udiv	r3, r2, r3
 800837c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800837e:	4b0c      	ldr	r3, [pc, #48]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008384:	f003 031f 	and.w	r3, r3, #31
 8008388:	3301      	adds	r3, #1
 800838a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	fbb2 f3f3 	udiv	r3, r2, r3
 8008394:	617b      	str	r3, [r7, #20]
        break;
 8008396:	e003      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008398:	4b08      	ldr	r3, [pc, #32]	@ (80083bc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800839a:	617b      	str	r3, [r7, #20]
        break;
 800839c:	e000      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800839e:	bf00      	nop
      }
    }
  }

  return frequency;
 80083a0:	697b      	ldr	r3, [r7, #20]
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	371c      	adds	r7, #28
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	40023800 	.word	0x40023800
 80083b4:	00f42400 	.word	0x00f42400
 80083b8:	017d7840 	.word	0x017d7840
 80083bc:	00bb8000 	.word	0x00bb8000

080083c0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	e071      	b.n	80084ba <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	7f5b      	ldrb	r3, [r3, #29]
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d105      	bne.n	80083ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7f9 ffd2 	bl	8002390 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	f003 0310 	and.w	r3, r3, #16
 80083fc:	2b10      	cmp	r3, #16
 80083fe:	d053      	beq.n	80084a8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	22ca      	movs	r2, #202	@ 0xca
 8008406:	625a      	str	r2, [r3, #36]	@ 0x24
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2253      	movs	r2, #83	@ 0x53
 800840e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 fac9 	bl	80089a8 <RTC_EnterInitMode>
 8008416:	4603      	mov	r3, r0
 8008418:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800841a:	7bfb      	ldrb	r3, [r7, #15]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d12a      	bne.n	8008476 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	6899      	ldr	r1, [r3, #8]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	4b26      	ldr	r3, [pc, #152]	@ (80084c4 <HAL_RTC_Init+0x104>)
 800842c:	400b      	ands	r3, r1
 800842e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6899      	ldr	r1, [r3, #8]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	685a      	ldr	r2, [r3, #4]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	431a      	orrs	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	695b      	ldr	r3, [r3, #20]
 8008444:	431a      	orrs	r2, r3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	430a      	orrs	r2, r1
 800844c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	68d2      	ldr	r2, [r2, #12]
 8008456:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	6919      	ldr	r1, [r3, #16]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	041a      	lsls	r2, r3, #16
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	430a      	orrs	r2, r1
 800846a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 fad2 	bl	8008a16 <RTC_ExitInitMode>
 8008472:	4603      	mov	r3, r0
 8008474:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008476:	7bfb      	ldrb	r3, [r7, #15]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d110      	bne.n	800849e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 0208 	bic.w	r2, r2, #8
 800848a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	699a      	ldr	r2, [r3, #24]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	430a      	orrs	r2, r1
 800849c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	22ff      	movs	r2, #255	@ 0xff
 80084a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80084a6:	e001      	b.n	80084ac <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80084a8:	2300      	movs	r3, #0
 80084aa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80084ac:	7bfb      	ldrb	r3, [r7, #15]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d102      	bne.n	80084b8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80084b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	ff8fffbf 	.word	0xff8fffbf

080084c8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80084c8:	b590      	push	{r4, r7, lr}
 80084ca:	b087      	sub	sp, #28
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80084d4:	2300      	movs	r3, #0
 80084d6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	7f1b      	ldrb	r3, [r3, #28]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d101      	bne.n	80084e4 <HAL_RTC_SetTime+0x1c>
 80084e0:	2302      	movs	r3, #2
 80084e2:	e085      	b.n	80085f0 <HAL_RTC_SetTime+0x128>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2201      	movs	r2, #1
 80084e8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2202      	movs	r2, #2
 80084ee:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d126      	bne.n	8008544 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008500:	2b00      	cmp	r3, #0
 8008502:	d102      	bne.n	800850a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2200      	movs	r2, #0
 8008508:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	4618      	mov	r0, r3
 8008510:	f000 faa6 	bl	8008a60 <RTC_ByteToBcd2>
 8008514:	4603      	mov	r3, r0
 8008516:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	785b      	ldrb	r3, [r3, #1]
 800851c:	4618      	mov	r0, r3
 800851e:	f000 fa9f 	bl	8008a60 <RTC_ByteToBcd2>
 8008522:	4603      	mov	r3, r0
 8008524:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008526:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	789b      	ldrb	r3, [r3, #2]
 800852c:	4618      	mov	r0, r3
 800852e:	f000 fa97 	bl	8008a60 <RTC_ByteToBcd2>
 8008532:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008534:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	78db      	ldrb	r3, [r3, #3]
 800853c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800853e:	4313      	orrs	r3, r2
 8008540:	617b      	str	r3, [r7, #20]
 8008542:	e018      	b.n	8008576 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854e:	2b00      	cmp	r3, #0
 8008550:	d102      	bne.n	8008558 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	2200      	movs	r2, #0
 8008556:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	785b      	ldrb	r3, [r3, #1]
 8008562:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008564:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800856a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	78db      	ldrb	r3, [r3, #3]
 8008570:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008572:	4313      	orrs	r3, r2
 8008574:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	22ca      	movs	r2, #202	@ 0xca
 800857c:	625a      	str	r2, [r3, #36]	@ 0x24
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2253      	movs	r2, #83	@ 0x53
 8008584:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 fa0e 	bl	80089a8 <RTC_EnterInitMode>
 800858c:	4603      	mov	r3, r0
 800858e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008590:	7cfb      	ldrb	r3, [r7, #19]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d11e      	bne.n	80085d4 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	6979      	ldr	r1, [r7, #20]
 800859c:	4b16      	ldr	r3, [pc, #88]	@ (80085f8 <HAL_RTC_SetTime+0x130>)
 800859e:	400b      	ands	r3, r1
 80085a0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	689a      	ldr	r2, [r3, #8]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80085b0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6899      	ldr	r1, [r3, #8]
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	431a      	orrs	r2, r3
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	430a      	orrs	r2, r1
 80085c8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f000 fa23 	bl	8008a16 <RTC_ExitInitMode>
 80085d0:	4603      	mov	r3, r0
 80085d2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80085d4:	7cfb      	ldrb	r3, [r7, #19]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d102      	bne.n	80085e0 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2201      	movs	r2, #1
 80085de:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	22ff      	movs	r2, #255	@ 0xff
 80085e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	771a      	strb	r2, [r3, #28]

  return status;
 80085ee:	7cfb      	ldrb	r3, [r7, #19]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	371c      	adds	r7, #28
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd90      	pop	{r4, r7, pc}
 80085f8:	007f7f7f 	.word	0x007f7f7f

080085fc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80085fc:	b590      	push	{r4, r7, lr}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008608:	2300      	movs	r3, #0
 800860a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	7f1b      	ldrb	r3, [r3, #28]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d101      	bne.n	8008618 <HAL_RTC_SetDate+0x1c>
 8008614:	2302      	movs	r3, #2
 8008616:	e06f      	b.n	80086f8 <HAL_RTC_SetDate+0xfc>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2201      	movs	r2, #1
 800861c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2202      	movs	r2, #2
 8008622:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10e      	bne.n	8008648 <HAL_RTC_SetDate+0x4c>
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	785b      	ldrb	r3, [r3, #1]
 800862e:	f003 0310 	and.w	r3, r3, #16
 8008632:	2b00      	cmp	r3, #0
 8008634:	d008      	beq.n	8008648 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	785b      	ldrb	r3, [r3, #1]
 800863a:	f023 0310 	bic.w	r3, r3, #16
 800863e:	b2db      	uxtb	r3, r3
 8008640:	330a      	adds	r3, #10
 8008642:	b2da      	uxtb	r2, r3
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d11c      	bne.n	8008688 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	78db      	ldrb	r3, [r3, #3]
 8008652:	4618      	mov	r0, r3
 8008654:	f000 fa04 	bl	8008a60 <RTC_ByteToBcd2>
 8008658:	4603      	mov	r3, r0
 800865a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	785b      	ldrb	r3, [r3, #1]
 8008660:	4618      	mov	r0, r3
 8008662:	f000 f9fd 	bl	8008a60 <RTC_ByteToBcd2>
 8008666:	4603      	mov	r3, r0
 8008668:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800866a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	789b      	ldrb	r3, [r3, #2]
 8008670:	4618      	mov	r0, r3
 8008672:	f000 f9f5 	bl	8008a60 <RTC_ByteToBcd2>
 8008676:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008678:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008682:	4313      	orrs	r3, r2
 8008684:	617b      	str	r3, [r7, #20]
 8008686:	e00e      	b.n	80086a6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	78db      	ldrb	r3, [r3, #3]
 800868c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	785b      	ldrb	r3, [r3, #1]
 8008692:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008694:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800869a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80086a2:	4313      	orrs	r3, r2
 80086a4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	22ca      	movs	r2, #202	@ 0xca
 80086ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2253      	movs	r2, #83	@ 0x53
 80086b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f000 f976 	bl	80089a8 <RTC_EnterInitMode>
 80086bc:	4603      	mov	r3, r0
 80086be:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80086c0:	7cfb      	ldrb	r3, [r7, #19]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10a      	bne.n	80086dc <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	6979      	ldr	r1, [r7, #20]
 80086cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008700 <HAL_RTC_SetDate+0x104>)
 80086ce:	400b      	ands	r3, r1
 80086d0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f000 f99f 	bl	8008a16 <RTC_ExitInitMode>
 80086d8:	4603      	mov	r3, r0
 80086da:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80086dc:	7cfb      	ldrb	r3, [r7, #19]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d102      	bne.n	80086e8 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2201      	movs	r2, #1
 80086e6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	22ff      	movs	r2, #255	@ 0xff
 80086ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	771a      	strb	r2, [r3, #28]

  return status;
 80086f6:	7cfb      	ldrb	r3, [r7, #19]
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	371c      	adds	r7, #28
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd90      	pop	{r4, r7, pc}
 8008700:	00ffff3f 	.word	0x00ffff3f

08008704 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008704:	b590      	push	{r4, r7, lr}
 8008706:	b089      	sub	sp, #36	@ 0x24
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008714:	2300      	movs	r3, #0
 8008716:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008718:	2300      	movs	r3, #0
 800871a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	7f1b      	ldrb	r3, [r3, #28]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d101      	bne.n	8008728 <HAL_RTC_SetAlarm+0x24>
 8008724:	2302      	movs	r3, #2
 8008726:	e113      	b.n	8008950 <HAL_RTC_SetAlarm+0x24c>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2201      	movs	r2, #1
 800872c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2202      	movs	r2, #2
 8008732:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d137      	bne.n	80087aa <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008744:	2b00      	cmp	r3, #0
 8008746:	d102      	bne.n	800874e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	2200      	movs	r2, #0
 800874c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	4618      	mov	r0, r3
 8008754:	f000 f984 	bl	8008a60 <RTC_ByteToBcd2>
 8008758:	4603      	mov	r3, r0
 800875a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	785b      	ldrb	r3, [r3, #1]
 8008760:	4618      	mov	r0, r3
 8008762:	f000 f97d 	bl	8008a60 <RTC_ByteToBcd2>
 8008766:	4603      	mov	r3, r0
 8008768:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800876a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	789b      	ldrb	r3, [r3, #2]
 8008770:	4618      	mov	r0, r3
 8008772:	f000 f975 	bl	8008a60 <RTC_ByteToBcd2>
 8008776:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008778:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	78db      	ldrb	r3, [r3, #3]
 8008780:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008782:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	f893 3020 	ldrb.w	r3, [r3, #32]
 800878c:	4618      	mov	r0, r3
 800878e:	f000 f967 	bl	8008a60 <RTC_ByteToBcd2>
 8008792:	4603      	mov	r3, r0
 8008794:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008796:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800879e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80087a4:	4313      	orrs	r3, r2
 80087a6:	61fb      	str	r3, [r7, #28]
 80087a8:	e023      	b.n	80087f2 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d102      	bne.n	80087be <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	2200      	movs	r2, #0
 80087bc:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	785b      	ldrb	r3, [r3, #1]
 80087c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087ca:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80087cc:	68ba      	ldr	r2, [r7, #8]
 80087ce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80087d0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	78db      	ldrb	r3, [r3, #3]
 80087d6:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80087d8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087e0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80087e2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087e8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087ee:	4313      	orrs	r3, r2
 80087f0:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087fa:	4313      	orrs	r3, r2
 80087fc:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	22ca      	movs	r2, #202	@ 0xca
 8008804:	625a      	str	r2, [r3, #36]	@ 0x24
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2253      	movs	r2, #83	@ 0x53
 800880c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008812:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008816:	d148      	bne.n	80088aa <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689a      	ldr	r2, [r3, #8]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008826:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	689a      	ldr	r2, [r3, #8]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008836:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	b2da      	uxtb	r2, r3
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008848:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800884a:	f7fa fc05 	bl	8003058 <HAL_GetTick>
 800884e:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008850:	e013      	b.n	800887a <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008852:	f7fa fc01 	bl	8003058 <HAL_GetTick>
 8008856:	4602      	mov	r2, r0
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	1ad3      	subs	r3, r2, r3
 800885c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008860:	d90b      	bls.n	800887a <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	22ff      	movs	r2, #255	@ 0xff
 8008868:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2203      	movs	r2, #3
 800886e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e06a      	b.n	8008950 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d0e4      	beq.n	8008852 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	69fa      	ldr	r2, [r7, #28]
 800888e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689a      	ldr	r2, [r3, #8]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088a6:	609a      	str	r2, [r3, #8]
 80088a8:	e047      	b.n	800893a <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689a      	ldr	r2, [r3, #8]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80088b8:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689a      	ldr	r2, [r3, #8]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088c8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80088da:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80088dc:	f7fa fbbc 	bl	8003058 <HAL_GetTick>
 80088e0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80088e2:	e013      	b.n	800890c <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80088e4:	f7fa fbb8 	bl	8003058 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80088f2:	d90b      	bls.n	800890c <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	22ff      	movs	r2, #255	@ 0xff
 80088fa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2203      	movs	r2, #3
 8008900:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e021      	b.n	8008950 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	f003 0302 	and.w	r3, r3, #2
 8008916:	2b00      	cmp	r3, #0
 8008918:	d0e4      	beq.n	80088e4 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	69fa      	ldr	r2, [r7, #28]
 8008920:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	697a      	ldr	r2, [r7, #20]
 8008928:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	689a      	ldr	r2, [r3, #8]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008938:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	22ff      	movs	r2, #255	@ 0xff
 8008940:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2201      	movs	r2, #1
 8008946:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	3724      	adds	r7, #36	@ 0x24
 8008954:	46bd      	mov	sp, r7
 8008956:	bd90      	pop	{r4, r7, pc}

08008958 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008960:	2300      	movs	r3, #0
 8008962:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68da      	ldr	r2, [r3, #12]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008972:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008974:	f7fa fb70 	bl	8003058 <HAL_GetTick>
 8008978:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800897a:	e009      	b.n	8008990 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800897c:	f7fa fb6c 	bl	8003058 <HAL_GetTick>
 8008980:	4602      	mov	r2, r0
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800898a:	d901      	bls.n	8008990 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800898c:	2303      	movs	r3, #3
 800898e:	e007      	b.n	80089a0 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	d0ee      	beq.n	800897c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089b0:	2300      	movs	r3, #0
 80089b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80089b4:	2300      	movs	r3, #0
 80089b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d122      	bne.n	8008a0c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68da      	ldr	r2, [r3, #12]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80089d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80089d6:	f7fa fb3f 	bl	8003058 <HAL_GetTick>
 80089da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80089dc:	e00c      	b.n	80089f8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089de:	f7fa fb3b 	bl	8003058 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80089ec:	d904      	bls.n	80089f8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2204      	movs	r2, #4
 80089f2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d102      	bne.n	8008a0c <RTC_EnterInitMode+0x64>
 8008a06:	7bfb      	ldrb	r3, [r7, #15]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d1e8      	bne.n	80089de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3710      	adds	r7, #16
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b084      	sub	sp, #16
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68da      	ldr	r2, [r3, #12]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a30:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10a      	bne.n	8008a56 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7ff ff89 	bl	8008958 <HAL_RTC_WaitForSynchro>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d004      	beq.n	8008a56 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2204      	movs	r2, #4
 8008a50:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008a6e:	e005      	b.n	8008a7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3301      	adds	r3, #1
 8008a74:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008a76:	79fb      	ldrb	r3, [r7, #7]
 8008a78:	3b0a      	subs	r3, #10
 8008a7a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
 8008a7e:	2b09      	cmp	r3, #9
 8008a80:	d8f6      	bhi.n	8008a70 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	b2da      	uxtb	r2, r3
 8008a8a:	79fb      	ldrb	r3, [r7, #7]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	b2db      	uxtb	r3, r3
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3714      	adds	r7, #20
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b087      	sub	sp, #28
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	7f1b      	ldrb	r3, [r3, #28]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d101      	bne.n	8008ab8 <HAL_RTCEx_SetTimeStamp+0x1c>
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	e050      	b.n	8008b5a <HAL_RTCEx_SetTimeStamp+0xbe>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2201      	movs	r2, #1
 8008abc:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f022 0206 	bic.w	r2, r2, #6
 8008ad2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	430a      	orrs	r2, r1
 8008ae2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	689a      	ldr	r2, [r3, #8]
 8008aea:	4b1f      	ldr	r3, [pc, #124]	@ (8008b68 <HAL_RTCEx_SetTimeStamp+0xcc>)
 8008aec:	4013      	ands	r3, r2
 8008aee:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	22ca      	movs	r2, #202	@ 0xca
 8008afe:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2253      	movs	r2, #83	@ 0x53
 8008b06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	697a      	ldr	r2, [r7, #20]
 8008b0e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	b2da      	uxtb	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 8008b20:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	b2da      	uxtb	r2, r3
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 8008b32:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	689a      	ldr	r2, [r3, #8]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b42:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	22ff      	movs	r2, #255	@ 0xff
 8008b4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	371c      	adds	r7, #28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	fffff7f7 	.word	0xfffff7f7

08008b6c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b088      	sub	sp, #32
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8008b74:	2300      	movs	r3, #0
 8008b76:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d101      	bne.n	8008b8a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e156      	b.n	8008e38 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d106      	bne.n	8008ba4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7fa f830 	bl	8002c04 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 f95b 	bl	8008e68 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d00c      	beq.n	8008bd4 <HAL_SAI_Init+0x68>
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d80d      	bhi.n	8008bda <HAL_SAI_Init+0x6e>
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d002      	beq.n	8008bc8 <HAL_SAI_Init+0x5c>
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d003      	beq.n	8008bce <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8008bc6:	e008      	b.n	8008bda <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	61fb      	str	r3, [r7, #28]
      break;
 8008bcc:	e006      	b.n	8008bdc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008bce:	2310      	movs	r3, #16
 8008bd0:	61fb      	str	r3, [r7, #28]
      break;
 8008bd2:	e003      	b.n	8008bdc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008bd4:	2320      	movs	r3, #32
 8008bd6:	61fb      	str	r3, [r7, #28]
      break;
 8008bd8:	e000      	b.n	8008bdc <HAL_SAI_Init+0x70>
      break;
 8008bda:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d81e      	bhi.n	8008c22 <HAL_SAI_Init+0xb6>
 8008be4:	a201      	add	r2, pc, #4	@ (adr r2, 8008bec <HAL_SAI_Init+0x80>)
 8008be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bea:	bf00      	nop
 8008bec:	08008bfd 	.word	0x08008bfd
 8008bf0:	08008c03 	.word	0x08008c03
 8008bf4:	08008c0b 	.word	0x08008c0b
 8008bf8:	08008c13 	.word	0x08008c13
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	617b      	str	r3, [r7, #20]
    }
    break;
 8008c00:	e010      	b.n	8008c24 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008c02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c06:	617b      	str	r3, [r7, #20]
    }
    break;
 8008c08:	e00c      	b.n	8008c24 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008c0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008c0e:	617b      	str	r3, [r7, #20]
    }
    break;
 8008c10:	e008      	b.n	8008c24 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008c12:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008c16:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	f043 0301 	orr.w	r3, r3, #1
 8008c1e:	61fb      	str	r3, [r7, #28]
    }
    break;
 8008c20:	e000      	b.n	8008c24 <HAL_SAI_Init+0xb8>
    default:
      break;
 8008c22:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a85      	ldr	r2, [pc, #532]	@ (8008e40 <HAL_SAI_Init+0x2d4>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d004      	beq.n	8008c38 <HAL_SAI_Init+0xcc>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a84      	ldr	r2, [pc, #528]	@ (8008e44 <HAL_SAI_Init+0x2d8>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d103      	bne.n	8008c40 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8008c38:	4a83      	ldr	r2, [pc, #524]	@ (8008e48 <HAL_SAI_Init+0x2dc>)
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	e002      	b.n	8008c46 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008c40:	4a82      	ldr	r2, [pc, #520]	@ (8008e4c <HAL_SAI_Init+0x2e0>)
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	69db      	ldr	r3, [r3, #28]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d04c      	beq.n	8008ce8 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a7a      	ldr	r2, [pc, #488]	@ (8008e40 <HAL_SAI_Init+0x2d4>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d004      	beq.n	8008c66 <HAL_SAI_Init+0xfa>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a78      	ldr	r2, [pc, #480]	@ (8008e44 <HAL_SAI_Init+0x2d8>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d104      	bne.n	8008c70 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008c66:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008c6a:	f7ff fa69 	bl	8008140 <HAL_RCCEx_GetPeriphCLKFreq>
 8008c6e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a76      	ldr	r2, [pc, #472]	@ (8008e50 <HAL_SAI_Init+0x2e4>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d004      	beq.n	8008c84 <HAL_SAI_Init+0x118>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a75      	ldr	r2, [pc, #468]	@ (8008e54 <HAL_SAI_Init+0x2e8>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d104      	bne.n	8008c8e <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008c84:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008c88:	f7ff fa5a 	bl	8008140 <HAL_RCCEx_GetPeriphCLKFreq>
 8008c8c:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8008c8e:	693a      	ldr	r2, [r7, #16]
 8008c90:	4613      	mov	r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	005b      	lsls	r3, r3, #1
 8008c98:	461a      	mov	r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	69db      	ldr	r3, [r3, #28]
 8008c9e:	025b      	lsls	r3, r3, #9
 8008ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4a6b      	ldr	r2, [pc, #428]	@ (8008e58 <HAL_SAI_Init+0x2ec>)
 8008caa:	fba2 2303 	umull	r2, r3, r2, r3
 8008cae:	08da      	lsrs	r2, r3, #3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8008cb4:	68f9      	ldr	r1, [r7, #12]
 8008cb6:	4b68      	ldr	r3, [pc, #416]	@ (8008e58 <HAL_SAI_Init+0x2ec>)
 8008cb8:	fba3 2301 	umull	r2, r3, r3, r1
 8008cbc:	08da      	lsrs	r2, r3, #3
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	005b      	lsls	r3, r3, #1
 8008cc6:	1aca      	subs	r2, r1, r3
 8008cc8:	2a08      	cmp	r2, #8
 8008cca:	d904      	bls.n	8008cd6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	1c5a      	adds	r2, r3, #1
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cda:	2b04      	cmp	r3, #4
 8008cdc:	d104      	bne.n	8008ce8 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	085a      	lsrs	r2, r3, #1
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d003      	beq.n	8008cf8 <HAL_SAI_Init+0x18c>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	2b02      	cmp	r3, #2
 8008cf6:	d109      	bne.n	8008d0c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d101      	bne.n	8008d04 <HAL_SAI_Init+0x198>
 8008d00:	2300      	movs	r3, #0
 8008d02:	e001      	b.n	8008d08 <HAL_SAI_Init+0x19c>
 8008d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d08:	61bb      	str	r3, [r7, #24]
 8008d0a:	e008      	b.n	8008d1e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d102      	bne.n	8008d1a <HAL_SAI_Init+0x1ae>
 8008d14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d18:	e000      	b.n	8008d1c <HAL_SAI_Init+0x1b0>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	6819      	ldr	r1, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	4b4c      	ldr	r3, [pc, #304]	@ (8008e5c <HAL_SAI_Init+0x2f0>)
 8008d2a:	400b      	ands	r3, r1
 8008d2c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	6819      	ldr	r1, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685a      	ldr	r2, [r3, #4]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d3c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008d42:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d48:	431a      	orrs	r2, r3
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8008d56:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008d62:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a1b      	ldr	r3, [r3, #32]
 8008d68:	051b      	lsls	r3, r3, #20
 8008d6a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	430a      	orrs	r2, r1
 8008d72:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	6859      	ldr	r1, [r3, #4]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	4b38      	ldr	r3, [pc, #224]	@ (8008e60 <HAL_SAI_Init+0x2f4>)
 8008d80:	400b      	ands	r3, r1
 8008d82:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6859      	ldr	r1, [r3, #4]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	699a      	ldr	r2, [r3, #24]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d92:	431a      	orrs	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d98:	431a      	orrs	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	6899      	ldr	r1, [r3, #8]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	4b2d      	ldr	r3, [pc, #180]	@ (8008e64 <HAL_SAI_Init+0x2f8>)
 8008dae:	400b      	ands	r3, r1
 8008db0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6899      	ldr	r1, [r3, #8]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dbc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008dc2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8008dc8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8008dce:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008dd8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	430a      	orrs	r2, r1
 8008de0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68d9      	ldr	r1, [r3, #12]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8008df0:	400b      	ands	r3, r1
 8008df2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68d9      	ldr	r1, [r3, #12]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e02:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e08:	041b      	lsls	r3, r3, #16
 8008e0a:	431a      	orrs	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e10:	3b01      	subs	r3, #1
 8008e12:	021b      	lsls	r3, r3, #8
 8008e14:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	430a      	orrs	r2, r1
 8008e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3720      	adds	r7, #32
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	40015804 	.word	0x40015804
 8008e44:	40015824 	.word	0x40015824
 8008e48:	40015800 	.word	0x40015800
 8008e4c:	40015c00 	.word	0x40015c00
 8008e50:	40015c04 	.word	0x40015c04
 8008e54:	40015c24 	.word	0x40015c24
 8008e58:	cccccccd 	.word	0xcccccccd
 8008e5c:	ff05c010 	.word	0xff05c010
 8008e60:	ffff1ff0 	.word	0xffff1ff0
 8008e64:	fff88000 	.word	0xfff88000

08008e68 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8008e70:	4b17      	ldr	r3, [pc, #92]	@ (8008ed0 <SAI_Disable+0x68>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a17      	ldr	r2, [pc, #92]	@ (8008ed4 <SAI_Disable+0x6c>)
 8008e76:	fba2 2303 	umull	r2, r3, r2, r3
 8008e7a:	0b1b      	lsrs	r3, r3, #12
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008e92:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	1e5a      	subs	r2, r3, #1
 8008e98:	60fa      	str	r2, [r7, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d10a      	bne.n	8008eb4 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8008eae:	2303      	movs	r3, #3
 8008eb0:	72fb      	strb	r3, [r7, #11]
      break;
 8008eb2:	e006      	b.n	8008ec2 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1e8      	bne.n	8008e94 <SAI_Disable+0x2c>

  return status;
 8008ec2:	7afb      	ldrb	r3, [r7, #11]
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3714      	adds	r7, #20
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	20000000 	.word	0x20000000
 8008ed4:	95cbec1b 	.word	0x95cbec1b

08008ed8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d101      	bne.n	8008eea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e022      	b.n	8008f30 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d105      	bne.n	8008f02 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7f9 fa75 	bl	80023ec <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2203      	movs	r2, #3
 8008f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 f814 	bl	8008f38 <HAL_SD_InitCard>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d001      	beq.n	8008f1a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e00a      	b.n	8008f30 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008f38:	b5b0      	push	{r4, r5, r7, lr}
 8008f3a:	b08e      	sub	sp, #56	@ 0x38
 8008f3c:	af04      	add	r7, sp, #16
 8008f3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008f40:	2300      	movs	r3, #0
 8008f42:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8008f44:	2300      	movs	r3, #0
 8008f46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008f50:	2300      	movs	r3, #0
 8008f52:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8008f54:	2376      	movs	r3, #118	@ 0x76
 8008f56:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681d      	ldr	r5, [r3, #0]
 8008f5c:	466c      	mov	r4, sp
 8008f5e:	f107 0314 	add.w	r3, r7, #20
 8008f62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008f6a:	f107 0308 	add.w	r3, r7, #8
 8008f6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008f70:	4628      	mov	r0, r5
 8008f72:	f003 f993 	bl	800c29c <SDMMC_Init>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8008f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d001      	beq.n	8008f88 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e059      	b.n	800903c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	685a      	ldr	r2, [r3, #4]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f96:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f003 f9c7 	bl	800c330 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008fb0:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008fb2:	2002      	movs	r0, #2
 8008fb4:	f7fa f85c 	bl	8003070 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fff3 	bl	8009fa4 <SD_PowerON>
 8008fbe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fc0:	6a3b      	ldr	r3, [r7, #32]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d00b      	beq.n	8008fde <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fd2:	6a3b      	ldr	r3, [r7, #32]
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e02e      	b.n	800903c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 ff12 	bl	8009e08 <SD_InitCard>
 8008fe4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00b      	beq.n	8009004 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ff8:	6a3b      	ldr	r3, [r7, #32]
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	e01b      	b.n	800903c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800900c:	4618      	mov	r0, r3
 800900e:	f003 fa21 	bl	800c454 <SDMMC_CmdBlockLength>
 8009012:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00f      	beq.n	800903a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a09      	ldr	r2, [pc, #36]	@ (8009044 <HAL_SD_InitCard+0x10c>)
 8009020:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	431a      	orrs	r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e000      	b.n	800903c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3728      	adds	r7, #40	@ 0x28
 8009040:	46bd      	mov	sp, r7
 8009042:	bdb0      	pop	{r4, r5, r7, pc}
 8009044:	004005ff 	.word	0x004005ff

08009048 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08c      	sub	sp, #48	@ 0x30
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d107      	bne.n	8009070 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009064:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e0c3      	b.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b01      	cmp	r3, #1
 800907a:	f040 80bc 	bne.w	80091f6 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009084:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	441a      	add	r2, r3
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800908e:	429a      	cmp	r2, r3
 8009090:	d907      	bls.n	80090a2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009096:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	e0aa      	b.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2203      	movs	r2, #3
 80090a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2200      	movs	r2, #0
 80090b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80090c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c6:	4a4e      	ldr	r2, [pc, #312]	@ (8009200 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80090c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ce:	4a4d      	ldr	r2, [pc, #308]	@ (8009204 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80090d0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090d6:	2200      	movs	r2, #0
 80090d8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090de:	2200      	movs	r2, #0
 80090e0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f2:	689a      	ldr	r2, [r3, #8]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	430a      	orrs	r2, r1
 80090fc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	3380      	adds	r3, #128	@ 0x80
 8009108:	4619      	mov	r1, r3
 800910a:	68ba      	ldr	r2, [r7, #8]
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	025b      	lsls	r3, r3, #9
 8009110:	089b      	lsrs	r3, r3, #2
 8009112:	f7fa fd59 	bl	8003bc8 <HAL_DMA_Start_IT>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d017      	beq.n	800914c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800912a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a35      	ldr	r2, [pc, #212]	@ (8009208 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009132:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009138:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2201      	movs	r2, #1
 8009144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009148:	2301      	movs	r3, #1
 800914a:	e055      	b.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0208 	orr.w	r2, r2, #8
 800915a:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009160:	2b01      	cmp	r3, #1
 8009162:	d002      	beq.n	800916a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8009164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009166:	025b      	lsls	r3, r3, #9
 8009168:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800916a:	f04f 33ff 	mov.w	r3, #4294967295
 800916e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	025b      	lsls	r3, r3, #9
 8009174:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009176:	2390      	movs	r3, #144	@ 0x90
 8009178:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800917a:	2302      	movs	r3, #2
 800917c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800917e:	2300      	movs	r3, #0
 8009180:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009182:	2301      	movs	r3, #1
 8009184:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f107 0210 	add.w	r2, r7, #16
 800918e:	4611      	mov	r1, r2
 8009190:	4618      	mov	r0, r3
 8009192:	f003 f933 	bl	800c3fc <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d90a      	bls.n	80091b2 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2282      	movs	r2, #130	@ 0x82
 80091a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091a8:	4618      	mov	r0, r3
 80091aa:	f003 f997 	bl	800c4dc <SDMMC_CmdReadMultiBlock>
 80091ae:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80091b0:	e009      	b.n	80091c6 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2281      	movs	r2, #129	@ 0x81
 80091b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091be:	4618      	mov	r0, r3
 80091c0:	f003 f96a 	bl	800c498 <SDMMC_CmdReadSingleBlock>
 80091c4:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80091c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d012      	beq.n	80091f2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a0d      	ldr	r2, [pc, #52]	@ (8009208 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80091d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091da:	431a      	orrs	r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2200      	movs	r2, #0
 80091ec:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80091ee:	2301      	movs	r3, #1
 80091f0:	e002      	b.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80091f2:	2300      	movs	r3, #0
 80091f4:	e000      	b.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80091f6:	2302      	movs	r3, #2
  }
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3730      	adds	r7, #48	@ 0x30
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	08009c17 	.word	0x08009c17
 8009204:	08009c89 	.word	0x08009c89
 8009208:	004005ff 	.word	0x004005ff

0800920c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b08c      	sub	sp, #48	@ 0x30
 8009210:	af00      	add	r7, sp, #0
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	607a      	str	r2, [r7, #4]
 8009218:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d107      	bne.n	8009234 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009228:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	e0c6      	b.n	80093c2 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800923a:	b2db      	uxtb	r3, r3
 800923c:	2b01      	cmp	r3, #1
 800923e:	f040 80bf 	bne.w	80093c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009248:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	441a      	add	r2, r3
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009252:	429a      	cmp	r2, r3
 8009254:	d907      	bls.n	8009266 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800925a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e0ad      	b.n	80093c2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2203      	movs	r2, #3
 800926a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2200      	movs	r2, #0
 8009274:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f042 021a 	orr.w	r2, r2, #26
 8009284:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800928a:	4a50      	ldr	r2, [pc, #320]	@ (80093cc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800928c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009292:	4a4f      	ldr	r2, [pc, #316]	@ (80093d0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009294:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800929a:	2200      	movs	r2, #0
 800929c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d002      	beq.n	80092ac <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80092a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a8:	025b      	lsls	r3, r3, #9
 80092aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d90a      	bls.n	80092c8 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	22a0      	movs	r2, #160	@ 0xa0
 80092b6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092be:	4618      	mov	r0, r3
 80092c0:	f003 f950 	bl	800c564 <SDMMC_CmdWriteMultiBlock>
 80092c4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80092c6:	e009      	b.n	80092dc <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2290      	movs	r2, #144	@ 0x90
 80092cc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092d4:	4618      	mov	r0, r3
 80092d6:	f003 f923 	bl	800c520 <SDMMC_CmdWriteSingleBlock>
 80092da:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80092dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d012      	beq.n	8009308 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a3b      	ldr	r2, [pc, #236]	@ (80093d4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80092e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f0:	431a      	orrs	r2, r3
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2201      	movs	r2, #1
 80092fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2200      	movs	r2, #0
 8009302:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	e05c      	b.n	80093c2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f042 0208 	orr.w	r2, r2, #8
 8009316:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800931c:	2240      	movs	r2, #64	@ 0x40
 800931e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009330:	689a      	ldr	r2, [r3, #8]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	430a      	orrs	r2, r1
 800933a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009340:	68b9      	ldr	r1, [r7, #8]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	3380      	adds	r3, #128	@ 0x80
 8009348:	461a      	mov	r2, r3
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	025b      	lsls	r3, r3, #9
 800934e:	089b      	lsrs	r3, r3, #2
 8009350:	f7fa fc3a 	bl	8003bc8 <HAL_DMA_Start_IT>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d01a      	beq.n	8009390 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f022 021a 	bic.w	r2, r2, #26
 8009368:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a19      	ldr	r2, [pc, #100]	@ (80093d4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009370:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009376:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2200      	movs	r2, #0
 800938a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	e018      	b.n	80093c2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009390:	f04f 33ff 	mov.w	r3, #4294967295
 8009394:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	025b      	lsls	r3, r3, #9
 800939a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800939c:	2390      	movs	r3, #144	@ 0x90
 800939e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80093a0:	2300      	movs	r3, #0
 80093a2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80093a4:	2300      	movs	r3, #0
 80093a6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80093a8:	2301      	movs	r3, #1
 80093aa:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f107 0210 	add.w	r2, r7, #16
 80093b4:	4611      	mov	r1, r2
 80093b6:	4618      	mov	r0, r3
 80093b8:	f003 f820 	bl	800c3fc <SDMMC_ConfigData>

      return HAL_OK;
 80093bc:	2300      	movs	r3, #0
 80093be:	e000      	b.n	80093c2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 80093c0:	2302      	movs	r3, #2
  }
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3730      	adds	r7, #48	@ 0x30
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}
 80093ca:	bf00      	nop
 80093cc:	08009bed 	.word	0x08009bed
 80093d0:	08009c89 	.word	0x08009c89
 80093d4:	004005ff 	.word	0x004005ff

080093d8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d008      	beq.n	8009406 <HAL_SD_IRQHandler+0x2e>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f003 0308 	and.w	r3, r3, #8
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d003      	beq.n	8009406 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 ffef 	bl	800a3e2 <SD_Read_IT>
 8009404:	e15a      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800940c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009410:	2b00      	cmp	r3, #0
 8009412:	f000 808d 	beq.w	8009530 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800941e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	4b9a      	ldr	r3, [pc, #616]	@ (8009694 <HAL_SD_IRQHandler+0x2bc>)
 800942c:	400b      	ands	r3, r1
 800942e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f022 0201 	bic.w	r2, r2, #1
 800943e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f003 0308 	and.w	r3, r3, #8
 8009446:	2b00      	cmp	r3, #0
 8009448:	d039      	beq.n	80094be <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f003 0302 	and.w	r3, r3, #2
 8009450:	2b00      	cmp	r3, #0
 8009452:	d104      	bne.n	800945e <HAL_SD_IRQHandler+0x86>
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f003 0320 	and.w	r3, r3, #32
 800945a:	2b00      	cmp	r3, #0
 800945c:	d011      	beq.n	8009482 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4618      	mov	r0, r3
 8009464:	f003 f8a0 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 8009468:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d008      	beq.n	8009482 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	431a      	orrs	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 f921 	bl	80096c4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f240 523a 	movw	r2, #1338	@ 0x53a
 800948a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f003 0301 	and.w	r3, r3, #1
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d104      	bne.n	80094ae <HAL_SD_IRQHandler+0xd6>
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f003 0302 	and.w	r3, r3, #2
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f004 f80a 	bl	800d4c8 <HAL_SD_RxCpltCallback>
 80094b4:	e102      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f003 fffc 	bl	800d4b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80094bc:	e0fe      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f000 80f9 	beq.w	80096bc <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f003 0320 	and.w	r3, r3, #32
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d011      	beq.n	80094f8 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4618      	mov	r0, r3
 80094da:	f003 f865 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 80094de:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d008      	beq.n	80094f8 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	431a      	orrs	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 f8e6 	bl	80096c4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f003 0301 	and.w	r3, r3, #1
 80094fe:	2b00      	cmp	r3, #0
 8009500:	f040 80dc 	bne.w	80096bc <HAL_SD_IRQHandler+0x2e4>
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	2b00      	cmp	r3, #0
 800950c:	f040 80d6 	bne.w	80096bc <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f022 0208 	bic.w	r2, r2, #8
 800951e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f003 ffc3 	bl	800d4b4 <HAL_SD_TxCpltCallback>
}
 800952e:	e0c5      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800953a:	2b00      	cmp	r3, #0
 800953c:	d008      	beq.n	8009550 <HAL_SD_IRQHandler+0x178>
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f003 0308 	and.w	r3, r3, #8
 8009544:	2b00      	cmp	r3, #0
 8009546:	d003      	beq.n	8009550 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 ff9b 	bl	800a484 <SD_Write_IT>
 800954e:	e0b5      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009556:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 80ae 	beq.w	80096bc <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009566:	f003 0302 	and.w	r3, r3, #2
 800956a:	2b00      	cmp	r3, #0
 800956c:	d005      	beq.n	800957a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009572:	f043 0202 	orr.w	r2, r3, #2
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009580:	f003 0308 	and.w	r3, r3, #8
 8009584:	2b00      	cmp	r3, #0
 8009586:	d005      	beq.n	8009594 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800958c:	f043 0208 	orr.w	r2, r3, #8
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800959a:	f003 0320 	and.w	r3, r3, #32
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d005      	beq.n	80095ae <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a6:	f043 0220 	orr.w	r2, r3, #32
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095b4:	f003 0310 	and.w	r3, r3, #16
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d005      	beq.n	80095c8 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c0:	f043 0210 	orr.w	r2, r3, #16
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80095d0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80095e0:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f002 ffde 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 80095ec:	4602      	mov	r2, r0
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f2:	431a      	orrs	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f003 0308 	and.w	r3, r3, #8
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00a      	beq.n	8009618 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f857 	bl	80096c4 <HAL_SD_ErrorCallback>
}
 8009616:	e051      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800961e:	2b00      	cmp	r3, #0
 8009620:	d04c      	beq.n	80096bc <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f003 0310 	and.w	r3, r3, #16
 8009628:	2b00      	cmp	r3, #0
 800962a:	d104      	bne.n	8009636 <HAL_SD_IRQHandler+0x25e>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f003 0320 	and.w	r3, r3, #32
 8009632:	2b00      	cmp	r3, #0
 8009634:	d011      	beq.n	800965a <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800963a:	4a17      	ldr	r2, [pc, #92]	@ (8009698 <HAL_SD_IRQHandler+0x2c0>)
 800963c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009642:	4618      	mov	r0, r3
 8009644:	f7fa fb20 	bl	8003c88 <HAL_DMA_Abort_IT>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d036      	beq.n	80096bc <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009652:	4618      	mov	r0, r3
 8009654:	f000 fb6a 	bl	8009d2c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009658:	e030      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f003 0301 	and.w	r3, r3, #1
 8009660:	2b00      	cmp	r3, #0
 8009662:	d104      	bne.n	800966e <HAL_SD_IRQHandler+0x296>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f003 0302 	and.w	r3, r3, #2
 800966a:	2b00      	cmp	r3, #0
 800966c:	d018      	beq.n	80096a0 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009672:	4a0a      	ldr	r2, [pc, #40]	@ (800969c <HAL_SD_IRQHandler+0x2c4>)
 8009674:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800967a:	4618      	mov	r0, r3
 800967c:	f7fa fb04 	bl	8003c88 <HAL_DMA_Abort_IT>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d01a      	beq.n	80096bc <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800968a:	4618      	mov	r0, r3
 800968c:	f000 fb85 	bl	8009d9a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009690:	e014      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
 8009692:	bf00      	nop
 8009694:	ffff3ec5 	.word	0xffff3ec5
 8009698:	08009d2d 	.word	0x08009d2d
 800969c:	08009d9b 	.word	0x08009d9b
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f003 fef3 	bl	800d4a0 <HAL_SD_AbortCallback>
}
 80096ba:	e7ff      	b.n	80096bc <HAL_SD_IRQHandler+0x2e4>
 80096bc:	bf00      	nop
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b083      	sub	sp, #12
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80096cc:	bf00      	nop
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096e6:	0f9b      	lsrs	r3, r3, #30
 80096e8:	b2da      	uxtb	r2, r3
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096f2:	0e9b      	lsrs	r3, r3, #26
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	f003 030f 	and.w	r3, r3, #15
 80096fa:	b2da      	uxtb	r2, r3
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009704:	0e1b      	lsrs	r3, r3, #24
 8009706:	b2db      	uxtb	r3, r3
 8009708:	f003 0303 	and.w	r3, r3, #3
 800970c:	b2da      	uxtb	r2, r3
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009716:	0c1b      	lsrs	r3, r3, #16
 8009718:	b2da      	uxtb	r2, r3
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009722:	0a1b      	lsrs	r3, r3, #8
 8009724:	b2da      	uxtb	r2, r3
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800972e:	b2da      	uxtb	r2, r3
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009738:	0d1b      	lsrs	r3, r3, #20
 800973a:	b29a      	uxth	r2, r3
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009744:	0c1b      	lsrs	r3, r3, #16
 8009746:	b2db      	uxtb	r3, r3
 8009748:	f003 030f 	and.w	r3, r3, #15
 800974c:	b2da      	uxtb	r2, r3
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009756:	0bdb      	lsrs	r3, r3, #15
 8009758:	b2db      	uxtb	r3, r3
 800975a:	f003 0301 	and.w	r3, r3, #1
 800975e:	b2da      	uxtb	r2, r3
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009768:	0b9b      	lsrs	r3, r3, #14
 800976a:	b2db      	uxtb	r3, r3
 800976c:	f003 0301 	and.w	r3, r3, #1
 8009770:	b2da      	uxtb	r2, r3
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800977a:	0b5b      	lsrs	r3, r3, #13
 800977c:	b2db      	uxtb	r3, r3
 800977e:	f003 0301 	and.w	r3, r3, #1
 8009782:	b2da      	uxtb	r2, r3
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800978c:	0b1b      	lsrs	r3, r3, #12
 800978e:	b2db      	uxtb	r3, r3
 8009790:	f003 0301 	and.w	r3, r3, #1
 8009794:	b2da      	uxtb	r2, r3
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	2200      	movs	r2, #0
 800979e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d163      	bne.n	8009870 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097ac:	009a      	lsls	r2, r3, #2
 80097ae:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80097b2:	4013      	ands	r3, r2
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80097b8:	0f92      	lsrs	r2, r2, #30
 80097ba:	431a      	orrs	r2, r3
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097c4:	0edb      	lsrs	r3, r3, #27
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	f003 0307 	and.w	r3, r3, #7
 80097cc:	b2da      	uxtb	r2, r3
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097d6:	0e1b      	lsrs	r3, r3, #24
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	f003 0307 	and.w	r3, r3, #7
 80097de:	b2da      	uxtb	r2, r3
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097e8:	0d5b      	lsrs	r3, r3, #21
 80097ea:	b2db      	uxtb	r3, r3
 80097ec:	f003 0307 	and.w	r3, r3, #7
 80097f0:	b2da      	uxtb	r2, r3
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097fa:	0c9b      	lsrs	r3, r3, #18
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	f003 0307 	and.w	r3, r3, #7
 8009802:	b2da      	uxtb	r2, r3
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800980c:	0bdb      	lsrs	r3, r3, #15
 800980e:	b2db      	uxtb	r3, r3
 8009810:	f003 0307 	and.w	r3, r3, #7
 8009814:	b2da      	uxtb	r2, r3
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	1c5a      	adds	r2, r3, #1
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	7e1b      	ldrb	r3, [r3, #24]
 8009828:	b2db      	uxtb	r3, r3
 800982a:	f003 0307 	and.w	r3, r3, #7
 800982e:	3302      	adds	r3, #2
 8009830:	2201      	movs	r2, #1
 8009832:	fa02 f303 	lsl.w	r3, r2, r3
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800983a:	fb03 f202 	mul.w	r2, r3, r2
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	7a1b      	ldrb	r3, [r3, #8]
 8009846:	b2db      	uxtb	r3, r3
 8009848:	f003 030f 	and.w	r3, r3, #15
 800984c:	2201      	movs	r2, #1
 800984e:	409a      	lsls	r2, r3
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800985c:	0a52      	lsrs	r2, r2, #9
 800985e:	fb03 f202 	mul.w	r2, r3, r2
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800986c:	661a      	str	r2, [r3, #96]	@ 0x60
 800986e:	e031      	b.n	80098d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009874:	2b01      	cmp	r3, #1
 8009876:	d11d      	bne.n	80098b4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800987c:	041b      	lsls	r3, r3, #16
 800987e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009886:	0c1b      	lsrs	r3, r3, #16
 8009888:	431a      	orrs	r2, r3
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	3301      	adds	r3, #1
 8009894:	029a      	lsls	r2, r3, #10
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098a8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80098b2:	e00f      	b.n	80098d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a58      	ldr	r2, [pc, #352]	@ (8009a1c <HAL_SD_GetCardCSD+0x344>)
 80098ba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80098d0:	2301      	movs	r3, #1
 80098d2:	e09d      	b.n	8009a10 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098d8:	0b9b      	lsrs	r3, r3, #14
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	b2da      	uxtb	r2, r3
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ea:	09db      	lsrs	r3, r3, #7
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009902:	b2da      	uxtb	r2, r3
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800990c:	0fdb      	lsrs	r3, r3, #31
 800990e:	b2da      	uxtb	r2, r3
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009918:	0f5b      	lsrs	r3, r3, #29
 800991a:	b2db      	uxtb	r3, r3
 800991c:	f003 0303 	and.w	r3, r3, #3
 8009920:	b2da      	uxtb	r2, r3
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800992a:	0e9b      	lsrs	r3, r3, #26
 800992c:	b2db      	uxtb	r3, r3
 800992e:	f003 0307 	and.w	r3, r3, #7
 8009932:	b2da      	uxtb	r2, r3
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800993c:	0d9b      	lsrs	r3, r3, #22
 800993e:	b2db      	uxtb	r3, r3
 8009940:	f003 030f 	and.w	r3, r3, #15
 8009944:	b2da      	uxtb	r2, r3
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800994e:	0d5b      	lsrs	r3, r3, #21
 8009950:	b2db      	uxtb	r3, r3
 8009952:	f003 0301 	and.w	r3, r3, #1
 8009956:	b2da      	uxtb	r2, r3
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2200      	movs	r2, #0
 8009962:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800996a:	0c1b      	lsrs	r3, r3, #16
 800996c:	b2db      	uxtb	r3, r3
 800996e:	f003 0301 	and.w	r3, r3, #1
 8009972:	b2da      	uxtb	r2, r3
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800997e:	0bdb      	lsrs	r3, r3, #15
 8009980:	b2db      	uxtb	r3, r3
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	b2da      	uxtb	r2, r3
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009992:	0b9b      	lsrs	r3, r3, #14
 8009994:	b2db      	uxtb	r3, r3
 8009996:	f003 0301 	and.w	r3, r3, #1
 800999a:	b2da      	uxtb	r2, r3
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099a6:	0b5b      	lsrs	r3, r3, #13
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	b2da      	uxtb	r2, r3
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ba:	0b1b      	lsrs	r3, r3, #12
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	b2da      	uxtb	r2, r3
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ce:	0a9b      	lsrs	r3, r3, #10
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	f003 0303 	and.w	r3, r3, #3
 80099d6:	b2da      	uxtb	r2, r3
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099e2:	0a1b      	lsrs	r3, r3, #8
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	f003 0303 	and.w	r3, r3, #3
 80099ea:	b2da      	uxtb	r2, r3
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099f6:	085b      	lsrs	r3, r3, #1
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099fe:	b2da      	uxtb	r2, r3
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009a0e:	2300      	movs	r3, #0
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	370c      	adds	r7, #12
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr
 8009a1c:	004005ff 	.word	0x004005ff

08009a20 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009a6a:	2300      	movs	r3, #0
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr

08009a78 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009a78:	b5b0      	push	{r4, r5, r7, lr}
 8009a7a:	b08e      	sub	sp, #56	@ 0x38
 8009a7c:	af04      	add	r7, sp, #16
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2203      	movs	r2, #3
 8009a8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a94:	2b03      	cmp	r3, #3
 8009a96:	d02e      	beq.n	8009af6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a9e:	d106      	bne.n	8009aae <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	639a      	str	r2, [r3, #56]	@ 0x38
 8009aac:	e029      	b.n	8009b02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ab4:	d10a      	bne.n	8009acc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 fb2a 	bl	800a110 <SD_WideBus_Enable>
 8009abc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	431a      	orrs	r2, r3
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	639a      	str	r2, [r3, #56]	@ 0x38
 8009aca:	e01a      	b.n	8009b02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d10a      	bne.n	8009ae8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fb67 	bl	800a1a6 <SD_WideBus_Disable>
 8009ad8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	431a      	orrs	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	639a      	str	r2, [r3, #56]	@ 0x38
 8009ae6:	e00c      	b.n	8009b02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aec:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	639a      	str	r2, [r3, #56]	@ 0x38
 8009af4:	e005      	b.n	8009b02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afa:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a26      	ldr	r2, [pc, #152]	@ (8009ba8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009b10:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009b20:	e01f      	b.n	8009b62 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	695b      	ldr	r3, [r3, #20]
 8009b3c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	699b      	ldr	r3, [r3, #24]
 8009b42:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681d      	ldr	r5, [r3, #0]
 8009b48:	466c      	mov	r4, sp
 8009b4a:	f107 0314 	add.w	r3, r7, #20
 8009b4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009b56:	f107 0308 	add.w	r3, r7, #8
 8009b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f002 fb9d 	bl	800c29c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f002 fc72 	bl	800c454 <SDMMC_CmdBlockLength>
 8009b70:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b72:	6a3b      	ldr	r3, [r7, #32]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d00c      	beq.n	8009b92 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8009ba8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009b7e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	431a      	orrs	r2, r3
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8009b9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3728      	adds	r7, #40	@ 0x28
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bdb0      	pop	{r4, r5, r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	004005ff 	.word	0x004005ff

08009bac <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b086      	sub	sp, #24
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009bb8:	f107 030c 	add.w	r3, r7, #12
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 fa7e 	bl	800a0c0 <SD_SendStatus>
 8009bc4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d005      	beq.n	8009bd8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	431a      	orrs	r2, r3
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	0a5b      	lsrs	r3, r3, #9
 8009bdc:	f003 030f 	and.w	r3, r3, #15
 8009be0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009be2:	693b      	ldr	r3, [r7, #16]
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3718      	adds	r7, #24
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c08:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8009c0a:	bf00      	nop
 8009c0c:	3714      	adds	r7, #20
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr

08009c16 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c22:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c28:	2b82      	cmp	r3, #130	@ 0x82
 8009c2a:	d111      	bne.n	8009c50 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f002 fcb9 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 8009c36:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d008      	beq.n	8009c50 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	431a      	orrs	r2, r3
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f7ff fd3a 	bl	80096c4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f022 0208 	bic.w	r2, r2, #8
 8009c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009c68:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2200      	movs	r2, #0
 8009c76:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f003 fc25 	bl	800d4c8 <HAL_SD_RxCpltCallback>
#endif
}
 8009c7e:	bf00      	nop
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
	...

08009c88 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b086      	sub	sp, #24
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c94:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f7fa f9a2 	bl	8003fe0 <HAL_DMA_GetError>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b02      	cmp	r3, #2
 8009ca0:	d03e      	beq.n	8009d20 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ca8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cb0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d002      	beq.n	8009cbe <SD_DMAError+0x36>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d12d      	bne.n	8009d1a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a19      	ldr	r2, [pc, #100]	@ (8009d28 <SD_DMAError+0xa0>)
 8009cc4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009cd4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cda:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009ce2:	6978      	ldr	r0, [r7, #20]
 8009ce4:	f7ff ff62 	bl	8009bac <HAL_SD_GetCardState>
 8009ce8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	2b06      	cmp	r3, #6
 8009cee:	d002      	beq.n	8009cf6 <SD_DMAError+0x6e>
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b05      	cmp	r3, #5
 8009cf4:	d10a      	bne.n	8009d0c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f002 fc54 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 8009d00:	4602      	mov	r2, r0
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d06:	431a      	orrs	r2, r3
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	2200      	movs	r2, #0
 8009d18:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009d1a:	6978      	ldr	r0, [r7, #20]
 8009d1c:	f7ff fcd2 	bl	80096c4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009d20:	bf00      	nop
 8009d22:	3718      	adds	r7, #24
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}
 8009d28:	004005ff 	.word	0x004005ff

08009d2c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d38:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009d42:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f7ff ff31 	bl	8009bac <HAL_SD_GetCardState>
 8009d4a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2200      	movs	r2, #0
 8009d58:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	2b06      	cmp	r3, #6
 8009d5e:	d002      	beq.n	8009d66 <SD_DMATxAbort+0x3a>
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	2b05      	cmp	r3, #5
 8009d64:	d10a      	bne.n	8009d7c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f002 fc1c 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 8009d70:	4602      	mov	r2, r0
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d76:	431a      	orrs	r2, r3
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d103      	bne.n	8009d8c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f003 fb8b 	bl	800d4a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009d8a:	e002      	b.n	8009d92 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009d8c:	68f8      	ldr	r0, [r7, #12]
 8009d8e:	f7ff fc99 	bl	80096c4 <HAL_SD_ErrorCallback>
}
 8009d92:	bf00      	nop
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}

08009d9a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b084      	sub	sp, #16
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009db0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009db2:	68f8      	ldr	r0, [r7, #12]
 8009db4:	f7ff fefa 	bl	8009bac <HAL_SD_GetCardState>
 8009db8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	2b06      	cmp	r3, #6
 8009dcc:	d002      	beq.n	8009dd4 <SD_DMARxAbort+0x3a>
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	2b05      	cmp	r3, #5
 8009dd2:	d10a      	bne.n	8009dea <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f002 fbe5 	bl	800c5a8 <SDMMC_CmdStopTransfer>
 8009dde:	4602      	mov	r2, r0
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009de4:	431a      	orrs	r2, r3
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d103      	bne.n	8009dfa <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f003 fb54 	bl	800d4a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009df8:	e002      	b.n	8009e00 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f7ff fc62 	bl	80096c4 <HAL_SD_ErrorCallback>
}
 8009e00:	bf00      	nop
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009e08:	b5b0      	push	{r4, r5, r7, lr}
 8009e0a:	b094      	sub	sp, #80	@ 0x50
 8009e0c:	af04      	add	r7, sp, #16
 8009e0e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009e10:	2301      	movs	r3, #1
 8009e12:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f002 fa97 	bl	800c34c <SDMMC_GetPowerState>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d102      	bne.n	8009e2a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009e24:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009e28:	e0b8      	b.n	8009f9c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e2e:	2b03      	cmp	r3, #3
 8009e30:	d02f      	beq.n	8009e92 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4618      	mov	r0, r3
 8009e38:	f002 fcc1 	bl	800c7be <SDMMC_CmdSendCID>
 8009e3c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d001      	beq.n	8009e48 <SD_InitCard+0x40>
    {
      return errorstate;
 8009e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e46:	e0a9      	b.n	8009f9c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f002 fac1 	bl	800c3d6 <SDMMC_GetResponse>
 8009e54:	4602      	mov	r2, r0
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2104      	movs	r1, #4
 8009e60:	4618      	mov	r0, r3
 8009e62:	f002 fab8 	bl	800c3d6 <SDMMC_GetResponse>
 8009e66:	4602      	mov	r2, r0
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2108      	movs	r1, #8
 8009e72:	4618      	mov	r0, r3
 8009e74:	f002 faaf 	bl	800c3d6 <SDMMC_GetResponse>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	210c      	movs	r1, #12
 8009e84:	4618      	mov	r0, r3
 8009e86:	f002 faa6 	bl	800c3d6 <SDMMC_GetResponse>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e96:	2b03      	cmp	r3, #3
 8009e98:	d00d      	beq.n	8009eb6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f107 020e 	add.w	r2, r7, #14
 8009ea2:	4611      	mov	r1, r2
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f002 fcc7 	bl	800c838 <SDMMC_CmdSetRelAdd>
 8009eaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <SD_InitCard+0xae>
    {
      return errorstate;
 8009eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb4:	e072      	b.n	8009f9c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eba:	2b03      	cmp	r3, #3
 8009ebc:	d036      	beq.n	8009f2c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009ebe:	89fb      	ldrh	r3, [r7, #14]
 8009ec0:	461a      	mov	r2, r3
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ece:	041b      	lsls	r3, r3, #16
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	f002 fc91 	bl	800c7fa <SDMMC_CmdSendCSD>
 8009ed8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d001      	beq.n	8009ee4 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee2:	e05b      	b.n	8009f9c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2100      	movs	r1, #0
 8009eea:	4618      	mov	r0, r3
 8009eec:	f002 fa73 	bl	800c3d6 <SDMMC_GetResponse>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2104      	movs	r1, #4
 8009efc:	4618      	mov	r0, r3
 8009efe:	f002 fa6a 	bl	800c3d6 <SDMMC_GetResponse>
 8009f02:	4602      	mov	r2, r0
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2108      	movs	r1, #8
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f002 fa61 	bl	800c3d6 <SDMMC_GetResponse>
 8009f14:	4602      	mov	r2, r0
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	210c      	movs	r1, #12
 8009f20:	4618      	mov	r0, r3
 8009f22:	f002 fa58 	bl	800c3d6 <SDMMC_GetResponse>
 8009f26:	4602      	mov	r2, r0
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2104      	movs	r1, #4
 8009f32:	4618      	mov	r0, r3
 8009f34:	f002 fa4f 	bl	800c3d6 <SDMMC_GetResponse>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	0d1a      	lsrs	r2, r3, #20
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009f40:	f107 0310 	add.w	r3, r7, #16
 8009f44:	4619      	mov	r1, r3
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f7ff fbc6 	bl	80096d8 <HAL_SD_GetCardCSD>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d002      	beq.n	8009f58 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009f52:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009f56:	e021      	b.n	8009f9c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6819      	ldr	r1, [r3, #0]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f60:	041b      	lsls	r3, r3, #16
 8009f62:	2200      	movs	r2, #0
 8009f64:	461c      	mov	r4, r3
 8009f66:	4615      	mov	r5, r2
 8009f68:	4622      	mov	r2, r4
 8009f6a:	462b      	mov	r3, r5
 8009f6c:	4608      	mov	r0, r1
 8009f6e:	f002 fb3d 	bl	800c5ec <SDMMC_CmdSelDesel>
 8009f72:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d001      	beq.n	8009f7e <SD_InitCard+0x176>
  {
    return errorstate;
 8009f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f7c:	e00e      	b.n	8009f9c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681d      	ldr	r5, [r3, #0]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	466c      	mov	r4, sp
 8009f86:	f103 0210 	add.w	r2, r3, #16
 8009f8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8009f8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009f90:	3304      	adds	r3, #4
 8009f92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009f94:	4628      	mov	r0, r5
 8009f96:	f002 f981 	bl	800c29c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3740      	adds	r7, #64	@ 0x40
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bdb0      	pop	{r4, r5, r7, pc}

08009fa4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b086      	sub	sp, #24
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fac:	2300      	movs	r3, #0
 8009fae:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	617b      	str	r3, [r7, #20]
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f002 fb38 	bl	800c632 <SDMMC_CmdGoIdleState>
 8009fc2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d001      	beq.n	8009fce <SD_PowerON+0x2a>
  {
    return errorstate;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	e072      	b.n	800a0b4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f002 fb4b 	bl	800c66e <SDMMC_CmdOperCond>
 8009fd8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d00d      	beq.n	8009ffc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4618      	mov	r0, r3
 8009fec:	f002 fb21 	bl	800c632 <SDMMC_CmdGoIdleState>
 8009ff0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d004      	beq.n	800a002 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	e05b      	b.n	800a0b4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2201      	movs	r2, #1
 800a000:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a006:	2b01      	cmp	r3, #1
 800a008:	d137      	bne.n	800a07a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2100      	movs	r1, #0
 800a010:	4618      	mov	r0, r3
 800a012:	f002 fb4b 	bl	800c6ac <SDMMC_CmdAppCommand>
 800a016:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d02d      	beq.n	800a07a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a01e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a022:	e047      	b.n	800a0b4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2100      	movs	r1, #0
 800a02a:	4618      	mov	r0, r3
 800a02c:	f002 fb3e 	bl	800c6ac <SDMMC_CmdAppCommand>
 800a030:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d001      	beq.n	800a03c <SD_PowerON+0x98>
    {
      return errorstate;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	e03b      	b.n	800a0b4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	491e      	ldr	r1, [pc, #120]	@ (800a0bc <SD_PowerON+0x118>)
 800a042:	4618      	mov	r0, r3
 800a044:	f002 fb54 	bl	800c6f0 <SDMMC_CmdAppOperCommand>
 800a048:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d002      	beq.n	800a056 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a050:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a054:	e02e      	b.n	800a0b4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	2100      	movs	r1, #0
 800a05c:	4618      	mov	r0, r3
 800a05e:	f002 f9ba 	bl	800c3d6 <SDMMC_GetResponse>
 800a062:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	0fdb      	lsrs	r3, r3, #31
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d101      	bne.n	800a070 <SD_PowerON+0xcc>
 800a06c:	2301      	movs	r3, #1
 800a06e:	e000      	b.n	800a072 <SD_PowerON+0xce>
 800a070:	2300      	movs	r3, #0
 800a072:	613b      	str	r3, [r7, #16]

    count++;
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	3301      	adds	r3, #1
 800a078:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a080:	4293      	cmp	r3, r2
 800a082:	d802      	bhi.n	800a08a <SD_PowerON+0xe6>
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d0cc      	beq.n	800a024 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a090:	4293      	cmp	r3, r2
 800a092:	d902      	bls.n	800a09a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a094:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a098:	e00c      	b.n	800a0b4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d003      	beq.n	800a0ac <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	645a      	str	r2, [r3, #68]	@ 0x44
 800a0aa:	e002      	b.n	800a0b2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3718      	adds	r7, #24
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	c1100000 	.word	0xc1100000

0800a0c0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d102      	bne.n	800a0d6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a0d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0d4:	e018      	b.n	800a108 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0de:	041b      	lsls	r3, r3, #16
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	4610      	mov	r0, r2
 800a0e4:	f002 fbc9 	bl	800c87a <SDMMC_CmdSendStatus>
 800a0e8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d001      	beq.n	800a0f4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	e009      	b.n	800a108 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f002 f96b 	bl	800c3d6 <SDMMC_GetResponse>
 800a100:	4602      	mov	r2, r0
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a106:	2300      	movs	r3, #0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3710      	adds	r7, #16
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b086      	sub	sp, #24
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a118:	2300      	movs	r3, #0
 800a11a:	60fb      	str	r3, [r7, #12]
 800a11c:	2300      	movs	r3, #0
 800a11e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2100      	movs	r1, #0
 800a126:	4618      	mov	r0, r3
 800a128:	f002 f955 	bl	800c3d6 <SDMMC_GetResponse>
 800a12c:	4603      	mov	r3, r0
 800a12e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a132:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a136:	d102      	bne.n	800a13e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a138:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a13c:	e02f      	b.n	800a19e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a13e:	f107 030c 	add.w	r3, r7, #12
 800a142:	4619      	mov	r1, r3
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 f879 	bl	800a23c <SD_FindSCR>
 800a14a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d001      	beq.n	800a156 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	e023      	b.n	800a19e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d01c      	beq.n	800a19a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a168:	041b      	lsls	r3, r3, #16
 800a16a:	4619      	mov	r1, r3
 800a16c:	4610      	mov	r0, r2
 800a16e:	f002 fa9d 	bl	800c6ac <SDMMC_CmdAppCommand>
 800a172:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	e00f      	b.n	800a19e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	2102      	movs	r1, #2
 800a184:	4618      	mov	r0, r3
 800a186:	f002 fad7 	bl	800c738 <SDMMC_CmdBusWidth>
 800a18a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d001      	beq.n	800a196 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	e003      	b.n	800a19e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a196:	2300      	movs	r3, #0
 800a198:	e001      	b.n	800a19e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a19a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3718      	adds	r7, #24
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}

0800a1a6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a1a6:	b580      	push	{r7, lr}
 800a1a8:	b086      	sub	sp, #24
 800a1aa:	af00      	add	r7, sp, #0
 800a1ac:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2100      	movs	r1, #0
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f002 f90a 	bl	800c3d6 <SDMMC_GetResponse>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1cc:	d102      	bne.n	800a1d4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a1ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1d2:	e02f      	b.n	800a234 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a1d4:	f107 030c 	add.w	r3, r7, #12
 800a1d8:	4619      	mov	r1, r3
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 f82e 	bl	800a23c <SD_FindSCR>
 800a1e0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d001      	beq.n	800a1ec <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	e023      	b.n	800a234 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d01c      	beq.n	800a230 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681a      	ldr	r2, [r3, #0]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1fe:	041b      	lsls	r3, r3, #16
 800a200:	4619      	mov	r1, r3
 800a202:	4610      	mov	r0, r2
 800a204:	f002 fa52 	bl	800c6ac <SDMMC_CmdAppCommand>
 800a208:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	e00f      	b.n	800a234 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	2100      	movs	r1, #0
 800a21a:	4618      	mov	r0, r3
 800a21c:	f002 fa8c 	bl	800c738 <SDMMC_CmdBusWidth>
 800a220:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d001      	beq.n	800a22c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	e003      	b.n	800a234 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a22c:	2300      	movs	r3, #0
 800a22e:	e001      	b.n	800a234 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a230:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a234:	4618      	mov	r0, r3
 800a236:	3718      	adds	r7, #24
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a23c:	b590      	push	{r4, r7, lr}
 800a23e:	b08f      	sub	sp, #60	@ 0x3c
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a246:	f7f8 ff07 	bl	8003058 <HAL_GetTick>
 800a24a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800a24c:	2300      	movs	r3, #0
 800a24e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a250:	2300      	movs	r3, #0
 800a252:	60bb      	str	r3, [r7, #8]
 800a254:	2300      	movs	r3, #0
 800a256:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2108      	movs	r1, #8
 800a262:	4618      	mov	r0, r3
 800a264:	f002 f8f6 	bl	800c454 <SDMMC_CmdBlockLength>
 800a268:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d001      	beq.n	800a274 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a272:	e0b2      	b.n	800a3da <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a27c:	041b      	lsls	r3, r3, #16
 800a27e:	4619      	mov	r1, r3
 800a280:	4610      	mov	r0, r2
 800a282:	f002 fa13 	bl	800c6ac <SDMMC_CmdAppCommand>
 800a286:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d001      	beq.n	800a292 <SD_FindSCR+0x56>
  {
    return errorstate;
 800a28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a290:	e0a3      	b.n	800a3da <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a292:	f04f 33ff 	mov.w	r3, #4294967295
 800a296:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a298:	2308      	movs	r3, #8
 800a29a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a29c:	2330      	movs	r3, #48	@ 0x30
 800a29e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a2a0:	2302      	movs	r3, #2
 800a2a2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f107 0210 	add.w	r2, r7, #16
 800a2b4:	4611      	mov	r1, r2
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f002 f8a0 	bl	800c3fc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f002 fa5b 	bl	800c77c <SDMMC_CmdSendSCR>
 800a2c6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d02a      	beq.n	800a324 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800a2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d0:	e083      	b.n	800a3da <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d00f      	beq.n	800a300 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6819      	ldr	r1, [r3, #0]
 800a2e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	f107 0208 	add.w	r2, r7, #8
 800a2ec:	18d4      	adds	r4, r2, r3
 800a2ee:	4608      	mov	r0, r1
 800a2f0:	f002 f800 	bl	800c2f4 <SDMMC_ReadFIFO>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	6023      	str	r3, [r4, #0]
      index++;
 800a2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2fe:	e006      	b.n	800a30e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a306:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d012      	beq.n	800a334 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a30e:	f7f8 fea3 	bl	8003058 <HAL_GetTick>
 800a312:	4602      	mov	r2, r0
 800a314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a316:	1ad3      	subs	r3, r2, r3
 800a318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a31c:	d102      	bne.n	800a324 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a31e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a322:	e05a      	b.n	800a3da <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a32a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0cf      	beq.n	800a2d2 <SD_FindSCR+0x96>
 800a332:	e000      	b.n	800a336 <SD_FindSCR+0xfa>
      break;
 800a334:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a33c:	f003 0308 	and.w	r3, r3, #8
 800a340:	2b00      	cmp	r3, #0
 800a342:	d005      	beq.n	800a350 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2208      	movs	r2, #8
 800a34a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a34c:	2308      	movs	r3, #8
 800a34e:	e044      	b.n	800a3da <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a356:	f003 0302 	and.w	r3, r3, #2
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2202      	movs	r2, #2
 800a364:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a366:	2302      	movs	r3, #2
 800a368:	e037      	b.n	800a3da <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a370:	f003 0320 	and.w	r3, r3, #32
 800a374:	2b00      	cmp	r3, #0
 800a376:	d005      	beq.n	800a384 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2220      	movs	r2, #32
 800a37e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a380:	2320      	movs	r3, #32
 800a382:	e02a      	b.n	800a3da <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a38c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	061a      	lsls	r2, r3, #24
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	021b      	lsls	r3, r3, #8
 800a396:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a39a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	0a1b      	lsrs	r3, r3, #8
 800a3a0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a3a4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	0e1b      	lsrs	r3, r3, #24
 800a3aa:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a3ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3ae:	601a      	str	r2, [r3, #0]
    scr++;
 800a3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3b2:	3304      	adds	r3, #4
 800a3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	061a      	lsls	r2, r3, #24
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	021b      	lsls	r3, r3, #8
 800a3be:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a3c2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	0a1b      	lsrs	r3, r3, #8
 800a3c8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a3cc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	0e1b      	lsrs	r3, r3, #24
 800a3d2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3d6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	373c      	adds	r7, #60	@ 0x3c
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd90      	pop	{r4, r7, pc}

0800a3e2 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b086      	sub	sp, #24
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ee:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3f4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d03f      	beq.n	800a47c <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	617b      	str	r3, [r7, #20]
 800a400:	e033      	b.n	800a46a <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4618      	mov	r0, r3
 800a408:	f001 ff74 	bl	800c2f4 <SDMMC_ReadFIFO>
 800a40c:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	b2da      	uxtb	r2, r3
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	3301      	adds	r3, #1
 800a41a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	3b01      	subs	r3, #1
 800a420:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	0a1b      	lsrs	r3, r3, #8
 800a426:	b2da      	uxtb	r2, r3
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	3301      	adds	r3, #1
 800a430:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	3b01      	subs	r3, #1
 800a436:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	0c1b      	lsrs	r3, r3, #16
 800a43c:	b2da      	uxtb	r2, r3
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	3301      	adds	r3, #1
 800a446:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	0e1b      	lsrs	r3, r3, #24
 800a452:	b2da      	uxtb	r2, r3
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3301      	adds	r3, #1
 800a45c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	3b01      	subs	r3, #1
 800a462:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	3301      	adds	r3, #1
 800a468:	617b      	str	r3, [r7, #20]
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	2b07      	cmp	r3, #7
 800a46e:	d9c8      	bls.n	800a402 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	693a      	ldr	r2, [r7, #16]
 800a47a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800a47c:	bf00      	nop
 800a47e:	3718      	adds	r7, #24
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6a1b      	ldr	r3, [r3, #32]
 800a490:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a496:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d043      	beq.n	800a526 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800a49e:	2300      	movs	r3, #0
 800a4a0:	617b      	str	r3, [r7, #20]
 800a4a2:	e037      	b.n	800a514 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	021a      	lsls	r2, r3, #8
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	041a      	lsls	r2, r3, #16
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	781b      	ldrb	r3, [r3, #0]
 800a4ea:	061a      	lsls	r2, r3, #24
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f107 0208 	add.w	r2, r7, #8
 800a506:	4611      	mov	r1, r2
 800a508:	4618      	mov	r0, r3
 800a50a:	f001 ff00 	bl	800c30e <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	3301      	adds	r3, #1
 800a512:	617b      	str	r3, [r7, #20]
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	2b07      	cmp	r3, #7
 800a518:	d9c4      	bls.n	800a4a4 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800a526:	bf00      	nop
 800a528:	3718      	adds	r7, #24
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}

0800a52e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a52e:	b580      	push	{r7, lr}
 800a530:	b082      	sub	sp, #8
 800a532:	af00      	add	r7, sp, #0
 800a534:	6078      	str	r0, [r7, #4]
 800a536:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d101      	bne.n	800a542 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e025      	b.n	800a58e <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d106      	bne.n	800a55c <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7f8 fb4a 	bl	8002bf0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2202      	movs	r2, #2
 800a560:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	3304      	adds	r3, #4
 800a56c:	4619      	mov	r1, r3
 800a56e:	4610      	mov	r0, r2
 800a570:	f001 fdce 	bl	800c110 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6818      	ldr	r0, [r3, #0]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6839      	ldr	r1, [r7, #0]
 800a580:	f001 fe22 	bl	800c1c8 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a58c:	2300      	movs	r3, #0
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3708      	adds	r7, #8
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
	...

0800a598 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e04c      	b.n	800a644 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d106      	bne.n	800a5c4 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7f7 fffe 	bl	80025c0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	681a      	ldr	r2, [r3, #0]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f022 0203 	bic.w	r2, r2, #3
 800a5da:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800a5e4:	68fa      	ldr	r2, [r7, #12]
 800a5e6:	4b19      	ldr	r3, [pc, #100]	@ (800a64c <HAL_SPDIFRX_Init+0xb4>)
 800a5e8:	4013      	ands	r3, r2
 800a5ea:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800a5f4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800a5fa:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800a600:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800a606:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800a60c:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800a612:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800a618:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800a61e:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800a624:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800a626:	68fa      	ldr	r2, [r7, #12]
 800a628:	4313      	orrs	r3, r2
 800a62a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800a642:	2300      	movs	r3, #0
}
 800a644:	4618      	mov	r0, r3
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}
 800a64c:	fff88407 	.word	0xfff88407

0800a650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b082      	sub	sp, #8
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d101      	bne.n	800a662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	e049      	b.n	800a6f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d106      	bne.n	800a67c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f7f8 f806 	bl	8002688 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2202      	movs	r2, #2
 800a680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	3304      	adds	r3, #4
 800a68c:	4619      	mov	r1, r3
 800a68e:	4610      	mov	r0, r2
 800a690:	f000 fc2a 	bl	800aee8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a6f4:	2300      	movs	r3, #0
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3708      	adds	r7, #8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
	...

0800a700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	2b01      	cmp	r3, #1
 800a712:	d001      	beq.n	800a718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e054      	b.n	800a7c2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2202      	movs	r2, #2
 800a71c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	68da      	ldr	r2, [r3, #12]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f042 0201 	orr.w	r2, r2, #1
 800a72e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a26      	ldr	r2, [pc, #152]	@ (800a7d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d022      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a742:	d01d      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a22      	ldr	r2, [pc, #136]	@ (800a7d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d018      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a21      	ldr	r2, [pc, #132]	@ (800a7d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d013      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a1f      	ldr	r2, [pc, #124]	@ (800a7dc <HAL_TIM_Base_Start_IT+0xdc>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d00e      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	4a1e      	ldr	r2, [pc, #120]	@ (800a7e0 <HAL_TIM_Base_Start_IT+0xe0>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d009      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a1c      	ldr	r2, [pc, #112]	@ (800a7e4 <HAL_TIM_Base_Start_IT+0xe4>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d004      	beq.n	800a780 <HAL_TIM_Base_Start_IT+0x80>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4a1b      	ldr	r2, [pc, #108]	@ (800a7e8 <HAL_TIM_Base_Start_IT+0xe8>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d115      	bne.n	800a7ac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	689a      	ldr	r2, [r3, #8]
 800a786:	4b19      	ldr	r3, [pc, #100]	@ (800a7ec <HAL_TIM_Base_Start_IT+0xec>)
 800a788:	4013      	ands	r3, r2
 800a78a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2b06      	cmp	r3, #6
 800a790:	d015      	beq.n	800a7be <HAL_TIM_Base_Start_IT+0xbe>
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a798:	d011      	beq.n	800a7be <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f042 0201 	orr.w	r2, r2, #1
 800a7a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7aa:	e008      	b.n	800a7be <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0201 	orr.w	r2, r2, #1
 800a7ba:	601a      	str	r2, [r3, #0]
 800a7bc:	e000      	b.n	800a7c0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	40010000 	.word	0x40010000
 800a7d4:	40000400 	.word	0x40000400
 800a7d8:	40000800 	.word	0x40000800
 800a7dc:	40000c00 	.word	0x40000c00
 800a7e0:	40010400 	.word	0x40010400
 800a7e4:	40014000 	.word	0x40014000
 800a7e8:	40001800 	.word	0x40001800
 800a7ec:	00010007 	.word	0x00010007

0800a7f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b082      	sub	sp, #8
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d101      	bne.n	800a802 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a7fe:	2301      	movs	r3, #1
 800a800:	e049      	b.n	800a896 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d106      	bne.n	800a81c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2200      	movs	r2, #0
 800a812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7f7 ffa4 	bl	8002764 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2202      	movs	r2, #2
 800a820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	3304      	adds	r3, #4
 800a82c:	4619      	mov	r1, r3
 800a82e:	4610      	mov	r0, r2
 800a830:	f000 fb5a 	bl	800aee8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2201      	movs	r2, #1
 800a858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2201      	movs	r2, #1
 800a880:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2201      	movs	r2, #1
 800a888:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3708      	adds	r7, #8
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b082      	sub	sp, #8
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	f003 0302 	and.w	r3, r3, #2
 800a8b0:	2b02      	cmp	r3, #2
 800a8b2:	d122      	bne.n	800a8fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	f003 0302 	and.w	r3, r3, #2
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d11b      	bne.n	800a8fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f06f 0202 	mvn.w	r2, #2
 800a8ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	699b      	ldr	r3, [r3, #24]
 800a8d8:	f003 0303 	and.w	r3, r3, #3
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d003      	beq.n	800a8e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 fae3 	bl	800aeac <HAL_TIM_IC_CaptureCallback>
 800a8e6:	e005      	b.n	800a8f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fad5 	bl	800ae98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fae6 	bl	800aec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	f003 0304 	and.w	r3, r3, #4
 800a904:	2b04      	cmp	r3, #4
 800a906:	d122      	bne.n	800a94e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	f003 0304 	and.w	r3, r3, #4
 800a912:	2b04      	cmp	r3, #4
 800a914:	d11b      	bne.n	800a94e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f06f 0204 	mvn.w	r2, #4
 800a91e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2202      	movs	r2, #2
 800a924:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a930:	2b00      	cmp	r3, #0
 800a932:	d003      	beq.n	800a93c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fab9 	bl	800aeac <HAL_TIM_IC_CaptureCallback>
 800a93a:	e005      	b.n	800a948 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 faab 	bl	800ae98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 fabc 	bl	800aec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	691b      	ldr	r3, [r3, #16]
 800a954:	f003 0308 	and.w	r3, r3, #8
 800a958:	2b08      	cmp	r3, #8
 800a95a:	d122      	bne.n	800a9a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	f003 0308 	and.w	r3, r3, #8
 800a966:	2b08      	cmp	r3, #8
 800a968:	d11b      	bne.n	800a9a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f06f 0208 	mvn.w	r2, #8
 800a972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2204      	movs	r2, #4
 800a978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	69db      	ldr	r3, [r3, #28]
 800a980:	f003 0303 	and.w	r3, r3, #3
 800a984:	2b00      	cmp	r3, #0
 800a986:	d003      	beq.n	800a990 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 fa8f 	bl	800aeac <HAL_TIM_IC_CaptureCallback>
 800a98e:	e005      	b.n	800a99c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 fa81 	bl	800ae98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 fa92 	bl	800aec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2200      	movs	r2, #0
 800a9a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	691b      	ldr	r3, [r3, #16]
 800a9a8:	f003 0310 	and.w	r3, r3, #16
 800a9ac:	2b10      	cmp	r3, #16
 800a9ae:	d122      	bne.n	800a9f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	68db      	ldr	r3, [r3, #12]
 800a9b6:	f003 0310 	and.w	r3, r3, #16
 800a9ba:	2b10      	cmp	r3, #16
 800a9bc:	d11b      	bne.n	800a9f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f06f 0210 	mvn.w	r2, #16
 800a9c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2208      	movs	r2, #8
 800a9cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	69db      	ldr	r3, [r3, #28]
 800a9d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d003      	beq.n	800a9e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fa65 	bl	800aeac <HAL_TIM_IC_CaptureCallback>
 800a9e2:	e005      	b.n	800a9f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f000 fa57 	bl	800ae98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 fa68 	bl	800aec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	691b      	ldr	r3, [r3, #16]
 800a9fc:	f003 0301 	and.w	r3, r3, #1
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d10e      	bne.n	800aa22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	f003 0301 	and.w	r3, r3, #1
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d107      	bne.n	800aa22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f06f 0201 	mvn.w	r2, #1
 800aa1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f7f7 f881 	bl	8001b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	691b      	ldr	r3, [r3, #16]
 800aa28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa2c:	2b80      	cmp	r3, #128	@ 0x80
 800aa2e:	d10e      	bne.n	800aa4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa3a:	2b80      	cmp	r3, #128	@ 0x80
 800aa3c:	d107      	bne.n	800aa4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aa46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 fefb 	bl	800b844 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa5c:	d10e      	bne.n	800aa7c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	68db      	ldr	r3, [r3, #12]
 800aa64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa68:	2b80      	cmp	r3, #128	@ 0x80
 800aa6a:	d107      	bne.n	800aa7c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aa74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 feee 	bl	800b858 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	691b      	ldr	r3, [r3, #16]
 800aa82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa86:	2b40      	cmp	r3, #64	@ 0x40
 800aa88:	d10e      	bne.n	800aaa8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68db      	ldr	r3, [r3, #12]
 800aa90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa94:	2b40      	cmp	r3, #64	@ 0x40
 800aa96:	d107      	bne.n	800aaa8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aaa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fa16 	bl	800aed4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	f003 0320 	and.w	r3, r3, #32
 800aab2:	2b20      	cmp	r3, #32
 800aab4:	d10e      	bne.n	800aad4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	f003 0320 	and.w	r3, r3, #32
 800aac0:	2b20      	cmp	r3, #32
 800aac2:	d107      	bne.n	800aad4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f06f 0220 	mvn.w	r2, #32
 800aacc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 feae 	bl	800b830 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aad4:	bf00      	nop
 800aad6:	3708      	adds	r7, #8
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b086      	sub	sp, #24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aae8:	2300      	movs	r3, #0
 800aaea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d101      	bne.n	800aafa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aaf6:	2302      	movs	r3, #2
 800aaf8:	e0ff      	b.n	800acfa <HAL_TIM_PWM_ConfigChannel+0x21e>
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2b14      	cmp	r3, #20
 800ab06:	f200 80f0 	bhi.w	800acea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ab0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ab10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ab0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab10:	0800ab65 	.word	0x0800ab65
 800ab14:	0800aceb 	.word	0x0800aceb
 800ab18:	0800aceb 	.word	0x0800aceb
 800ab1c:	0800aceb 	.word	0x0800aceb
 800ab20:	0800aba5 	.word	0x0800aba5
 800ab24:	0800aceb 	.word	0x0800aceb
 800ab28:	0800aceb 	.word	0x0800aceb
 800ab2c:	0800aceb 	.word	0x0800aceb
 800ab30:	0800abe7 	.word	0x0800abe7
 800ab34:	0800aceb 	.word	0x0800aceb
 800ab38:	0800aceb 	.word	0x0800aceb
 800ab3c:	0800aceb 	.word	0x0800aceb
 800ab40:	0800ac27 	.word	0x0800ac27
 800ab44:	0800aceb 	.word	0x0800aceb
 800ab48:	0800aceb 	.word	0x0800aceb
 800ab4c:	0800aceb 	.word	0x0800aceb
 800ab50:	0800ac69 	.word	0x0800ac69
 800ab54:	0800aceb 	.word	0x0800aceb
 800ab58:	0800aceb 	.word	0x0800aceb
 800ab5c:	0800aceb 	.word	0x0800aceb
 800ab60:	0800aca9 	.word	0x0800aca9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	68b9      	ldr	r1, [r7, #8]
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f000 fa5c 	bl	800b028 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	699a      	ldr	r2, [r3, #24]
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f042 0208 	orr.w	r2, r2, #8
 800ab7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	699a      	ldr	r2, [r3, #24]
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f022 0204 	bic.w	r2, r2, #4
 800ab8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	6999      	ldr	r1, [r3, #24]
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	691a      	ldr	r2, [r3, #16]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	430a      	orrs	r2, r1
 800aba0:	619a      	str	r2, [r3, #24]
      break;
 800aba2:	e0a5      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	68b9      	ldr	r1, [r7, #8]
 800abaa:	4618      	mov	r0, r3
 800abac:	f000 faae 	bl	800b10c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	699a      	ldr	r2, [r3, #24]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800abbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	699a      	ldr	r2, [r3, #24]
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	6999      	ldr	r1, [r3, #24]
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	691b      	ldr	r3, [r3, #16]
 800abda:	021a      	lsls	r2, r3, #8
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	430a      	orrs	r2, r1
 800abe2:	619a      	str	r2, [r3, #24]
      break;
 800abe4:	e084      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	68b9      	ldr	r1, [r7, #8]
 800abec:	4618      	mov	r0, r3
 800abee:	f000 fb05 	bl	800b1fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	69da      	ldr	r2, [r3, #28]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f042 0208 	orr.w	r2, r2, #8
 800ac00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	69da      	ldr	r2, [r3, #28]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f022 0204 	bic.w	r2, r2, #4
 800ac10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	69d9      	ldr	r1, [r3, #28]
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	691a      	ldr	r2, [r3, #16]
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	430a      	orrs	r2, r1
 800ac22:	61da      	str	r2, [r3, #28]
      break;
 800ac24:	e064      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	68b9      	ldr	r1, [r7, #8]
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f000 fb5b 	bl	800b2e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	69da      	ldr	r2, [r3, #28]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	69da      	ldr	r2, [r3, #28]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	69d9      	ldr	r1, [r3, #28]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	691b      	ldr	r3, [r3, #16]
 800ac5c:	021a      	lsls	r2, r3, #8
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	430a      	orrs	r2, r1
 800ac64:	61da      	str	r2, [r3, #28]
      break;
 800ac66:	e043      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68b9      	ldr	r1, [r7, #8]
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f000 fb92 	bl	800b398 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f042 0208 	orr.w	r2, r2, #8
 800ac82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f022 0204 	bic.w	r2, r2, #4
 800ac92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	691a      	ldr	r2, [r3, #16]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	430a      	orrs	r2, r1
 800aca4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800aca6:	e023      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	68b9      	ldr	r1, [r7, #8]
 800acae:	4618      	mov	r0, r3
 800acb0:	f000 fbc4 	bl	800b43c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800acc2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800acd2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	021a      	lsls	r2, r3, #8
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	430a      	orrs	r2, r1
 800ace6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ace8:	e002      	b.n	800acf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	75fb      	strb	r3, [r7, #23]
      break;
 800acee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2200      	movs	r2, #0
 800acf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800acf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3718      	adds	r7, #24
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop

0800ad04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d101      	bne.n	800ad20 <HAL_TIM_ConfigClockSource+0x1c>
 800ad1c:	2302      	movs	r3, #2
 800ad1e:	e0b4      	b.n	800ae8a <HAL_TIM_ConfigClockSource+0x186>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2201      	movs	r2, #1
 800ad24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2202      	movs	r2, #2
 800ad2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad38:	68ba      	ldr	r2, [r7, #8]
 800ad3a:	4b56      	ldr	r3, [pc, #344]	@ (800ae94 <HAL_TIM_ConfigClockSource+0x190>)
 800ad3c:	4013      	ands	r3, r2
 800ad3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	68ba      	ldr	r2, [r7, #8]
 800ad4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad58:	d03e      	beq.n	800add8 <HAL_TIM_ConfigClockSource+0xd4>
 800ad5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad5e:	f200 8087 	bhi.w	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad66:	f000 8086 	beq.w	800ae76 <HAL_TIM_ConfigClockSource+0x172>
 800ad6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad6e:	d87f      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad70:	2b70      	cmp	r3, #112	@ 0x70
 800ad72:	d01a      	beq.n	800adaa <HAL_TIM_ConfigClockSource+0xa6>
 800ad74:	2b70      	cmp	r3, #112	@ 0x70
 800ad76:	d87b      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad78:	2b60      	cmp	r3, #96	@ 0x60
 800ad7a:	d050      	beq.n	800ae1e <HAL_TIM_ConfigClockSource+0x11a>
 800ad7c:	2b60      	cmp	r3, #96	@ 0x60
 800ad7e:	d877      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad80:	2b50      	cmp	r3, #80	@ 0x50
 800ad82:	d03c      	beq.n	800adfe <HAL_TIM_ConfigClockSource+0xfa>
 800ad84:	2b50      	cmp	r3, #80	@ 0x50
 800ad86:	d873      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad88:	2b40      	cmp	r3, #64	@ 0x40
 800ad8a:	d058      	beq.n	800ae3e <HAL_TIM_ConfigClockSource+0x13a>
 800ad8c:	2b40      	cmp	r3, #64	@ 0x40
 800ad8e:	d86f      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad90:	2b30      	cmp	r3, #48	@ 0x30
 800ad92:	d064      	beq.n	800ae5e <HAL_TIM_ConfigClockSource+0x15a>
 800ad94:	2b30      	cmp	r3, #48	@ 0x30
 800ad96:	d86b      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ad98:	2b20      	cmp	r3, #32
 800ad9a:	d060      	beq.n	800ae5e <HAL_TIM_ConfigClockSource+0x15a>
 800ad9c:	2b20      	cmp	r3, #32
 800ad9e:	d867      	bhi.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d05c      	beq.n	800ae5e <HAL_TIM_ConfigClockSource+0x15a>
 800ada4:	2b10      	cmp	r3, #16
 800ada6:	d05a      	beq.n	800ae5e <HAL_TIM_ConfigClockSource+0x15a>
 800ada8:	e062      	b.n	800ae70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800adba:	f000 fc0d 	bl	800b5d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800adcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68ba      	ldr	r2, [r7, #8]
 800add4:	609a      	str	r2, [r3, #8]
      break;
 800add6:	e04f      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ade8:	f000 fbf6 	bl	800b5d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	689a      	ldr	r2, [r3, #8]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800adfa:	609a      	str	r2, [r3, #8]
      break;
 800adfc:	e03c      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	f000 fb6a 	bl	800b4e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2150      	movs	r1, #80	@ 0x50
 800ae16:	4618      	mov	r0, r3
 800ae18:	f000 fbc3 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ae1c:	e02c      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	f000 fb89 	bl	800b542 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2160      	movs	r1, #96	@ 0x60
 800ae36:	4618      	mov	r0, r3
 800ae38:	f000 fbb3 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ae3c:	e01c      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f000 fb4a 	bl	800b4e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	2140      	movs	r1, #64	@ 0x40
 800ae56:	4618      	mov	r0, r3
 800ae58:	f000 fba3 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ae5c:	e00c      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681a      	ldr	r2, [r3, #0]
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4619      	mov	r1, r3
 800ae68:	4610      	mov	r0, r2
 800ae6a:	f000 fb9a 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ae6e:	e003      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ae70:	2301      	movs	r3, #1
 800ae72:	73fb      	strb	r3, [r7, #15]
      break;
 800ae74:	e000      	b.n	800ae78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ae76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ae88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	fffeff88 	.word	0xfffeff88

0800ae98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aea0:	bf00      	nop
 800aea2:	370c      	adds	r7, #12
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr

0800aeac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aeb4:	bf00      	nop
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b085      	sub	sp, #20
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	4a40      	ldr	r2, [pc, #256]	@ (800affc <TIM_Base_SetConfig+0x114>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d013      	beq.n	800af28 <TIM_Base_SetConfig+0x40>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af06:	d00f      	beq.n	800af28 <TIM_Base_SetConfig+0x40>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a3d      	ldr	r2, [pc, #244]	@ (800b000 <TIM_Base_SetConfig+0x118>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d00b      	beq.n	800af28 <TIM_Base_SetConfig+0x40>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a3c      	ldr	r2, [pc, #240]	@ (800b004 <TIM_Base_SetConfig+0x11c>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d007      	beq.n	800af28 <TIM_Base_SetConfig+0x40>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a3b      	ldr	r2, [pc, #236]	@ (800b008 <TIM_Base_SetConfig+0x120>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d003      	beq.n	800af28 <TIM_Base_SetConfig+0x40>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a3a      	ldr	r2, [pc, #232]	@ (800b00c <TIM_Base_SetConfig+0x124>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d108      	bne.n	800af3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	68fa      	ldr	r2, [r7, #12]
 800af36:	4313      	orrs	r3, r2
 800af38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4a2f      	ldr	r2, [pc, #188]	@ (800affc <TIM_Base_SetConfig+0x114>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d02b      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af48:	d027      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	4a2c      	ldr	r2, [pc, #176]	@ (800b000 <TIM_Base_SetConfig+0x118>)
 800af4e:	4293      	cmp	r3, r2
 800af50:	d023      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	4a2b      	ldr	r2, [pc, #172]	@ (800b004 <TIM_Base_SetConfig+0x11c>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d01f      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	4a2a      	ldr	r2, [pc, #168]	@ (800b008 <TIM_Base_SetConfig+0x120>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d01b      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	4a29      	ldr	r2, [pc, #164]	@ (800b00c <TIM_Base_SetConfig+0x124>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d017      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a28      	ldr	r2, [pc, #160]	@ (800b010 <TIM_Base_SetConfig+0x128>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d013      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a27      	ldr	r2, [pc, #156]	@ (800b014 <TIM_Base_SetConfig+0x12c>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d00f      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a26      	ldr	r2, [pc, #152]	@ (800b018 <TIM_Base_SetConfig+0x130>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d00b      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a25      	ldr	r2, [pc, #148]	@ (800b01c <TIM_Base_SetConfig+0x134>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d007      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a24      	ldr	r2, [pc, #144]	@ (800b020 <TIM_Base_SetConfig+0x138>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d003      	beq.n	800af9a <TIM_Base_SetConfig+0xb2>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a23      	ldr	r2, [pc, #140]	@ (800b024 <TIM_Base_SetConfig+0x13c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d108      	bne.n	800afac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	68fa      	ldr	r2, [r7, #12]
 800afa8:	4313      	orrs	r3, r2
 800afaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	695b      	ldr	r3, [r3, #20]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	689a      	ldr	r2, [r3, #8]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	4a0a      	ldr	r2, [pc, #40]	@ (800affc <TIM_Base_SetConfig+0x114>)
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d003      	beq.n	800afe0 <TIM_Base_SetConfig+0xf8>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	4a0c      	ldr	r2, [pc, #48]	@ (800b00c <TIM_Base_SetConfig+0x124>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d103      	bne.n	800afe8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	691a      	ldr	r2, [r3, #16]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2201      	movs	r2, #1
 800afec:	615a      	str	r2, [r3, #20]
}
 800afee:	bf00      	nop
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	40010000 	.word	0x40010000
 800b000:	40000400 	.word	0x40000400
 800b004:	40000800 	.word	0x40000800
 800b008:	40000c00 	.word	0x40000c00
 800b00c:	40010400 	.word	0x40010400
 800b010:	40014000 	.word	0x40014000
 800b014:	40014400 	.word	0x40014400
 800b018:	40014800 	.word	0x40014800
 800b01c:	40001800 	.word	0x40001800
 800b020:	40001c00 	.word	0x40001c00
 800b024:	40002000 	.word	0x40002000

0800b028 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6a1b      	ldr	r3, [r3, #32]
 800b036:	f023 0201 	bic.w	r2, r3, #1
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6a1b      	ldr	r3, [r3, #32]
 800b042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	699b      	ldr	r3, [r3, #24]
 800b04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b050:	68fa      	ldr	r2, [r7, #12]
 800b052:	4b2b      	ldr	r3, [pc, #172]	@ (800b100 <TIM_OC1_SetConfig+0xd8>)
 800b054:	4013      	ands	r3, r2
 800b056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f023 0303 	bic.w	r3, r3, #3
 800b05e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	68fa      	ldr	r2, [r7, #12]
 800b066:	4313      	orrs	r3, r2
 800b068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	f023 0302 	bic.w	r3, r3, #2
 800b070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	4313      	orrs	r3, r2
 800b07a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a21      	ldr	r2, [pc, #132]	@ (800b104 <TIM_OC1_SetConfig+0xdc>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d003      	beq.n	800b08c <TIM_OC1_SetConfig+0x64>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a20      	ldr	r2, [pc, #128]	@ (800b108 <TIM_OC1_SetConfig+0xe0>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d10c      	bne.n	800b0a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	f023 0308 	bic.w	r3, r3, #8
 800b092:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	68db      	ldr	r3, [r3, #12]
 800b098:	697a      	ldr	r2, [r7, #20]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	f023 0304 	bic.w	r3, r3, #4
 800b0a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	4a16      	ldr	r2, [pc, #88]	@ (800b104 <TIM_OC1_SetConfig+0xdc>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d003      	beq.n	800b0b6 <TIM_OC1_SetConfig+0x8e>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	4a15      	ldr	r2, [pc, #84]	@ (800b108 <TIM_OC1_SetConfig+0xe0>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d111      	bne.n	800b0da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b0bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b0c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	695b      	ldr	r3, [r3, #20]
 800b0ca:	693a      	ldr	r2, [r7, #16]
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	699b      	ldr	r3, [r3, #24]
 800b0d4:	693a      	ldr	r2, [r7, #16]
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	693a      	ldr	r2, [r7, #16]
 800b0de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	685a      	ldr	r2, [r3, #4]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	697a      	ldr	r2, [r7, #20]
 800b0f2:	621a      	str	r2, [r3, #32]
}
 800b0f4:	bf00      	nop
 800b0f6:	371c      	adds	r7, #28
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	fffeff8f 	.word	0xfffeff8f
 800b104:	40010000 	.word	0x40010000
 800b108:	40010400 	.word	0x40010400

0800b10c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b10c:	b480      	push	{r7}
 800b10e:	b087      	sub	sp, #28
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a1b      	ldr	r3, [r3, #32]
 800b11a:	f023 0210 	bic.w	r2, r3, #16
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6a1b      	ldr	r3, [r3, #32]
 800b126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	699b      	ldr	r3, [r3, #24]
 800b132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	4b2e      	ldr	r3, [pc, #184]	@ (800b1f0 <TIM_OC2_SetConfig+0xe4>)
 800b138:	4013      	ands	r3, r2
 800b13a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	021b      	lsls	r3, r3, #8
 800b14a:	68fa      	ldr	r2, [r7, #12]
 800b14c:	4313      	orrs	r3, r2
 800b14e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	f023 0320 	bic.w	r3, r3, #32
 800b156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	689b      	ldr	r3, [r3, #8]
 800b15c:	011b      	lsls	r3, r3, #4
 800b15e:	697a      	ldr	r2, [r7, #20]
 800b160:	4313      	orrs	r3, r2
 800b162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	4a23      	ldr	r2, [pc, #140]	@ (800b1f4 <TIM_OC2_SetConfig+0xe8>)
 800b168:	4293      	cmp	r3, r2
 800b16a:	d003      	beq.n	800b174 <TIM_OC2_SetConfig+0x68>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	4a22      	ldr	r2, [pc, #136]	@ (800b1f8 <TIM_OC2_SetConfig+0xec>)
 800b170:	4293      	cmp	r3, r2
 800b172:	d10d      	bne.n	800b190 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b17a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	68db      	ldr	r3, [r3, #12]
 800b180:	011b      	lsls	r3, r3, #4
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	4313      	orrs	r3, r2
 800b186:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b18e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	4a18      	ldr	r2, [pc, #96]	@ (800b1f4 <TIM_OC2_SetConfig+0xe8>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d003      	beq.n	800b1a0 <TIM_OC2_SetConfig+0x94>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	4a17      	ldr	r2, [pc, #92]	@ (800b1f8 <TIM_OC2_SetConfig+0xec>)
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d113      	bne.n	800b1c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b1ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	695b      	ldr	r3, [r3, #20]
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	693a      	ldr	r2, [r7, #16]
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	699b      	ldr	r3, [r3, #24]
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	693a      	ldr	r2, [r7, #16]
 800b1c4:	4313      	orrs	r3, r2
 800b1c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	693a      	ldr	r2, [r7, #16]
 800b1cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	68fa      	ldr	r2, [r7, #12]
 800b1d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	685a      	ldr	r2, [r3, #4]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	697a      	ldr	r2, [r7, #20]
 800b1e0:	621a      	str	r2, [r3, #32]
}
 800b1e2:	bf00      	nop
 800b1e4:	371c      	adds	r7, #28
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr
 800b1ee:	bf00      	nop
 800b1f0:	feff8fff 	.word	0xfeff8fff
 800b1f4:	40010000 	.word	0x40010000
 800b1f8:	40010400 	.word	0x40010400

0800b1fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b087      	sub	sp, #28
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6a1b      	ldr	r3, [r3, #32]
 800b20a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6a1b      	ldr	r3, [r3, #32]
 800b216:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	4b2d      	ldr	r3, [pc, #180]	@ (800b2dc <TIM_OC3_SetConfig+0xe0>)
 800b228:	4013      	ands	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f023 0303 	bic.w	r3, r3, #3
 800b232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	68fa      	ldr	r2, [r7, #12]
 800b23a:	4313      	orrs	r3, r2
 800b23c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	689b      	ldr	r3, [r3, #8]
 800b24a:	021b      	lsls	r3, r3, #8
 800b24c:	697a      	ldr	r2, [r7, #20]
 800b24e:	4313      	orrs	r3, r2
 800b250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a22      	ldr	r2, [pc, #136]	@ (800b2e0 <TIM_OC3_SetConfig+0xe4>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d003      	beq.n	800b262 <TIM_OC3_SetConfig+0x66>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a21      	ldr	r2, [pc, #132]	@ (800b2e4 <TIM_OC3_SetConfig+0xe8>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d10d      	bne.n	800b27e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b268:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	021b      	lsls	r3, r3, #8
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	4313      	orrs	r3, r2
 800b274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b27c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a17      	ldr	r2, [pc, #92]	@ (800b2e0 <TIM_OC3_SetConfig+0xe4>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d003      	beq.n	800b28e <TIM_OC3_SetConfig+0x92>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a16      	ldr	r2, [pc, #88]	@ (800b2e4 <TIM_OC3_SetConfig+0xe8>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d113      	bne.n	800b2b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b294:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b29c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	695b      	ldr	r3, [r3, #20]
 800b2a2:	011b      	lsls	r3, r3, #4
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	699b      	ldr	r3, [r3, #24]
 800b2ae:	011b      	lsls	r3, r3, #4
 800b2b0:	693a      	ldr	r2, [r7, #16]
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	685a      	ldr	r2, [r3, #4]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	697a      	ldr	r2, [r7, #20]
 800b2ce:	621a      	str	r2, [r3, #32]
}
 800b2d0:	bf00      	nop
 800b2d2:	371c      	adds	r7, #28
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	fffeff8f 	.word	0xfffeff8f
 800b2e0:	40010000 	.word	0x40010000
 800b2e4:	40010400 	.word	0x40010400

0800b2e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b087      	sub	sp, #28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6a1b      	ldr	r3, [r3, #32]
 800b302:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	69db      	ldr	r3, [r3, #28]
 800b30e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b310:	68fa      	ldr	r2, [r7, #12]
 800b312:	4b1e      	ldr	r3, [pc, #120]	@ (800b38c <TIM_OC4_SetConfig+0xa4>)
 800b314:	4013      	ands	r3, r2
 800b316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	021b      	lsls	r3, r3, #8
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	4313      	orrs	r3, r2
 800b32a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b332:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	031b      	lsls	r3, r3, #12
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a13      	ldr	r2, [pc, #76]	@ (800b390 <TIM_OC4_SetConfig+0xa8>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d003      	beq.n	800b350 <TIM_OC4_SetConfig+0x68>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a12      	ldr	r2, [pc, #72]	@ (800b394 <TIM_OC4_SetConfig+0xac>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d109      	bne.n	800b364 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b356:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	695b      	ldr	r3, [r3, #20]
 800b35c:	019b      	lsls	r3, r3, #6
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	4313      	orrs	r3, r2
 800b362:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	697a      	ldr	r2, [r7, #20]
 800b368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	68fa      	ldr	r2, [r7, #12]
 800b36e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	685a      	ldr	r2, [r3, #4]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	621a      	str	r2, [r3, #32]
}
 800b37e:	bf00      	nop
 800b380:	371c      	adds	r7, #28
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	feff8fff 	.word	0xfeff8fff
 800b390:	40010000 	.word	0x40010000
 800b394:	40010400 	.word	0x40010400

0800b398 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b398:	b480      	push	{r7}
 800b39a:	b087      	sub	sp, #28
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a1b      	ldr	r3, [r3, #32]
 800b3a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6a1b      	ldr	r3, [r3, #32]
 800b3b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b3c0:	68fa      	ldr	r2, [r7, #12]
 800b3c2:	4b1b      	ldr	r3, [pc, #108]	@ (800b430 <TIM_OC5_SetConfig+0x98>)
 800b3c4:	4013      	ands	r3, r2
 800b3c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	68fa      	ldr	r2, [r7, #12]
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b3d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	689b      	ldr	r3, [r3, #8]
 800b3de:	041b      	lsls	r3, r3, #16
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	4a12      	ldr	r2, [pc, #72]	@ (800b434 <TIM_OC5_SetConfig+0x9c>)
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d003      	beq.n	800b3f6 <TIM_OC5_SetConfig+0x5e>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	4a11      	ldr	r2, [pc, #68]	@ (800b438 <TIM_OC5_SetConfig+0xa0>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d109      	bne.n	800b40a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	695b      	ldr	r3, [r3, #20]
 800b402:	021b      	lsls	r3, r3, #8
 800b404:	697a      	ldr	r2, [r7, #20]
 800b406:	4313      	orrs	r3, r2
 800b408:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	697a      	ldr	r2, [r7, #20]
 800b40e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	68fa      	ldr	r2, [r7, #12]
 800b414:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	685a      	ldr	r2, [r3, #4]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	693a      	ldr	r2, [r7, #16]
 800b422:	621a      	str	r2, [r3, #32]
}
 800b424:	bf00      	nop
 800b426:	371c      	adds	r7, #28
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr
 800b430:	fffeff8f 	.word	0xfffeff8f
 800b434:	40010000 	.word	0x40010000
 800b438:	40010400 	.word	0x40010400

0800b43c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b087      	sub	sp, #28
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6a1b      	ldr	r3, [r3, #32]
 800b44a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b464:	68fa      	ldr	r2, [r7, #12]
 800b466:	4b1c      	ldr	r3, [pc, #112]	@ (800b4d8 <TIM_OC6_SetConfig+0x9c>)
 800b468:	4013      	ands	r3, r2
 800b46a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	021b      	lsls	r3, r3, #8
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	4313      	orrs	r3, r2
 800b476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b47e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	051b      	lsls	r3, r3, #20
 800b486:	693a      	ldr	r2, [r7, #16]
 800b488:	4313      	orrs	r3, r2
 800b48a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4a13      	ldr	r2, [pc, #76]	@ (800b4dc <TIM_OC6_SetConfig+0xa0>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d003      	beq.n	800b49c <TIM_OC6_SetConfig+0x60>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a12      	ldr	r2, [pc, #72]	@ (800b4e0 <TIM_OC6_SetConfig+0xa4>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d109      	bne.n	800b4b0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b4a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	695b      	ldr	r3, [r3, #20]
 800b4a8:	029b      	lsls	r3, r3, #10
 800b4aa:	697a      	ldr	r2, [r7, #20]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	697a      	ldr	r2, [r7, #20]
 800b4b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	685a      	ldr	r2, [r3, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	621a      	str	r2, [r3, #32]
}
 800b4ca:	bf00      	nop
 800b4cc:	371c      	adds	r7, #28
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	feff8fff 	.word	0xfeff8fff
 800b4dc:	40010000 	.word	0x40010000
 800b4e0:	40010400 	.word	0x40010400

0800b4e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b087      	sub	sp, #28
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	60b9      	str	r1, [r7, #8]
 800b4ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	6a1b      	ldr	r3, [r3, #32]
 800b4f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	6a1b      	ldr	r3, [r3, #32]
 800b4fa:	f023 0201 	bic.w	r2, r3, #1
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	699b      	ldr	r3, [r3, #24]
 800b506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b50e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	011b      	lsls	r3, r3, #4
 800b514:	693a      	ldr	r2, [r7, #16]
 800b516:	4313      	orrs	r3, r2
 800b518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	f023 030a 	bic.w	r3, r3, #10
 800b520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	4313      	orrs	r3, r2
 800b528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	693a      	ldr	r2, [r7, #16]
 800b52e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	621a      	str	r2, [r3, #32]
}
 800b536:	bf00      	nop
 800b538:	371c      	adds	r7, #28
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b542:	b480      	push	{r7}
 800b544:	b087      	sub	sp, #28
 800b546:	af00      	add	r7, sp, #0
 800b548:	60f8      	str	r0, [r7, #12]
 800b54a:	60b9      	str	r1, [r7, #8]
 800b54c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	6a1b      	ldr	r3, [r3, #32]
 800b552:	f023 0210 	bic.w	r2, r3, #16
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	699b      	ldr	r3, [r3, #24]
 800b55e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6a1b      	ldr	r3, [r3, #32]
 800b564:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b56c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	031b      	lsls	r3, r3, #12
 800b572:	697a      	ldr	r2, [r7, #20]
 800b574:	4313      	orrs	r3, r2
 800b576:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b57e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	011b      	lsls	r3, r3, #4
 800b584:	693a      	ldr	r2, [r7, #16]
 800b586:	4313      	orrs	r3, r2
 800b588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	697a      	ldr	r2, [r7, #20]
 800b58e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	621a      	str	r2, [r3, #32]
}
 800b596:	bf00      	nop
 800b598:	371c      	adds	r7, #28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr

0800b5a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	b085      	sub	sp, #20
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
 800b5aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	689b      	ldr	r3, [r3, #8]
 800b5b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5ba:	683a      	ldr	r2, [r7, #0]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	f043 0307 	orr.w	r3, r3, #7
 800b5c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68fa      	ldr	r2, [r7, #12]
 800b5ca:	609a      	str	r2, [r3, #8]
}
 800b5cc:	bf00      	nop
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b087      	sub	sp, #28
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
 800b5e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b5f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	021a      	lsls	r2, r3, #8
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	431a      	orrs	r2, r3
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	697a      	ldr	r2, [r7, #20]
 800b602:	4313      	orrs	r3, r2
 800b604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	697a      	ldr	r2, [r7, #20]
 800b60a:	609a      	str	r2, [r3, #8]
}
 800b60c:	bf00      	nop
 800b60e:	371c      	adds	r7, #28
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
 800b620:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d101      	bne.n	800b630 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b62c:	2302      	movs	r3, #2
 800b62e:	e06d      	b.n	800b70c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2202      	movs	r2, #2
 800b63c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a30      	ldr	r2, [pc, #192]	@ (800b718 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d004      	beq.n	800b664 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a2f      	ldr	r2, [pc, #188]	@ (800b71c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d108      	bne.n	800b676 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b66a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	4313      	orrs	r3, r2
 800b674:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b67c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	68fa      	ldr	r2, [r7, #12]
 800b684:	4313      	orrs	r3, r2
 800b686:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4a20      	ldr	r2, [pc, #128]	@ (800b718 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d022      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6a2:	d01d      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b720 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d018      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4a1c      	ldr	r2, [pc, #112]	@ (800b724 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d013      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	4a1a      	ldr	r2, [pc, #104]	@ (800b728 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d00e      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	4a15      	ldr	r2, [pc, #84]	@ (800b71c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d009      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a16      	ldr	r2, [pc, #88]	@ (800b72c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d004      	beq.n	800b6e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a15      	ldr	r2, [pc, #84]	@ (800b730 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d10c      	bne.n	800b6fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	689b      	ldr	r3, [r3, #8]
 800b6ec:	68ba      	ldr	r2, [r7, #8]
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	68ba      	ldr	r2, [r7, #8]
 800b6f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b70a:	2300      	movs	r3, #0
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3714      	adds	r7, #20
 800b710:	46bd      	mov	sp, r7
 800b712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b716:	4770      	bx	lr
 800b718:	40010000 	.word	0x40010000
 800b71c:	40010400 	.word	0x40010400
 800b720:	40000400 	.word	0x40000400
 800b724:	40000800 	.word	0x40000800
 800b728:	40000c00 	.word	0x40000c00
 800b72c:	40014000 	.word	0x40014000
 800b730:	40001800 	.word	0x40001800

0800b734 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b73e:	2300      	movs	r3, #0
 800b740:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b748:	2b01      	cmp	r3, #1
 800b74a:	d101      	bne.n	800b750 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b74c:	2302      	movs	r3, #2
 800b74e:	e065      	b.n	800b81c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2201      	movs	r2, #1
 800b754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	68db      	ldr	r3, [r3, #12]
 800b762:	4313      	orrs	r3, r2
 800b764:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	4313      	orrs	r3, r2
 800b772:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	4313      	orrs	r3, r2
 800b780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	4313      	orrs	r3, r2
 800b78e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	691b      	ldr	r3, [r3, #16]
 800b79a:	4313      	orrs	r3, r2
 800b79c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	4313      	orrs	r3, r2
 800b7aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7b6:	4313      	orrs	r3, r2
 800b7b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	699b      	ldr	r3, [r3, #24]
 800b7c4:	041b      	lsls	r3, r3, #16
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a16      	ldr	r2, [pc, #88]	@ (800b828 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d004      	beq.n	800b7de <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4a14      	ldr	r2, [pc, #80]	@ (800b82c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d115      	bne.n	800b80a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e8:	051b      	lsls	r3, r3, #20
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	69db      	ldr	r3, [r3, #28]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	6a1b      	ldr	r3, [r3, #32]
 800b806:	4313      	orrs	r3, r2
 800b808:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	68fa      	ldr	r2, [r7, #12]
 800b810:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b81a:	2300      	movs	r3, #0
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3714      	adds	r7, #20
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr
 800b828:	40010000 	.word	0x40010000
 800b82c:	40010400 	.word	0x40010400

0800b830 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b830:	b480      	push	{r7}
 800b832:	b083      	sub	sp, #12
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b838:	bf00      	nop
 800b83a:	370c      	adds	r7, #12
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr

0800b844 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b84c:	bf00      	nop
 800b84e:	370c      	adds	r7, #12
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr

0800b86c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d101      	bne.n	800b87e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b87a:	2301      	movs	r3, #1
 800b87c:	e040      	b.n	800b900 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b882:	2b00      	cmp	r3, #0
 800b884:	d106      	bne.n	800b894 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f7f7 f856 	bl	8002940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2224      	movs	r2, #36	@ 0x24
 800b898:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f022 0201 	bic.w	r2, r2, #1
 800b8a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f000 f82c 	bl	800b908 <UART_SetConfig>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d101      	bne.n	800b8ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	e022      	b.n	800b900 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d002      	beq.n	800b8c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 fa84 	bl	800bdd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	685a      	ldr	r2, [r3, #4]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b8d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	689a      	ldr	r2, [r3, #8]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b8e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f042 0201 	orr.w	r2, r2, #1
 800b8f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 fb0b 	bl	800bf14 <UART_CheckIdleState>
 800b8fe:	4603      	mov	r3, r0
}
 800b900:	4618      	mov	r0, r3
 800b902:	3708      	adds	r7, #8
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}

0800b908 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b088      	sub	sp, #32
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b910:	2300      	movs	r3, #0
 800b912:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	689a      	ldr	r2, [r3, #8]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	691b      	ldr	r3, [r3, #16]
 800b91c:	431a      	orrs	r2, r3
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	431a      	orrs	r2, r3
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	69db      	ldr	r3, [r3, #28]
 800b928:	4313      	orrs	r3, r2
 800b92a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	4ba6      	ldr	r3, [pc, #664]	@ (800bbcc <UART_SetConfig+0x2c4>)
 800b934:	4013      	ands	r3, r2
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	6812      	ldr	r2, [r2, #0]
 800b93a:	6979      	ldr	r1, [r7, #20]
 800b93c:	430b      	orrs	r3, r1
 800b93e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	68da      	ldr	r2, [r3, #12]
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	430a      	orrs	r2, r1
 800b954:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	699b      	ldr	r3, [r3, #24]
 800b95a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6a1b      	ldr	r3, [r3, #32]
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	4313      	orrs	r3, r2
 800b964:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	697a      	ldr	r2, [r7, #20]
 800b976:	430a      	orrs	r2, r1
 800b978:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	4a94      	ldr	r2, [pc, #592]	@ (800bbd0 <UART_SetConfig+0x2c8>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d120      	bne.n	800b9c6 <UART_SetConfig+0xbe>
 800b984:	4b93      	ldr	r3, [pc, #588]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800b986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b98a:	f003 0303 	and.w	r3, r3, #3
 800b98e:	2b03      	cmp	r3, #3
 800b990:	d816      	bhi.n	800b9c0 <UART_SetConfig+0xb8>
 800b992:	a201      	add	r2, pc, #4	@ (adr r2, 800b998 <UART_SetConfig+0x90>)
 800b994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b998:	0800b9a9 	.word	0x0800b9a9
 800b99c:	0800b9b5 	.word	0x0800b9b5
 800b9a0:	0800b9af 	.word	0x0800b9af
 800b9a4:	0800b9bb 	.word	0x0800b9bb
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	77fb      	strb	r3, [r7, #31]
 800b9ac:	e150      	b.n	800bc50 <UART_SetConfig+0x348>
 800b9ae:	2302      	movs	r3, #2
 800b9b0:	77fb      	strb	r3, [r7, #31]
 800b9b2:	e14d      	b.n	800bc50 <UART_SetConfig+0x348>
 800b9b4:	2304      	movs	r3, #4
 800b9b6:	77fb      	strb	r3, [r7, #31]
 800b9b8:	e14a      	b.n	800bc50 <UART_SetConfig+0x348>
 800b9ba:	2308      	movs	r3, #8
 800b9bc:	77fb      	strb	r3, [r7, #31]
 800b9be:	e147      	b.n	800bc50 <UART_SetConfig+0x348>
 800b9c0:	2310      	movs	r3, #16
 800b9c2:	77fb      	strb	r3, [r7, #31]
 800b9c4:	e144      	b.n	800bc50 <UART_SetConfig+0x348>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a83      	ldr	r2, [pc, #524]	@ (800bbd8 <UART_SetConfig+0x2d0>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d132      	bne.n	800ba36 <UART_SetConfig+0x12e>
 800b9d0:	4b80      	ldr	r3, [pc, #512]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800b9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9d6:	f003 030c 	and.w	r3, r3, #12
 800b9da:	2b0c      	cmp	r3, #12
 800b9dc:	d828      	bhi.n	800ba30 <UART_SetConfig+0x128>
 800b9de:	a201      	add	r2, pc, #4	@ (adr r2, 800b9e4 <UART_SetConfig+0xdc>)
 800b9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e4:	0800ba19 	.word	0x0800ba19
 800b9e8:	0800ba31 	.word	0x0800ba31
 800b9ec:	0800ba31 	.word	0x0800ba31
 800b9f0:	0800ba31 	.word	0x0800ba31
 800b9f4:	0800ba25 	.word	0x0800ba25
 800b9f8:	0800ba31 	.word	0x0800ba31
 800b9fc:	0800ba31 	.word	0x0800ba31
 800ba00:	0800ba31 	.word	0x0800ba31
 800ba04:	0800ba1f 	.word	0x0800ba1f
 800ba08:	0800ba31 	.word	0x0800ba31
 800ba0c:	0800ba31 	.word	0x0800ba31
 800ba10:	0800ba31 	.word	0x0800ba31
 800ba14:	0800ba2b 	.word	0x0800ba2b
 800ba18:	2300      	movs	r3, #0
 800ba1a:	77fb      	strb	r3, [r7, #31]
 800ba1c:	e118      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba1e:	2302      	movs	r3, #2
 800ba20:	77fb      	strb	r3, [r7, #31]
 800ba22:	e115      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba24:	2304      	movs	r3, #4
 800ba26:	77fb      	strb	r3, [r7, #31]
 800ba28:	e112      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba2a:	2308      	movs	r3, #8
 800ba2c:	77fb      	strb	r3, [r7, #31]
 800ba2e:	e10f      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba30:	2310      	movs	r3, #16
 800ba32:	77fb      	strb	r3, [r7, #31]
 800ba34:	e10c      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	4a68      	ldr	r2, [pc, #416]	@ (800bbdc <UART_SetConfig+0x2d4>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d120      	bne.n	800ba82 <UART_SetConfig+0x17a>
 800ba40:	4b64      	ldr	r3, [pc, #400]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800ba42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba46:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ba4a:	2b30      	cmp	r3, #48	@ 0x30
 800ba4c:	d013      	beq.n	800ba76 <UART_SetConfig+0x16e>
 800ba4e:	2b30      	cmp	r3, #48	@ 0x30
 800ba50:	d814      	bhi.n	800ba7c <UART_SetConfig+0x174>
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	d009      	beq.n	800ba6a <UART_SetConfig+0x162>
 800ba56:	2b20      	cmp	r3, #32
 800ba58:	d810      	bhi.n	800ba7c <UART_SetConfig+0x174>
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d002      	beq.n	800ba64 <UART_SetConfig+0x15c>
 800ba5e:	2b10      	cmp	r3, #16
 800ba60:	d006      	beq.n	800ba70 <UART_SetConfig+0x168>
 800ba62:	e00b      	b.n	800ba7c <UART_SetConfig+0x174>
 800ba64:	2300      	movs	r3, #0
 800ba66:	77fb      	strb	r3, [r7, #31]
 800ba68:	e0f2      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba6a:	2302      	movs	r3, #2
 800ba6c:	77fb      	strb	r3, [r7, #31]
 800ba6e:	e0ef      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba70:	2304      	movs	r3, #4
 800ba72:	77fb      	strb	r3, [r7, #31]
 800ba74:	e0ec      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba76:	2308      	movs	r3, #8
 800ba78:	77fb      	strb	r3, [r7, #31]
 800ba7a:	e0e9      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba7c:	2310      	movs	r3, #16
 800ba7e:	77fb      	strb	r3, [r7, #31]
 800ba80:	e0e6      	b.n	800bc50 <UART_SetConfig+0x348>
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a56      	ldr	r2, [pc, #344]	@ (800bbe0 <UART_SetConfig+0x2d8>)
 800ba88:	4293      	cmp	r3, r2
 800ba8a:	d120      	bne.n	800bace <UART_SetConfig+0x1c6>
 800ba8c:	4b51      	ldr	r3, [pc, #324]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800ba8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ba96:	2bc0      	cmp	r3, #192	@ 0xc0
 800ba98:	d013      	beq.n	800bac2 <UART_SetConfig+0x1ba>
 800ba9a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ba9c:	d814      	bhi.n	800bac8 <UART_SetConfig+0x1c0>
 800ba9e:	2b80      	cmp	r3, #128	@ 0x80
 800baa0:	d009      	beq.n	800bab6 <UART_SetConfig+0x1ae>
 800baa2:	2b80      	cmp	r3, #128	@ 0x80
 800baa4:	d810      	bhi.n	800bac8 <UART_SetConfig+0x1c0>
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d002      	beq.n	800bab0 <UART_SetConfig+0x1a8>
 800baaa:	2b40      	cmp	r3, #64	@ 0x40
 800baac:	d006      	beq.n	800babc <UART_SetConfig+0x1b4>
 800baae:	e00b      	b.n	800bac8 <UART_SetConfig+0x1c0>
 800bab0:	2300      	movs	r3, #0
 800bab2:	77fb      	strb	r3, [r7, #31]
 800bab4:	e0cc      	b.n	800bc50 <UART_SetConfig+0x348>
 800bab6:	2302      	movs	r3, #2
 800bab8:	77fb      	strb	r3, [r7, #31]
 800baba:	e0c9      	b.n	800bc50 <UART_SetConfig+0x348>
 800babc:	2304      	movs	r3, #4
 800babe:	77fb      	strb	r3, [r7, #31]
 800bac0:	e0c6      	b.n	800bc50 <UART_SetConfig+0x348>
 800bac2:	2308      	movs	r3, #8
 800bac4:	77fb      	strb	r3, [r7, #31]
 800bac6:	e0c3      	b.n	800bc50 <UART_SetConfig+0x348>
 800bac8:	2310      	movs	r3, #16
 800baca:	77fb      	strb	r3, [r7, #31]
 800bacc:	e0c0      	b.n	800bc50 <UART_SetConfig+0x348>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	4a44      	ldr	r2, [pc, #272]	@ (800bbe4 <UART_SetConfig+0x2dc>)
 800bad4:	4293      	cmp	r3, r2
 800bad6:	d125      	bne.n	800bb24 <UART_SetConfig+0x21c>
 800bad8:	4b3e      	ldr	r3, [pc, #248]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800bada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bae6:	d017      	beq.n	800bb18 <UART_SetConfig+0x210>
 800bae8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800baec:	d817      	bhi.n	800bb1e <UART_SetConfig+0x216>
 800baee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baf2:	d00b      	beq.n	800bb0c <UART_SetConfig+0x204>
 800baf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baf8:	d811      	bhi.n	800bb1e <UART_SetConfig+0x216>
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d003      	beq.n	800bb06 <UART_SetConfig+0x1fe>
 800bafe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb02:	d006      	beq.n	800bb12 <UART_SetConfig+0x20a>
 800bb04:	e00b      	b.n	800bb1e <UART_SetConfig+0x216>
 800bb06:	2300      	movs	r3, #0
 800bb08:	77fb      	strb	r3, [r7, #31]
 800bb0a:	e0a1      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb0c:	2302      	movs	r3, #2
 800bb0e:	77fb      	strb	r3, [r7, #31]
 800bb10:	e09e      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb12:	2304      	movs	r3, #4
 800bb14:	77fb      	strb	r3, [r7, #31]
 800bb16:	e09b      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb18:	2308      	movs	r3, #8
 800bb1a:	77fb      	strb	r3, [r7, #31]
 800bb1c:	e098      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb1e:	2310      	movs	r3, #16
 800bb20:	77fb      	strb	r3, [r7, #31]
 800bb22:	e095      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4a2f      	ldr	r2, [pc, #188]	@ (800bbe8 <UART_SetConfig+0x2e0>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d125      	bne.n	800bb7a <UART_SetConfig+0x272>
 800bb2e:	4b29      	ldr	r3, [pc, #164]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800bb30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bb38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bb3c:	d017      	beq.n	800bb6e <UART_SetConfig+0x266>
 800bb3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bb42:	d817      	bhi.n	800bb74 <UART_SetConfig+0x26c>
 800bb44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb48:	d00b      	beq.n	800bb62 <UART_SetConfig+0x25a>
 800bb4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb4e:	d811      	bhi.n	800bb74 <UART_SetConfig+0x26c>
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d003      	beq.n	800bb5c <UART_SetConfig+0x254>
 800bb54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb58:	d006      	beq.n	800bb68 <UART_SetConfig+0x260>
 800bb5a:	e00b      	b.n	800bb74 <UART_SetConfig+0x26c>
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	77fb      	strb	r3, [r7, #31]
 800bb60:	e076      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb62:	2302      	movs	r3, #2
 800bb64:	77fb      	strb	r3, [r7, #31]
 800bb66:	e073      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb68:	2304      	movs	r3, #4
 800bb6a:	77fb      	strb	r3, [r7, #31]
 800bb6c:	e070      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb6e:	2308      	movs	r3, #8
 800bb70:	77fb      	strb	r3, [r7, #31]
 800bb72:	e06d      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb74:	2310      	movs	r3, #16
 800bb76:	77fb      	strb	r3, [r7, #31]
 800bb78:	e06a      	b.n	800bc50 <UART_SetConfig+0x348>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	4a1b      	ldr	r2, [pc, #108]	@ (800bbec <UART_SetConfig+0x2e4>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d138      	bne.n	800bbf6 <UART_SetConfig+0x2ee>
 800bb84:	4b13      	ldr	r3, [pc, #76]	@ (800bbd4 <UART_SetConfig+0x2cc>)
 800bb86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb8a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800bb8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bb92:	d017      	beq.n	800bbc4 <UART_SetConfig+0x2bc>
 800bb94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bb98:	d82a      	bhi.n	800bbf0 <UART_SetConfig+0x2e8>
 800bb9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb9e:	d00b      	beq.n	800bbb8 <UART_SetConfig+0x2b0>
 800bba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bba4:	d824      	bhi.n	800bbf0 <UART_SetConfig+0x2e8>
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d003      	beq.n	800bbb2 <UART_SetConfig+0x2aa>
 800bbaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbae:	d006      	beq.n	800bbbe <UART_SetConfig+0x2b6>
 800bbb0:	e01e      	b.n	800bbf0 <UART_SetConfig+0x2e8>
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	77fb      	strb	r3, [r7, #31]
 800bbb6:	e04b      	b.n	800bc50 <UART_SetConfig+0x348>
 800bbb8:	2302      	movs	r3, #2
 800bbba:	77fb      	strb	r3, [r7, #31]
 800bbbc:	e048      	b.n	800bc50 <UART_SetConfig+0x348>
 800bbbe:	2304      	movs	r3, #4
 800bbc0:	77fb      	strb	r3, [r7, #31]
 800bbc2:	e045      	b.n	800bc50 <UART_SetConfig+0x348>
 800bbc4:	2308      	movs	r3, #8
 800bbc6:	77fb      	strb	r3, [r7, #31]
 800bbc8:	e042      	b.n	800bc50 <UART_SetConfig+0x348>
 800bbca:	bf00      	nop
 800bbcc:	efff69f3 	.word	0xefff69f3
 800bbd0:	40011000 	.word	0x40011000
 800bbd4:	40023800 	.word	0x40023800
 800bbd8:	40004400 	.word	0x40004400
 800bbdc:	40004800 	.word	0x40004800
 800bbe0:	40004c00 	.word	0x40004c00
 800bbe4:	40005000 	.word	0x40005000
 800bbe8:	40011400 	.word	0x40011400
 800bbec:	40007800 	.word	0x40007800
 800bbf0:	2310      	movs	r3, #16
 800bbf2:	77fb      	strb	r3, [r7, #31]
 800bbf4:	e02c      	b.n	800bc50 <UART_SetConfig+0x348>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a72      	ldr	r2, [pc, #456]	@ (800bdc4 <UART_SetConfig+0x4bc>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d125      	bne.n	800bc4c <UART_SetConfig+0x344>
 800bc00:	4b71      	ldr	r3, [pc, #452]	@ (800bdc8 <UART_SetConfig+0x4c0>)
 800bc02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc06:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800bc0a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bc0e:	d017      	beq.n	800bc40 <UART_SetConfig+0x338>
 800bc10:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bc14:	d817      	bhi.n	800bc46 <UART_SetConfig+0x33e>
 800bc16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc1a:	d00b      	beq.n	800bc34 <UART_SetConfig+0x32c>
 800bc1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc20:	d811      	bhi.n	800bc46 <UART_SetConfig+0x33e>
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d003      	beq.n	800bc2e <UART_SetConfig+0x326>
 800bc26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bc2a:	d006      	beq.n	800bc3a <UART_SetConfig+0x332>
 800bc2c:	e00b      	b.n	800bc46 <UART_SetConfig+0x33e>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	77fb      	strb	r3, [r7, #31]
 800bc32:	e00d      	b.n	800bc50 <UART_SetConfig+0x348>
 800bc34:	2302      	movs	r3, #2
 800bc36:	77fb      	strb	r3, [r7, #31]
 800bc38:	e00a      	b.n	800bc50 <UART_SetConfig+0x348>
 800bc3a:	2304      	movs	r3, #4
 800bc3c:	77fb      	strb	r3, [r7, #31]
 800bc3e:	e007      	b.n	800bc50 <UART_SetConfig+0x348>
 800bc40:	2308      	movs	r3, #8
 800bc42:	77fb      	strb	r3, [r7, #31]
 800bc44:	e004      	b.n	800bc50 <UART_SetConfig+0x348>
 800bc46:	2310      	movs	r3, #16
 800bc48:	77fb      	strb	r3, [r7, #31]
 800bc4a:	e001      	b.n	800bc50 <UART_SetConfig+0x348>
 800bc4c:	2310      	movs	r3, #16
 800bc4e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc58:	d15b      	bne.n	800bd12 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800bc5a:	7ffb      	ldrb	r3, [r7, #31]
 800bc5c:	2b08      	cmp	r3, #8
 800bc5e:	d828      	bhi.n	800bcb2 <UART_SetConfig+0x3aa>
 800bc60:	a201      	add	r2, pc, #4	@ (adr r2, 800bc68 <UART_SetConfig+0x360>)
 800bc62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc66:	bf00      	nop
 800bc68:	0800bc8d 	.word	0x0800bc8d
 800bc6c:	0800bc95 	.word	0x0800bc95
 800bc70:	0800bc9d 	.word	0x0800bc9d
 800bc74:	0800bcb3 	.word	0x0800bcb3
 800bc78:	0800bca3 	.word	0x0800bca3
 800bc7c:	0800bcb3 	.word	0x0800bcb3
 800bc80:	0800bcb3 	.word	0x0800bcb3
 800bc84:	0800bcb3 	.word	0x0800bcb3
 800bc88:	0800bcab 	.word	0x0800bcab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc8c:	f7fb fe0e 	bl	80078ac <HAL_RCC_GetPCLK1Freq>
 800bc90:	61b8      	str	r0, [r7, #24]
        break;
 800bc92:	e013      	b.n	800bcbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc94:	f7fb fe1e 	bl	80078d4 <HAL_RCC_GetPCLK2Freq>
 800bc98:	61b8      	str	r0, [r7, #24]
        break;
 800bc9a:	e00f      	b.n	800bcbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bc9c:	4b4b      	ldr	r3, [pc, #300]	@ (800bdcc <UART_SetConfig+0x4c4>)
 800bc9e:	61bb      	str	r3, [r7, #24]
        break;
 800bca0:	e00c      	b.n	800bcbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bca2:	f7fb fd31 	bl	8007708 <HAL_RCC_GetSysClockFreq>
 800bca6:	61b8      	str	r0, [r7, #24]
        break;
 800bca8:	e008      	b.n	800bcbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcae:	61bb      	str	r3, [r7, #24]
        break;
 800bcb0:	e004      	b.n	800bcbc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	77bb      	strb	r3, [r7, #30]
        break;
 800bcba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bcbc:	69bb      	ldr	r3, [r7, #24]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d074      	beq.n	800bdac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bcc2:	69bb      	ldr	r3, [r7, #24]
 800bcc4:	005a      	lsls	r2, r3, #1
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	085b      	lsrs	r3, r3, #1
 800bccc:	441a      	add	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	2b0f      	cmp	r3, #15
 800bcdc:	d916      	bls.n	800bd0c <UART_SetConfig+0x404>
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bce4:	d212      	bcs.n	800bd0c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	f023 030f 	bic.w	r3, r3, #15
 800bcee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	085b      	lsrs	r3, r3, #1
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	f003 0307 	and.w	r3, r3, #7
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	89fb      	ldrh	r3, [r7, #14]
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	89fa      	ldrh	r2, [r7, #14]
 800bd08:	60da      	str	r2, [r3, #12]
 800bd0a:	e04f      	b.n	800bdac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	77bb      	strb	r3, [r7, #30]
 800bd10:	e04c      	b.n	800bdac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bd12:	7ffb      	ldrb	r3, [r7, #31]
 800bd14:	2b08      	cmp	r3, #8
 800bd16:	d828      	bhi.n	800bd6a <UART_SetConfig+0x462>
 800bd18:	a201      	add	r2, pc, #4	@ (adr r2, 800bd20 <UART_SetConfig+0x418>)
 800bd1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd1e:	bf00      	nop
 800bd20:	0800bd45 	.word	0x0800bd45
 800bd24:	0800bd4d 	.word	0x0800bd4d
 800bd28:	0800bd55 	.word	0x0800bd55
 800bd2c:	0800bd6b 	.word	0x0800bd6b
 800bd30:	0800bd5b 	.word	0x0800bd5b
 800bd34:	0800bd6b 	.word	0x0800bd6b
 800bd38:	0800bd6b 	.word	0x0800bd6b
 800bd3c:	0800bd6b 	.word	0x0800bd6b
 800bd40:	0800bd63 	.word	0x0800bd63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd44:	f7fb fdb2 	bl	80078ac <HAL_RCC_GetPCLK1Freq>
 800bd48:	61b8      	str	r0, [r7, #24]
        break;
 800bd4a:	e013      	b.n	800bd74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd4c:	f7fb fdc2 	bl	80078d4 <HAL_RCC_GetPCLK2Freq>
 800bd50:	61b8      	str	r0, [r7, #24]
        break;
 800bd52:	e00f      	b.n	800bd74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd54:	4b1d      	ldr	r3, [pc, #116]	@ (800bdcc <UART_SetConfig+0x4c4>)
 800bd56:	61bb      	str	r3, [r7, #24]
        break;
 800bd58:	e00c      	b.n	800bd74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bd5a:	f7fb fcd5 	bl	8007708 <HAL_RCC_GetSysClockFreq>
 800bd5e:	61b8      	str	r0, [r7, #24]
        break;
 800bd60:	e008      	b.n	800bd74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd66:	61bb      	str	r3, [r7, #24]
        break;
 800bd68:	e004      	b.n	800bd74 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	77bb      	strb	r3, [r7, #30]
        break;
 800bd72:	bf00      	nop
    }

    if (pclk != 0U)
 800bd74:	69bb      	ldr	r3, [r7, #24]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d018      	beq.n	800bdac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	085a      	lsrs	r2, r3, #1
 800bd80:	69bb      	ldr	r3, [r7, #24]
 800bd82:	441a      	add	r2, r3
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	2b0f      	cmp	r3, #15
 800bd92:	d909      	bls.n	800bda8 <UART_SetConfig+0x4a0>
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd9a:	d205      	bcs.n	800bda8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bd9c:	693b      	ldr	r3, [r7, #16]
 800bd9e:	b29a      	uxth	r2, r3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	60da      	str	r2, [r3, #12]
 800bda6:	e001      	b.n	800bdac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800bda8:	2301      	movs	r3, #1
 800bdaa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800bdb8:	7fbb      	ldrb	r3, [r7, #30]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3720      	adds	r7, #32
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	40007c00 	.word	0x40007c00
 800bdc8:	40023800 	.word	0x40023800
 800bdcc:	00f42400 	.word	0x00f42400

0800bdd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bddc:	f003 0301 	and.w	r3, r3, #1
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d00a      	beq.n	800bdfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	430a      	orrs	r2, r1
 800bdf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdfe:	f003 0302 	and.w	r3, r3, #2
 800be02:	2b00      	cmp	r3, #0
 800be04:	d00a      	beq.n	800be1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	430a      	orrs	r2, r1
 800be1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be20:	f003 0304 	and.w	r3, r3, #4
 800be24:	2b00      	cmp	r3, #0
 800be26:	d00a      	beq.n	800be3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	685b      	ldr	r3, [r3, #4]
 800be2e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	430a      	orrs	r2, r1
 800be3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be42:	f003 0308 	and.w	r3, r3, #8
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00a      	beq.n	800be60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	685b      	ldr	r3, [r3, #4]
 800be50:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	430a      	orrs	r2, r1
 800be5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be64:	f003 0310 	and.w	r3, r3, #16
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00a      	beq.n	800be82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	689b      	ldr	r3, [r3, #8]
 800be72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	430a      	orrs	r2, r1
 800be80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be86:	f003 0320 	and.w	r3, r3, #32
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d00a      	beq.n	800bea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	689b      	ldr	r3, [r3, #8]
 800be94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	430a      	orrs	r2, r1
 800bea2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beac:	2b00      	cmp	r3, #0
 800beae:	d01a      	beq.n	800bee6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	430a      	orrs	r2, r1
 800bec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bece:	d10a      	bne.n	800bee6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	430a      	orrs	r2, r1
 800bee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d00a      	beq.n	800bf08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	430a      	orrs	r2, r1
 800bf06:	605a      	str	r2, [r3, #4]
  }
}
 800bf08:	bf00      	nop
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b086      	sub	sp, #24
 800bf18:	af02      	add	r7, sp, #8
 800bf1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf24:	f7f7 f898 	bl	8003058 <HAL_GetTick>
 800bf28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	f003 0308 	and.w	r3, r3, #8
 800bf34:	2b08      	cmp	r3, #8
 800bf36:	d10e      	bne.n	800bf56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf3c:	9300      	str	r3, [sp, #0]
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	2200      	movs	r2, #0
 800bf42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 f81b 	bl	800bf82 <UART_WaitOnFlagUntilTimeout>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d001      	beq.n	800bf56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf52:	2303      	movs	r3, #3
 800bf54:	e011      	b.n	800bf7a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2220      	movs	r2, #32
 800bf5a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2220      	movs	r2, #32
 800bf60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2200      	movs	r2, #0
 800bf74:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b09c      	sub	sp, #112	@ 0x70
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	60f8      	str	r0, [r7, #12]
 800bf8a:	60b9      	str	r1, [r7, #8]
 800bf8c:	603b      	str	r3, [r7, #0]
 800bf8e:	4613      	mov	r3, r2
 800bf90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf92:	e0a7      	b.n	800c0e4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf9a:	f000 80a3 	beq.w	800c0e4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf9e:	f7f7 f85b 	bl	8003058 <HAL_GetTick>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	1ad3      	subs	r3, r2, r3
 800bfa8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	d302      	bcc.n	800bfb4 <UART_WaitOnFlagUntilTimeout+0x32>
 800bfae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d13f      	bne.n	800c034 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfbc:	e853 3f00 	ldrex	r3, [r3]
 800bfc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bfc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfc4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800bfc8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	461a      	mov	r2, r3
 800bfd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bfd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfd4:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bfd8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bfda:	e841 2300 	strex	r3, r2, [r1]
 800bfde:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800bfe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1e6      	bne.n	800bfb4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	3308      	adds	r3, #8
 800bfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bff0:	e853 3f00 	ldrex	r3, [r3]
 800bff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff8:	f023 0301 	bic.w	r3, r3, #1
 800bffc:	663b      	str	r3, [r7, #96]	@ 0x60
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	3308      	adds	r3, #8
 800c004:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c006:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c008:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c00a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c00c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c00e:	e841 2300 	strex	r3, r2, [r1]
 800c012:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1e5      	bne.n	800bfe6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	2220      	movs	r2, #32
 800c01e:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2220      	movs	r2, #32
 800c024:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2200      	movs	r2, #0
 800c02c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800c030:	2303      	movs	r3, #3
 800c032:	e068      	b.n	800c106 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f003 0304 	and.w	r3, r3, #4
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d050      	beq.n	800c0e4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	69db      	ldr	r3, [r3, #28]
 800c048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c04c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c050:	d148      	bne.n	800c0e4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c05a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c064:	e853 3f00 	ldrex	r3, [r3]
 800c068:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c06c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800c070:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c07a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c07c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c080:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c082:	e841 2300 	strex	r3, r2, [r1]
 800c086:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d1e6      	bne.n	800c05c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	3308      	adds	r3, #8
 800c094:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	e853 3f00 	ldrex	r3, [r3]
 800c09c:	613b      	str	r3, [r7, #16]
   return(result);
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	f023 0301 	bic.w	r3, r3, #1
 800c0a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	3308      	adds	r3, #8
 800c0ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c0ae:	623a      	str	r2, [r7, #32]
 800c0b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0b2:	69f9      	ldr	r1, [r7, #28]
 800c0b4:	6a3a      	ldr	r2, [r7, #32]
 800c0b6:	e841 2300 	strex	r3, r2, [r1]
 800c0ba:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0bc:	69bb      	ldr	r3, [r7, #24]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d1e5      	bne.n	800c08e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2220      	movs	r2, #32
 800c0c6:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2220      	movs	r2, #32
 800c0cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2220      	movs	r2, #32
 800c0d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e010      	b.n	800c106 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	69da      	ldr	r2, [r3, #28]
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	4013      	ands	r3, r2
 800c0ee:	68ba      	ldr	r2, [r7, #8]
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	bf0c      	ite	eq
 800c0f4:	2301      	moveq	r3, #1
 800c0f6:	2300      	movne	r3, #0
 800c0f8:	b2db      	uxtb	r3, r3
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	79fb      	ldrb	r3, [r7, #7]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	f43f af48 	beq.w	800bf94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3770      	adds	r7, #112	@ 0x70
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
	...

0800c110 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d121      	bne.n	800c166 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681a      	ldr	r2, [r3, #0]
 800c126:	4b27      	ldr	r3, [pc, #156]	@ (800c1c4 <FMC_SDRAM_Init+0xb4>)
 800c128:	4013      	ands	r3, r2
 800c12a:	683a      	ldr	r2, [r7, #0]
 800c12c:	6851      	ldr	r1, [r2, #4]
 800c12e:	683a      	ldr	r2, [r7, #0]
 800c130:	6892      	ldr	r2, [r2, #8]
 800c132:	4311      	orrs	r1, r2
 800c134:	683a      	ldr	r2, [r7, #0]
 800c136:	68d2      	ldr	r2, [r2, #12]
 800c138:	4311      	orrs	r1, r2
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	6912      	ldr	r2, [r2, #16]
 800c13e:	4311      	orrs	r1, r2
 800c140:	683a      	ldr	r2, [r7, #0]
 800c142:	6952      	ldr	r2, [r2, #20]
 800c144:	4311      	orrs	r1, r2
 800c146:	683a      	ldr	r2, [r7, #0]
 800c148:	6992      	ldr	r2, [r2, #24]
 800c14a:	4311      	orrs	r1, r2
 800c14c:	683a      	ldr	r2, [r7, #0]
 800c14e:	69d2      	ldr	r2, [r2, #28]
 800c150:	4311      	orrs	r1, r2
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	6a12      	ldr	r2, [r2, #32]
 800c156:	4311      	orrs	r1, r2
 800c158:	683a      	ldr	r2, [r7, #0]
 800c15a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c15c:	430a      	orrs	r2, r1
 800c15e:	431a      	orrs	r2, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	601a      	str	r2, [r3, #0]
 800c164:	e026      	b.n	800c1b4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	69d9      	ldr	r1, [r3, #28]
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	6a1b      	ldr	r3, [r3, #32]
 800c176:	4319      	orrs	r1, r3
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c17c:	430b      	orrs	r3, r1
 800c17e:	431a      	orrs	r2, r3
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	685a      	ldr	r2, [r3, #4]
 800c188:	4b0e      	ldr	r3, [pc, #56]	@ (800c1c4 <FMC_SDRAM_Init+0xb4>)
 800c18a:	4013      	ands	r3, r2
 800c18c:	683a      	ldr	r2, [r7, #0]
 800c18e:	6851      	ldr	r1, [r2, #4]
 800c190:	683a      	ldr	r2, [r7, #0]
 800c192:	6892      	ldr	r2, [r2, #8]
 800c194:	4311      	orrs	r1, r2
 800c196:	683a      	ldr	r2, [r7, #0]
 800c198:	68d2      	ldr	r2, [r2, #12]
 800c19a:	4311      	orrs	r1, r2
 800c19c:	683a      	ldr	r2, [r7, #0]
 800c19e:	6912      	ldr	r2, [r2, #16]
 800c1a0:	4311      	orrs	r1, r2
 800c1a2:	683a      	ldr	r2, [r7, #0]
 800c1a4:	6952      	ldr	r2, [r2, #20]
 800c1a6:	4311      	orrs	r1, r2
 800c1a8:	683a      	ldr	r2, [r7, #0]
 800c1aa:	6992      	ldr	r2, [r2, #24]
 800c1ac:	430a      	orrs	r2, r1
 800c1ae:	431a      	orrs	r2, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800c1b4:	2300      	movs	r3, #0
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	370c      	adds	r7, #12
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr
 800c1c2:	bf00      	nop
 800c1c4:	ffff8000 	.word	0xffff8000

0800c1c8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b085      	sub	sp, #20
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d128      	bne.n	800c22c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	689b      	ldr	r3, [r3, #8]
 800c1de:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	1e59      	subs	r1, r3, #1
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	3b01      	subs	r3, #1
 800c1ee:	011b      	lsls	r3, r3, #4
 800c1f0:	4319      	orrs	r1, r3
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	689b      	ldr	r3, [r3, #8]
 800c1f6:	3b01      	subs	r3, #1
 800c1f8:	021b      	lsls	r3, r3, #8
 800c1fa:	4319      	orrs	r1, r3
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	3b01      	subs	r3, #1
 800c202:	031b      	lsls	r3, r3, #12
 800c204:	4319      	orrs	r1, r3
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	691b      	ldr	r3, [r3, #16]
 800c20a:	3b01      	subs	r3, #1
 800c20c:	041b      	lsls	r3, r3, #16
 800c20e:	4319      	orrs	r1, r3
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	695b      	ldr	r3, [r3, #20]
 800c214:	3b01      	subs	r3, #1
 800c216:	051b      	lsls	r3, r3, #20
 800c218:	4319      	orrs	r1, r3
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	699b      	ldr	r3, [r3, #24]
 800c21e:	3b01      	subs	r3, #1
 800c220:	061b      	lsls	r3, r3, #24
 800c222:	430b      	orrs	r3, r1
 800c224:	431a      	orrs	r2, r3
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	609a      	str	r2, [r3, #8]
 800c22a:	e02d      	b.n	800c288 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	689a      	ldr	r2, [r3, #8]
 800c230:	4b19      	ldr	r3, [pc, #100]	@ (800c298 <FMC_SDRAM_Timing_Init+0xd0>)
 800c232:	4013      	ands	r3, r2
 800c234:	68ba      	ldr	r2, [r7, #8]
 800c236:	68d2      	ldr	r2, [r2, #12]
 800c238:	3a01      	subs	r2, #1
 800c23a:	0311      	lsls	r1, r2, #12
 800c23c:	68ba      	ldr	r2, [r7, #8]
 800c23e:	6952      	ldr	r2, [r2, #20]
 800c240:	3a01      	subs	r2, #1
 800c242:	0512      	lsls	r2, r2, #20
 800c244:	430a      	orrs	r2, r1
 800c246:	431a      	orrs	r2, r3
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	68db      	ldr	r3, [r3, #12]
 800c250:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	1e59      	subs	r1, r3, #1
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	685b      	ldr	r3, [r3, #4]
 800c25e:	3b01      	subs	r3, #1
 800c260:	011b      	lsls	r3, r3, #4
 800c262:	4319      	orrs	r1, r3
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	3b01      	subs	r3, #1
 800c26a:	021b      	lsls	r3, r3, #8
 800c26c:	4319      	orrs	r1, r3
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	691b      	ldr	r3, [r3, #16]
 800c272:	3b01      	subs	r3, #1
 800c274:	041b      	lsls	r3, r3, #16
 800c276:	4319      	orrs	r1, r3
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	3b01      	subs	r3, #1
 800c27e:	061b      	lsls	r3, r3, #24
 800c280:	430b      	orrs	r3, r1
 800c282:	431a      	orrs	r2, r3
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800c288:	2300      	movs	r3, #0
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	3714      	adds	r7, #20
 800c28e:	46bd      	mov	sp, r7
 800c290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c294:	4770      	bx	lr
 800c296:	bf00      	nop
 800c298:	ff0f0fff 	.word	0xff0f0fff

0800c29c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c29c:	b084      	sub	sp, #16
 800c29e:	b480      	push	{r7}
 800c2a0:	b085      	sub	sp, #20
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
 800c2a6:	f107 001c 	add.w	r0, r7, #28
 800c2aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800c2b2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800c2b4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800c2b6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800c2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800c2ba:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800c2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800c2be:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800c2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800c2c2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800c2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800c2c6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800c2c8:	68fa      	ldr	r2, [r7, #12]
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	685a      	ldr	r2, [r3, #4]
 800c2d2:	4b07      	ldr	r3, [pc, #28]	@ (800c2f0 <SDMMC_Init+0x54>)
 800c2d4:	4013      	ands	r3, r2
 800c2d6:	68fa      	ldr	r2, [r7, #12]
 800c2d8:	431a      	orrs	r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c2de:	2300      	movs	r3, #0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3714      	adds	r7, #20
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	b004      	add	sp, #16
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	ffff8100 	.word	0xffff8100

0800c2f4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b083      	sub	sp, #12
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800c302:	4618      	mov	r0, r3
 800c304:	370c      	adds	r7, #12
 800c306:	46bd      	mov	sp, r7
 800c308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30c:	4770      	bx	lr

0800c30e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800c30e:	b480      	push	{r7}
 800c310:	b083      	sub	sp, #12
 800c312:	af00      	add	r7, sp, #0
 800c314:	6078      	str	r0, [r7, #4]
 800c316:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	681a      	ldr	r2, [r3, #0]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800c322:	2300      	movs	r3, #0
}
 800c324:	4618      	mov	r0, r3
 800c326:	370c      	adds	r7, #12
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr

0800c330 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800c330:	b480      	push	{r7}
 800c332:	b083      	sub	sp, #12
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2203      	movs	r2, #3
 800c33c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c33e:	2300      	movs	r3, #0
}
 800c340:	4618      	mov	r0, r3
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f003 0303 	and.w	r3, r3, #3
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c386:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800c38c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800c392:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c394:	68fa      	ldr	r2, [r7, #12]
 800c396:	4313      	orrs	r3, r2
 800c398:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	68da      	ldr	r2, [r3, #12]
 800c39e:	4b06      	ldr	r3, [pc, #24]	@ (800c3b8 <SDMMC_SendCommand+0x50>)
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	68fa      	ldr	r2, [r7, #12]
 800c3a4:	431a      	orrs	r2, r3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800c3aa:	2300      	movs	r3, #0
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3714      	adds	r7, #20
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr
 800c3b8:	fffff000 	.word	0xfffff000

0800c3bc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b083      	sub	sp, #12
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	691b      	ldr	r3, [r3, #16]
 800c3c8:	b2db      	uxtb	r3, r3
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b085      	sub	sp, #20
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
 800c3de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	3314      	adds	r3, #20
 800c3e4:	461a      	mov	r2, r3
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
}  
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3714      	adds	r7, #20
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr

0800c3fc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b085      	sub	sp, #20
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c406:	2300      	movs	r3, #0
 800c408:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	681a      	ldr	r2, [r3, #0]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c422:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800c428:	431a      	orrs	r2, r3
                       Data->DPSM);
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800c42e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c430:	68fa      	ldr	r2, [r7, #12]
 800c432:	4313      	orrs	r3, r2
 800c434:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c43a:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	431a      	orrs	r2, r3
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c446:	2300      	movs	r3, #0

}
 800c448:	4618      	mov	r0, r3
 800c44a:	3714      	adds	r7, #20
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr

0800c454 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b088      	sub	sp, #32
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c462:	2310      	movs	r3, #16
 800c464:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c466:	2340      	movs	r3, #64	@ 0x40
 800c468:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c46a:	2300      	movs	r3, #0
 800c46c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c46e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c472:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c474:	f107 0308 	add.w	r3, r7, #8
 800c478:	4619      	mov	r1, r3
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f7ff ff74 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c480:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c484:	2110      	movs	r1, #16
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 fa1a 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c48c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c48e:	69fb      	ldr	r3, [r7, #28]
}
 800c490:	4618      	mov	r0, r3
 800c492:	3720      	adds	r7, #32
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b088      	sub	sp, #32
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c4a6:	2311      	movs	r3, #17
 800c4a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c4aa:	2340      	movs	r3, #64	@ 0x40
 800c4ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c4b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c4b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c4b8:	f107 0308 	add.w	r3, r7, #8
 800c4bc:	4619      	mov	r1, r3
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f7ff ff52 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c4c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4c8:	2111      	movs	r1, #17
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f000 f9f8 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c4d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c4d2:	69fb      	ldr	r3, [r7, #28]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3720      	adds	r7, #32
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b088      	sub	sp, #32
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c4ea:	2312      	movs	r3, #18
 800c4ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c4ee:	2340      	movs	r3, #64	@ 0x40
 800c4f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c4f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c4fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c4fc:	f107 0308 	add.w	r3, r7, #8
 800c500:	4619      	mov	r1, r3
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f7ff ff30 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c508:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c50c:	2112      	movs	r1, #18
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 f9d6 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c514:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c516:	69fb      	ldr	r3, [r7, #28]
}
 800c518:	4618      	mov	r0, r3
 800c51a:	3720      	adds	r7, #32
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}

0800c520 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b088      	sub	sp, #32
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c52e:	2318      	movs	r3, #24
 800c530:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c532:	2340      	movs	r3, #64	@ 0x40
 800c534:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c536:	2300      	movs	r3, #0
 800c538:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c53a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c53e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c540:	f107 0308 	add.w	r3, r7, #8
 800c544:	4619      	mov	r1, r3
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f7ff ff0e 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c54c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c550:	2118      	movs	r1, #24
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f000 f9b4 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c558:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c55a:	69fb      	ldr	r3, [r7, #28]
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3720      	adds	r7, #32
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b088      	sub	sp, #32
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
 800c56c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c572:	2319      	movs	r3, #25
 800c574:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c576:	2340      	movs	r3, #64	@ 0x40
 800c578:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c57a:	2300      	movs	r3, #0
 800c57c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c57e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c582:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c584:	f107 0308 	add.w	r3, r7, #8
 800c588:	4619      	mov	r1, r3
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f7ff feec 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c590:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c594:	2119      	movs	r1, #25
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 f992 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c59c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c59e:	69fb      	ldr	r3, [r7, #28]
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3720      	adds	r7, #32
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b088      	sub	sp, #32
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c5b4:	230c      	movs	r3, #12
 800c5b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c5b8:	2340      	movs	r3, #64	@ 0x40
 800c5ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c5c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c5c6:	f107 0308 	add.w	r3, r7, #8
 800c5ca:	4619      	mov	r1, r3
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f7ff fecb 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c5d2:	4a05      	ldr	r2, [pc, #20]	@ (800c5e8 <SDMMC_CmdStopTransfer+0x40>)
 800c5d4:	210c      	movs	r1, #12
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f000 f972 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c5dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c5de:	69fb      	ldr	r3, [r7, #28]
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	3720      	adds	r7, #32
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	05f5e100 	.word	0x05f5e100

0800c5ec <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b08a      	sub	sp, #40	@ 0x28
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	60f8      	str	r0, [r7, #12]
 800c5f4:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c5fc:	2307      	movs	r3, #7
 800c5fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c600:	2340      	movs	r3, #64	@ 0x40
 800c602:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c604:	2300      	movs	r3, #0
 800c606:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c608:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c60c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c60e:	f107 0310 	add.w	r3, r7, #16
 800c612:	4619      	mov	r1, r3
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f7ff fea7 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c61a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c61e:	2107      	movs	r1, #7
 800c620:	68f8      	ldr	r0, [r7, #12]
 800c622:	f000 f94d 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c626:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800c628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3728      	adds	r7, #40	@ 0x28
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c632:	b580      	push	{r7, lr}
 800c634:	b088      	sub	sp, #32
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800c63a:	2300      	movs	r3, #0
 800c63c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c63e:	2300      	movs	r3, #0
 800c640:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c642:	2300      	movs	r3, #0
 800c644:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c646:	2300      	movs	r3, #0
 800c648:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c64a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c64e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c650:	f107 0308 	add.w	r3, r7, #8
 800c654:	4619      	mov	r1, r3
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f7ff fe86 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f000 fb67 	bl	800cd30 <SDMMC_GetCmdError>
 800c662:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c664:	69fb      	ldr	r3, [r7, #28]
}
 800c666:	4618      	mov	r0, r3
 800c668:	3720      	adds	r7, #32
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c66e:	b580      	push	{r7, lr}
 800c670:	b088      	sub	sp, #32
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c676:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c67a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c67c:	2308      	movs	r3, #8
 800c67e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c680:	2340      	movs	r3, #64	@ 0x40
 800c682:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c684:	2300      	movs	r3, #0
 800c686:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c688:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c68c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c68e:	f107 0308 	add.w	r3, r7, #8
 800c692:	4619      	mov	r1, r3
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f7ff fe67 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 fafa 	bl	800cc94 <SDMMC_GetCmdResp7>
 800c6a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6a2:	69fb      	ldr	r3, [r7, #28]
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3720      	adds	r7, #32
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b088      	sub	sp, #32
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c6ba:	2337      	movs	r3, #55	@ 0x37
 800c6bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6be:	2340      	movs	r3, #64	@ 0x40
 800c6c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6cc:	f107 0308 	add.w	r3, r7, #8
 800c6d0:	4619      	mov	r1, r3
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f7ff fe48 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c6d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c6dc:	2137      	movs	r1, #55	@ 0x37
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 f8ee 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c6e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6e6:	69fb      	ldr	r3, [r7, #28]
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3720      	adds	r7, #32
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}

0800c6f0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b088      	sub	sp, #32
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
 800c6f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800c6fa:	683a      	ldr	r2, [r7, #0]
 800c6fc:	4b0d      	ldr	r3, [pc, #52]	@ (800c734 <SDMMC_CmdAppOperCommand+0x44>)
 800c6fe:	4313      	orrs	r3, r2
 800c700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c702:	2329      	movs	r3, #41	@ 0x29
 800c704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c706:	2340      	movs	r3, #64	@ 0x40
 800c708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c70a:	2300      	movs	r3, #0
 800c70c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c70e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c712:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c714:	f107 0308 	add.w	r3, r7, #8
 800c718:	4619      	mov	r1, r3
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f7ff fe24 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 fa03 	bl	800cb2c <SDMMC_GetCmdResp3>
 800c726:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c728:	69fb      	ldr	r3, [r7, #28]
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3720      	adds	r7, #32
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}
 800c732:	bf00      	nop
 800c734:	80100000 	.word	0x80100000

0800c738 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b088      	sub	sp, #32
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800c746:	2306      	movs	r3, #6
 800c748:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c74a:	2340      	movs	r3, #64	@ 0x40
 800c74c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c74e:	2300      	movs	r3, #0
 800c750:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c752:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c756:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c758:	f107 0308 	add.w	r3, r7, #8
 800c75c:	4619      	mov	r1, r3
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f7ff fe02 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c764:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c768:	2106      	movs	r1, #6
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f000 f8a8 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c770:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c772:	69fb      	ldr	r3, [r7, #28]
}
 800c774:	4618      	mov	r0, r3
 800c776:	3720      	adds	r7, #32
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}

0800c77c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b088      	sub	sp, #32
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c784:	2300      	movs	r3, #0
 800c786:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c788:	2333      	movs	r3, #51	@ 0x33
 800c78a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c78c:	2340      	movs	r3, #64	@ 0x40
 800c78e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c790:	2300      	movs	r3, #0
 800c792:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c794:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c798:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c79a:	f107 0308 	add.w	r3, r7, #8
 800c79e:	4619      	mov	r1, r3
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f7ff fde1 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c7a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7aa:	2133      	movs	r1, #51	@ 0x33
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 f887 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c7b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7b4:	69fb      	ldr	r3, [r7, #28]
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3720      	adds	r7, #32
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}

0800c7be <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c7be:	b580      	push	{r7, lr}
 800c7c0:	b088      	sub	sp, #32
 800c7c2:	af00      	add	r7, sp, #0
 800c7c4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c7ca:	2302      	movs	r3, #2
 800c7cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c7ce:	23c0      	movs	r3, #192	@ 0xc0
 800c7d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c7d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7da:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7dc:	f107 0308 	add.w	r3, r7, #8
 800c7e0:	4619      	mov	r1, r3
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f7ff fdc0 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f000 f957 	bl	800ca9c <SDMMC_GetCmdResp2>
 800c7ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7f0:	69fb      	ldr	r3, [r7, #28]
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3720      	adds	r7, #32
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}

0800c7fa <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b088      	sub	sp, #32
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
 800c802:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c808:	2309      	movs	r3, #9
 800c80a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c80c:	23c0      	movs	r3, #192	@ 0xc0
 800c80e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c810:	2300      	movs	r3, #0
 800c812:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c818:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c81a:	f107 0308 	add.w	r3, r7, #8
 800c81e:	4619      	mov	r1, r3
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f7ff fda1 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f000 f938 	bl	800ca9c <SDMMC_GetCmdResp2>
 800c82c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c82e:	69fb      	ldr	r3, [r7, #28]
}
 800c830:	4618      	mov	r0, r3
 800c832:	3720      	adds	r7, #32
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b088      	sub	sp, #32
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c842:	2300      	movs	r3, #0
 800c844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c846:	2303      	movs	r3, #3
 800c848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c84a:	2340      	movs	r3, #64	@ 0x40
 800c84c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c84e:	2300      	movs	r3, #0
 800c850:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c856:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c858:	f107 0308 	add.w	r3, r7, #8
 800c85c:	4619      	mov	r1, r3
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f7ff fd82 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c864:	683a      	ldr	r2, [r7, #0]
 800c866:	2103      	movs	r1, #3
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 f99d 	bl	800cba8 <SDMMC_GetCmdResp6>
 800c86e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c870:	69fb      	ldr	r3, [r7, #28]
}
 800c872:	4618      	mov	r0, r3
 800c874:	3720      	adds	r7, #32
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}

0800c87a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c87a:	b580      	push	{r7, lr}
 800c87c:	b088      	sub	sp, #32
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
 800c882:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c888:	230d      	movs	r3, #13
 800c88a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c88c:	2340      	movs	r3, #64	@ 0x40
 800c88e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c890:	2300      	movs	r3, #0
 800c892:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c894:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c898:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c89a:	f107 0308 	add.w	r3, r7, #8
 800c89e:	4619      	mov	r1, r3
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f7ff fd61 	bl	800c368 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c8a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8aa:	210d      	movs	r1, #13
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 f807 	bl	800c8c0 <SDMMC_GetCmdResp1>
 800c8b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8b4:	69fb      	ldr	r3, [r7, #28]
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3720      	adds	r7, #32
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
	...

0800c8c0 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b088      	sub	sp, #32
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	607a      	str	r2, [r7, #4]
 800c8cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c8ce:	4b70      	ldr	r3, [pc, #448]	@ (800ca90 <SDMMC_GetCmdResp1+0x1d0>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	4a70      	ldr	r2, [pc, #448]	@ (800ca94 <SDMMC_GetCmdResp1+0x1d4>)
 800c8d4:	fba2 2303 	umull	r2, r3, r2, r3
 800c8d8:	0a5a      	lsrs	r2, r3, #9
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	fb02 f303 	mul.w	r3, r2, r3
 800c8e0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c8e2:	69fb      	ldr	r3, [r7, #28]
 800c8e4:	1e5a      	subs	r2, r3, #1
 800c8e6:	61fa      	str	r2, [r7, #28]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d102      	bne.n	800c8f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c8ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c8f0:	e0c9      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8f6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d0ef      	beq.n	800c8e2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c902:	69bb      	ldr	r3, [r7, #24]
 800c904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d1ea      	bne.n	800c8e2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c910:	f003 0304 	and.w	r3, r3, #4
 800c914:	2b00      	cmp	r3, #0
 800c916:	d004      	beq.n	800c922 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	2204      	movs	r2, #4
 800c91c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c91e:	2304      	movs	r3, #4
 800c920:	e0b1      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c926:	f003 0301 	and.w	r3, r3, #1
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d004      	beq.n	800c938 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	2201      	movs	r2, #1
 800c932:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c934:	2301      	movs	r3, #1
 800c936:	e0a6      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	22c5      	movs	r2, #197	@ 0xc5
 800c93c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c93e:	68f8      	ldr	r0, [r7, #12]
 800c940:	f7ff fd3c 	bl	800c3bc <SDMMC_GetCommandResponse>
 800c944:	4603      	mov	r3, r0
 800c946:	461a      	mov	r2, r3
 800c948:	7afb      	ldrb	r3, [r7, #11]
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d001      	beq.n	800c952 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c94e:	2301      	movs	r3, #1
 800c950:	e099      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c952:	2100      	movs	r1, #0
 800c954:	68f8      	ldr	r0, [r7, #12]
 800c956:	f7ff fd3e 	bl	800c3d6 <SDMMC_GetResponse>
 800c95a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c95c:	697a      	ldr	r2, [r7, #20]
 800c95e:	4b4e      	ldr	r3, [pc, #312]	@ (800ca98 <SDMMC_GetCmdResp1+0x1d8>)
 800c960:	4013      	ands	r3, r2
 800c962:	2b00      	cmp	r3, #0
 800c964:	d101      	bne.n	800c96a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c966:	2300      	movs	r3, #0
 800c968:	e08d      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	da02      	bge.n	800c976 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c970:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c974:	e087      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d001      	beq.n	800c984 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c980:	2340      	movs	r3, #64	@ 0x40
 800c982:	e080      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c984:	697b      	ldr	r3, [r7, #20]
 800c986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d001      	beq.n	800c992 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c98e:	2380      	movs	r3, #128	@ 0x80
 800c990:	e079      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d002      	beq.n	800c9a2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c99c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c9a0:	e071      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d002      	beq.n	800c9b2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c9ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9b0:	e069      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d002      	beq.n	800c9c2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c9bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c9c0:	e061      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d002      	beq.n	800c9d2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c9cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c9d0:	e059      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d002      	beq.n	800c9e2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c9dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c9e0:	e051      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d002      	beq.n	800c9f2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c9ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c9f0:	e049      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d002      	beq.n	800ca02 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c9fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ca00:	e041      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d002      	beq.n	800ca12 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800ca0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca10:	e039      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d002      	beq.n	800ca22 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ca1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800ca20:	e031      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ca22:	697b      	ldr	r3, [r7, #20]
 800ca24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d002      	beq.n	800ca32 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ca2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800ca30:	e029      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d002      	beq.n	800ca42 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ca3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ca40:	e021      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d002      	beq.n	800ca52 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ca4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ca50:	e019      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d002      	beq.n	800ca62 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ca5c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ca60:	e011      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d002      	beq.n	800ca72 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ca6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ca70:	e009      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	f003 0308 	and.w	r3, r3, #8
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d002      	beq.n	800ca82 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ca7c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800ca80:	e001      	b.n	800ca86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ca82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3720      	adds	r7, #32
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	20000000 	.word	0x20000000
 800ca94:	10624dd3 	.word	0x10624dd3
 800ca98:	fdffe008 	.word	0xfdffe008

0800ca9c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b085      	sub	sp, #20
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800caa4:	4b1f      	ldr	r3, [pc, #124]	@ (800cb24 <SDMMC_GetCmdResp2+0x88>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	4a1f      	ldr	r2, [pc, #124]	@ (800cb28 <SDMMC_GetCmdResp2+0x8c>)
 800caaa:	fba2 2303 	umull	r2, r3, r2, r3
 800caae:	0a5b      	lsrs	r3, r3, #9
 800cab0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cab4:	fb02 f303 	mul.w	r3, r2, r3
 800cab8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	1e5a      	subs	r2, r3, #1
 800cabe:	60fa      	str	r2, [r7, #12]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d102      	bne.n	800caca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cac4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cac8:	e026      	b.n	800cb18 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cace:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d0ef      	beq.n	800caba <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d1ea      	bne.n	800caba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cae8:	f003 0304 	and.w	r3, r3, #4
 800caec:	2b00      	cmp	r3, #0
 800caee:	d004      	beq.n	800cafa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2204      	movs	r2, #4
 800caf4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800caf6:	2304      	movs	r3, #4
 800caf8:	e00e      	b.n	800cb18 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cafe:	f003 0301 	and.w	r3, r3, #1
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d004      	beq.n	800cb10 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	e003      	b.n	800cb18 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	22c5      	movs	r2, #197	@ 0xc5
 800cb14:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cb16:	2300      	movs	r3, #0
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3714      	adds	r7, #20
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr
 800cb24:	20000000 	.word	0x20000000
 800cb28:	10624dd3 	.word	0x10624dd3

0800cb2c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800cb2c:	b480      	push	{r7}
 800cb2e:	b085      	sub	sp, #20
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cb34:	4b1a      	ldr	r3, [pc, #104]	@ (800cba0 <SDMMC_GetCmdResp3+0x74>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a1a      	ldr	r2, [pc, #104]	@ (800cba4 <SDMMC_GetCmdResp3+0x78>)
 800cb3a:	fba2 2303 	umull	r2, r3, r2, r3
 800cb3e:	0a5b      	lsrs	r3, r3, #9
 800cb40:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb44:	fb02 f303 	mul.w	r3, r2, r3
 800cb48:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	1e5a      	subs	r2, r3, #1
 800cb4e:	60fa      	str	r2, [r7, #12]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d102      	bne.n	800cb5a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cb54:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cb58:	e01b      	b.n	800cb92 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb5e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d0ef      	beq.n	800cb4a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d1ea      	bne.n	800cb4a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb78:	f003 0304 	and.w	r3, r3, #4
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d004      	beq.n	800cb8a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2204      	movs	r2, #4
 800cb84:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb86:	2304      	movs	r3, #4
 800cb88:	e003      	b.n	800cb92 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	22c5      	movs	r2, #197	@ 0xc5
 800cb8e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800cb90:	2300      	movs	r3, #0
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3714      	adds	r7, #20
 800cb96:	46bd      	mov	sp, r7
 800cb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9c:	4770      	bx	lr
 800cb9e:	bf00      	nop
 800cba0:	20000000 	.word	0x20000000
 800cba4:	10624dd3 	.word	0x10624dd3

0800cba8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b088      	sub	sp, #32
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	460b      	mov	r3, r1
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cbb6:	4b35      	ldr	r3, [pc, #212]	@ (800cc8c <SDMMC_GetCmdResp6+0xe4>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	4a35      	ldr	r2, [pc, #212]	@ (800cc90 <SDMMC_GetCmdResp6+0xe8>)
 800cbbc:	fba2 2303 	umull	r2, r3, r2, r3
 800cbc0:	0a5b      	lsrs	r3, r3, #9
 800cbc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cbc6:	fb02 f303 	mul.w	r3, r2, r3
 800cbca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800cbcc:	69fb      	ldr	r3, [r7, #28]
 800cbce:	1e5a      	subs	r2, r3, #1
 800cbd0:	61fa      	str	r2, [r7, #28]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d102      	bne.n	800cbdc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cbd6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cbda:	e052      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbe0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cbe2:	69bb      	ldr	r3, [r7, #24]
 800cbe4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d0ef      	beq.n	800cbcc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cbec:	69bb      	ldr	r3, [r7, #24]
 800cbee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d1ea      	bne.n	800cbcc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbfa:	f003 0304 	and.w	r3, r3, #4
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d004      	beq.n	800cc0c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2204      	movs	r2, #4
 800cc06:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cc08:	2304      	movs	r3, #4
 800cc0a:	e03a      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc10:	f003 0301 	and.w	r3, r3, #1
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d004      	beq.n	800cc22 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2201      	movs	r2, #1
 800cc1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	e02f      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cc22:	68f8      	ldr	r0, [r7, #12]
 800cc24:	f7ff fbca 	bl	800c3bc <SDMMC_GetCommandResponse>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	7afb      	ldrb	r3, [r7, #11]
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d001      	beq.n	800cc36 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cc32:	2301      	movs	r3, #1
 800cc34:	e025      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	22c5      	movs	r2, #197	@ 0xc5
 800cc3a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	68f8      	ldr	r0, [r7, #12]
 800cc40:	f7ff fbc9 	bl	800c3d6 <SDMMC_GetResponse>
 800cc44:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800cc46:	697b      	ldr	r3, [r7, #20]
 800cc48:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d106      	bne.n	800cc5e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	0c1b      	lsrs	r3, r3, #16
 800cc54:	b29a      	uxth	r2, r3
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	e011      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d002      	beq.n	800cc6e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cc68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cc6c:	e009      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d002      	beq.n	800cc7e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cc78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cc7c:	e001      	b.n	800cc82 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800cc7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3720      	adds	r7, #32
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000000 	.word	0x20000000
 800cc90:	10624dd3 	.word	0x10624dd3

0800cc94 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b085      	sub	sp, #20
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cc9c:	4b22      	ldr	r3, [pc, #136]	@ (800cd28 <SDMMC_GetCmdResp7+0x94>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	4a22      	ldr	r2, [pc, #136]	@ (800cd2c <SDMMC_GetCmdResp7+0x98>)
 800cca2:	fba2 2303 	umull	r2, r3, r2, r3
 800cca6:	0a5b      	lsrs	r3, r3, #9
 800cca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ccac:	fb02 f303 	mul.w	r3, r2, r3
 800ccb0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	1e5a      	subs	r2, r3, #1
 800ccb6:	60fa      	str	r2, [r7, #12]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d102      	bne.n	800ccc2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ccbc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ccc0:	e02c      	b.n	800cd1c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccc6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d0ef      	beq.n	800ccb2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1ea      	bne.n	800ccb2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cce0:	f003 0304 	and.w	r3, r3, #4
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d004      	beq.n	800ccf2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2204      	movs	r2, #4
 800ccec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ccee:	2304      	movs	r3, #4
 800ccf0:	e014      	b.n	800cd1c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccf6:	f003 0301 	and.w	r3, r3, #1
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d004      	beq.n	800cd08 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2201      	movs	r2, #1
 800cd02:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cd04:	2301      	movs	r3, #1
 800cd06:	e009      	b.n	800cd1c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d002      	beq.n	800cd1a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2240      	movs	r2, #64	@ 0x40
 800cd18:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800cd1a:	2300      	movs	r3, #0
  
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3714      	adds	r7, #20
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	20000000 	.word	0x20000000
 800cd2c:	10624dd3 	.word	0x10624dd3

0800cd30 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cd38:	4b11      	ldr	r3, [pc, #68]	@ (800cd80 <SDMMC_GetCmdError+0x50>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a11      	ldr	r2, [pc, #68]	@ (800cd84 <SDMMC_GetCmdError+0x54>)
 800cd3e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd42:	0a5b      	lsrs	r3, r3, #9
 800cd44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd48:	fb02 f303 	mul.w	r3, r2, r3
 800cd4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	1e5a      	subs	r2, r3, #1
 800cd52:	60fa      	str	r2, [r7, #12]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d102      	bne.n	800cd5e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cd58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cd5c:	e009      	b.n	800cd72 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d0f1      	beq.n	800cd4e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	22c5      	movs	r2, #197	@ 0xc5
 800cd6e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3714      	adds	r7, #20
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	20000000 	.word	0x20000000
 800cd84:	10624dd3 	.word	0x10624dd3

0800cd88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	689b      	ldr	r3, [r3, #8]
 800cd94:	f043 0201 	orr.w	r2, r3, #1
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	370c      	adds	r7, #12
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr

0800cdaa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cdaa:	b480      	push	{r7}
 800cdac:	b083      	sub	sp, #12
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	689b      	ldr	r3, [r3, #8]
 800cdb6:	f023 0201 	bic.w	r2, r3, #1
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cdbe:	2300      	movs	r3, #0
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	370c      	adds	r7, #12
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdca:	4770      	bx	lr

0800cdcc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b085      	sub	sp, #20
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	3301      	adds	r3, #1
 800cdde:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	4a13      	ldr	r2, [pc, #76]	@ (800ce30 <USB_FlushTxFifo+0x64>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d901      	bls.n	800cdec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cde8:	2303      	movs	r3, #3
 800cdea:	e01b      	b.n	800ce24 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	691b      	ldr	r3, [r3, #16]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	daf2      	bge.n	800cdda <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	019b      	lsls	r3, r3, #6
 800cdfc:	f043 0220 	orr.w	r2, r3, #32
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	3301      	adds	r3, #1
 800ce08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	4a08      	ldr	r2, [pc, #32]	@ (800ce30 <USB_FlushTxFifo+0x64>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	d901      	bls.n	800ce16 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ce12:	2303      	movs	r3, #3
 800ce14:	e006      	b.n	800ce24 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	691b      	ldr	r3, [r3, #16]
 800ce1a:	f003 0320 	and.w	r3, r3, #32
 800ce1e:	2b20      	cmp	r3, #32
 800ce20:	d0f0      	beq.n	800ce04 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ce22:	2300      	movs	r3, #0
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3714      	adds	r7, #20
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr
 800ce30:	00030d40 	.word	0x00030d40

0800ce34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b085      	sub	sp, #20
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	3301      	adds	r3, #1
 800ce44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	4a11      	ldr	r2, [pc, #68]	@ (800ce90 <USB_FlushRxFifo+0x5c>)
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d901      	bls.n	800ce52 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ce4e:	2303      	movs	r3, #3
 800ce50:	e018      	b.n	800ce84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	daf2      	bge.n	800ce40 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	2210      	movs	r2, #16
 800ce62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	3301      	adds	r3, #1
 800ce68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	4a08      	ldr	r2, [pc, #32]	@ (800ce90 <USB_FlushRxFifo+0x5c>)
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d901      	bls.n	800ce76 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ce72:	2303      	movs	r3, #3
 800ce74:	e006      	b.n	800ce84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	691b      	ldr	r3, [r3, #16]
 800ce7a:	f003 0310 	and.w	r3, r3, #16
 800ce7e:	2b10      	cmp	r3, #16
 800ce80:	d0f0      	beq.n	800ce64 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ce82:	2300      	movs	r3, #0
}
 800ce84:	4618      	mov	r0, r3
 800ce86:	3714      	adds	r7, #20
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8e:	4770      	bx	lr
 800ce90:	00030d40 	.word	0x00030d40

0800ce94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b08b      	sub	sp, #44	@ 0x2c
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	60f8      	str	r0, [r7, #12]
 800ce9c:	60b9      	str	r1, [r7, #8]
 800ce9e:	4613      	mov	r3, r2
 800cea0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ceaa:	88fb      	ldrh	r3, [r7, #6]
 800ceac:	089b      	lsrs	r3, r3, #2
 800ceae:	b29b      	uxth	r3, r3
 800ceb0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ceb2:	88fb      	ldrh	r3, [r7, #6]
 800ceb4:	f003 0303 	and.w	r3, r3, #3
 800ceb8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ceba:	2300      	movs	r3, #0
 800cebc:	623b      	str	r3, [r7, #32]
 800cebe:	e014      	b.n	800ceea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cec0:	69bb      	ldr	r3, [r7, #24]
 800cec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cec6:	681a      	ldr	r2, [r3, #0]
 800cec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceca:	601a      	str	r2, [r3, #0]
    pDest++;
 800cecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cece:	3301      	adds	r3, #1
 800ced0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ced2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced4:	3301      	adds	r3, #1
 800ced6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ced8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceda:	3301      	adds	r3, #1
 800cedc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee0:	3301      	adds	r3, #1
 800cee2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800cee4:	6a3b      	ldr	r3, [r7, #32]
 800cee6:	3301      	adds	r3, #1
 800cee8:	623b      	str	r3, [r7, #32]
 800ceea:	6a3a      	ldr	r2, [r7, #32]
 800ceec:	697b      	ldr	r3, [r7, #20]
 800ceee:	429a      	cmp	r2, r3
 800cef0:	d3e6      	bcc.n	800cec0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cef2:	8bfb      	ldrh	r3, [r7, #30]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d01e      	beq.n	800cf36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cef8:	2300      	movs	r3, #0
 800cefa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cefc:	69bb      	ldr	r3, [r7, #24]
 800cefe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cf02:	461a      	mov	r2, r3
 800cf04:	f107 0310 	add.w	r3, r7, #16
 800cf08:	6812      	ldr	r2, [r2, #0]
 800cf0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cf0c:	693a      	ldr	r2, [r7, #16]
 800cf0e:	6a3b      	ldr	r3, [r7, #32]
 800cf10:	b2db      	uxtb	r3, r3
 800cf12:	00db      	lsls	r3, r3, #3
 800cf14:	fa22 f303 	lsr.w	r3, r2, r3
 800cf18:	b2da      	uxtb	r2, r3
 800cf1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf1c:	701a      	strb	r2, [r3, #0]
      i++;
 800cf1e:	6a3b      	ldr	r3, [r7, #32]
 800cf20:	3301      	adds	r3, #1
 800cf22:	623b      	str	r3, [r7, #32]
      pDest++;
 800cf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf26:	3301      	adds	r3, #1
 800cf28:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800cf2a:	8bfb      	ldrh	r3, [r7, #30]
 800cf2c:	3b01      	subs	r3, #1
 800cf2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cf30:	8bfb      	ldrh	r3, [r7, #30]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d1ea      	bne.n	800cf0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cf36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	372c      	adds	r7, #44	@ 0x2c
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	695b      	ldr	r3, [r3, #20]
 800cf50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	699b      	ldr	r3, [r3, #24]
 800cf56:	68fa      	ldr	r2, [r7, #12]
 800cf58:	4013      	ands	r3, r2
 800cf5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3714      	adds	r7, #20
 800cf62:	46bd      	mov	sp, r7
 800cf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf68:	4770      	bx	lr

0800cf6a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800cf6a:	b480      	push	{r7}
 800cf6c:	b085      	sub	sp, #20
 800cf6e:	af00      	add	r7, sp, #0
 800cf70:	6078      	str	r0, [r7, #4]
 800cf72:	460b      	mov	r3, r1
 800cf74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800cf7a:	78fb      	ldrb	r3, [r7, #3]
 800cf7c:	015a      	lsls	r2, r3, #5
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	4413      	add	r3, r2
 800cf82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cf86:	689b      	ldr	r3, [r3, #8]
 800cf88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800cf8a:	78fb      	ldrb	r3, [r7, #3]
 800cf8c:	015a      	lsls	r2, r3, #5
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	4413      	add	r3, r2
 800cf92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cf96:	68db      	ldr	r3, [r3, #12]
 800cf98:	68ba      	ldr	r2, [r7, #8]
 800cf9a:	4013      	ands	r3, r2
 800cf9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cf9e:	68bb      	ldr	r3, [r7, #8]
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3714      	adds	r7, #20
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b083      	sub	sp, #12
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	695b      	ldr	r3, [r3, #20]
 800cfb8:	f003 0301 	and.w	r3, r3, #1
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	370c      	adds	r7, #12
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b085      	sub	sp, #20
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	68fa      	ldr	r2, [r7, #12]
 800cfe2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800cfe6:	f023 0303 	bic.w	r3, r3, #3
 800cfea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cff2:	681a      	ldr	r2, [r3, #0]
 800cff4:	78fb      	ldrb	r3, [r7, #3]
 800cff6:	f003 0303 	and.w	r3, r3, #3
 800cffa:	68f9      	ldr	r1, [r7, #12]
 800cffc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800d000:	4313      	orrs	r3, r2
 800d002:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800d004:	78fb      	ldrb	r3, [r7, #3]
 800d006:	2b01      	cmp	r3, #1
 800d008:	d107      	bne.n	800d01a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d010:	461a      	mov	r2, r3
 800d012:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800d016:	6053      	str	r3, [r2, #4]
 800d018:	e009      	b.n	800d02e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800d01a:	78fb      	ldrb	r3, [r7, #3]
 800d01c:	2b02      	cmp	r3, #2
 800d01e:	d106      	bne.n	800d02e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d026:	461a      	mov	r2, r3
 800d028:	f241 7370 	movw	r3, #6000	@ 0x1770
 800d02c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800d02e:	2300      	movs	r3, #0
}
 800d030:	4618      	mov	r0, r3
 800d032:	3714      	adds	r7, #20
 800d034:	46bd      	mov	sp, r7
 800d036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03a:	4770      	bx	lr

0800d03c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b085      	sub	sp, #20
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d04e:	695b      	ldr	r3, [r3, #20]
 800d050:	b29b      	uxth	r3, r3
}
 800d052:	4618      	mov	r0, r3
 800d054:	3714      	adds	r7, #20
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800d05e:	b480      	push	{r7}
 800d060:	b089      	sub	sp, #36	@ 0x24
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
 800d066:	460b      	mov	r3, r1
 800d068:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800d06e:	78fb      	ldrb	r3, [r7, #3]
 800d070:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800d072:	2300      	movs	r3, #0
 800d074:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	015a      	lsls	r2, r3, #5
 800d07a:	69fb      	ldr	r3, [r7, #28]
 800d07c:	4413      	add	r3, r2
 800d07e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	0c9b      	lsrs	r3, r3, #18
 800d086:	f003 0303 	and.w	r3, r3, #3
 800d08a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	015a      	lsls	r2, r3, #5
 800d090:	69fb      	ldr	r3, [r7, #28]
 800d092:	4413      	add	r3, r2
 800d094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	0fdb      	lsrs	r3, r3, #31
 800d09c:	f003 0301 	and.w	r3, r3, #1
 800d0a0:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	689b      	ldr	r3, [r3, #8]
 800d0a6:	f003 0320 	and.w	r3, r3, #32
 800d0aa:	2b20      	cmp	r3, #32
 800d0ac:	d104      	bne.n	800d0b8 <USB_HC_Halt+0x5a>
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d101      	bne.n	800d0b8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	e0c8      	b.n	800d24a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d002      	beq.n	800d0c4 <USB_HC_Halt+0x66>
 800d0be:	697b      	ldr	r3, [r7, #20]
 800d0c0:	2b02      	cmp	r3, #2
 800d0c2:	d163      	bne.n	800d18c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d0c4:	69bb      	ldr	r3, [r7, #24]
 800d0c6:	015a      	lsls	r2, r3, #5
 800d0c8:	69fb      	ldr	r3, [r7, #28]
 800d0ca:	4413      	add	r3, r2
 800d0cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	69ba      	ldr	r2, [r7, #24]
 800d0d4:	0151      	lsls	r1, r2, #5
 800d0d6:	69fa      	ldr	r2, [r7, #28]
 800d0d8:	440a      	add	r2, r1
 800d0da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d0de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d0e2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	689b      	ldr	r3, [r3, #8]
 800d0e8:	f003 0320 	and.w	r3, r3, #32
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f040 80ab 	bne.w	800d248 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d133      	bne.n	800d166 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d0fe:	69bb      	ldr	r3, [r7, #24]
 800d100:	015a      	lsls	r2, r3, #5
 800d102:	69fb      	ldr	r3, [r7, #28]
 800d104:	4413      	add	r3, r2
 800d106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	69ba      	ldr	r2, [r7, #24]
 800d10e:	0151      	lsls	r1, r2, #5
 800d110:	69fa      	ldr	r2, [r7, #28]
 800d112:	440a      	add	r2, r1
 800d114:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d118:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d11c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d11e:	69bb      	ldr	r3, [r7, #24]
 800d120:	015a      	lsls	r2, r3, #5
 800d122:	69fb      	ldr	r3, [r7, #28]
 800d124:	4413      	add	r3, r2
 800d126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	69ba      	ldr	r2, [r7, #24]
 800d12e:	0151      	lsls	r1, r2, #5
 800d130:	69fa      	ldr	r2, [r7, #28]
 800d132:	440a      	add	r2, r1
 800d134:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d138:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d13c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	3301      	adds	r3, #1
 800d142:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d14a:	d81d      	bhi.n	800d188 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d14c:	69bb      	ldr	r3, [r7, #24]
 800d14e:	015a      	lsls	r2, r3, #5
 800d150:	69fb      	ldr	r3, [r7, #28]
 800d152:	4413      	add	r3, r2
 800d154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d15e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d162:	d0ec      	beq.n	800d13e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d164:	e070      	b.n	800d248 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d166:	69bb      	ldr	r3, [r7, #24]
 800d168:	015a      	lsls	r2, r3, #5
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	4413      	add	r3, r2
 800d16e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	69ba      	ldr	r2, [r7, #24]
 800d176:	0151      	lsls	r1, r2, #5
 800d178:	69fa      	ldr	r2, [r7, #28]
 800d17a:	440a      	add	r2, r1
 800d17c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d180:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d184:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d186:	e05f      	b.n	800d248 <USB_HC_Halt+0x1ea>
            break;
 800d188:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800d18a:	e05d      	b.n	800d248 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d18c:	69bb      	ldr	r3, [r7, #24]
 800d18e:	015a      	lsls	r2, r3, #5
 800d190:	69fb      	ldr	r3, [r7, #28]
 800d192:	4413      	add	r3, r2
 800d194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	69ba      	ldr	r2, [r7, #24]
 800d19c:	0151      	lsls	r1, r2, #5
 800d19e:	69fa      	ldr	r2, [r7, #28]
 800d1a0:	440a      	add	r2, r1
 800d1a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d1a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d1aa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800d1ac:	69fb      	ldr	r3, [r7, #28]
 800d1ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d1b2:	691b      	ldr	r3, [r3, #16]
 800d1b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d133      	bne.n	800d224 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d1bc:	69bb      	ldr	r3, [r7, #24]
 800d1be:	015a      	lsls	r2, r3, #5
 800d1c0:	69fb      	ldr	r3, [r7, #28]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	69ba      	ldr	r2, [r7, #24]
 800d1cc:	0151      	lsls	r1, r2, #5
 800d1ce:	69fa      	ldr	r2, [r7, #28]
 800d1d0:	440a      	add	r2, r1
 800d1d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d1d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d1da:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	015a      	lsls	r2, r3, #5
 800d1e0:	69fb      	ldr	r3, [r7, #28]
 800d1e2:	4413      	add	r3, r2
 800d1e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	69ba      	ldr	r2, [r7, #24]
 800d1ec:	0151      	lsls	r1, r2, #5
 800d1ee:	69fa      	ldr	r2, [r7, #28]
 800d1f0:	440a      	add	r2, r1
 800d1f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d1f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d1fa:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	3301      	adds	r3, #1
 800d200:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d208:	d81d      	bhi.n	800d246 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d20a:	69bb      	ldr	r3, [r7, #24]
 800d20c:	015a      	lsls	r2, r3, #5
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	4413      	add	r3, r2
 800d212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d21c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d220:	d0ec      	beq.n	800d1fc <USB_HC_Halt+0x19e>
 800d222:	e011      	b.n	800d248 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800d224:	69bb      	ldr	r3, [r7, #24]
 800d226:	015a      	lsls	r2, r3, #5
 800d228:	69fb      	ldr	r3, [r7, #28]
 800d22a:	4413      	add	r3, r2
 800d22c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	69ba      	ldr	r2, [r7, #24]
 800d234:	0151      	lsls	r1, r2, #5
 800d236:	69fa      	ldr	r2, [r7, #28]
 800d238:	440a      	add	r2, r1
 800d23a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800d23e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d242:	6013      	str	r3, [r2, #0]
 800d244:	e000      	b.n	800d248 <USB_HC_Halt+0x1ea>
          break;
 800d246:	bf00      	nop
    }
  }

  return HAL_OK;
 800d248:	2300      	movs	r3, #0
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3724      	adds	r7, #36	@ 0x24
 800d24e:	46bd      	mov	sp, r7
 800d250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d254:	4770      	bx	lr

0800d256 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800d256:	b580      	push	{r7, lr}
 800d258:	b088      	sub	sp, #32
 800d25a:	af00      	add	r7, sp, #0
 800d25c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800d25e:	2300      	movs	r3, #0
 800d260:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800d266:	2300      	movs	r3, #0
 800d268:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f7ff fd9d 	bl	800cdaa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d270:	2110      	movs	r1, #16
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f7ff fdaa 	bl	800cdcc <USB_FlushTxFifo>
 800d278:	4603      	mov	r3, r0
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d001      	beq.n	800d282 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800d27e:	2301      	movs	r3, #1
 800d280:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d282:	6878      	ldr	r0, [r7, #4]
 800d284:	f7ff fdd6 	bl	800ce34 <USB_FlushRxFifo>
 800d288:	4603      	mov	r3, r0
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d001      	beq.n	800d292 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800d28e:	2301      	movs	r3, #1
 800d290:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800d292:	2300      	movs	r3, #0
 800d294:	61bb      	str	r3, [r7, #24]
 800d296:	e01f      	b.n	800d2d8 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800d298:	69bb      	ldr	r3, [r7, #24]
 800d29a:	015a      	lsls	r2, r3, #5
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	4413      	add	r3, r2
 800d2a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d2ae:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d2b6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d2be:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800d2c0:	69bb      	ldr	r3, [r7, #24]
 800d2c2:	015a      	lsls	r2, r3, #5
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	4413      	add	r3, r2
 800d2c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d2cc:	461a      	mov	r2, r3
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800d2d2:	69bb      	ldr	r3, [r7, #24]
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	61bb      	str	r3, [r7, #24]
 800d2d8:	69bb      	ldr	r3, [r7, #24]
 800d2da:	2b0f      	cmp	r3, #15
 800d2dc:	d9dc      	bls.n	800d298 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800d2de:	2300      	movs	r3, #0
 800d2e0:	61bb      	str	r3, [r7, #24]
 800d2e2:	e034      	b.n	800d34e <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800d2e4:	69bb      	ldr	r3, [r7, #24]
 800d2e6:	015a      	lsls	r2, r3, #5
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	4413      	add	r3, r2
 800d2ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d2fa:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800d2fc:	693b      	ldr	r3, [r7, #16]
 800d2fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d302:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d304:	693b      	ldr	r3, [r7, #16]
 800d306:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d30a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	015a      	lsls	r2, r3, #5
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	4413      	add	r3, r2
 800d314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d318:	461a      	mov	r2, r3
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	3301      	adds	r3, #1
 800d322:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d32a:	d80c      	bhi.n	800d346 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d32c:	69bb      	ldr	r3, [r7, #24]
 800d32e:	015a      	lsls	r2, r3, #5
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	4413      	add	r3, r2
 800d334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d33e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d342:	d0ec      	beq.n	800d31e <USB_StopHost+0xc8>
 800d344:	e000      	b.n	800d348 <USB_StopHost+0xf2>
        break;
 800d346:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	3301      	adds	r3, #1
 800d34c:	61bb      	str	r3, [r7, #24]
 800d34e:	69bb      	ldr	r3, [r7, #24]
 800d350:	2b0f      	cmp	r3, #15
 800d352:	d9c7      	bls.n	800d2e4 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800d354:	697b      	ldr	r3, [r7, #20]
 800d356:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d35a:	461a      	mov	r2, r3
 800d35c:	f04f 33ff 	mov.w	r3, #4294967295
 800d360:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	f04f 32ff 	mov.w	r2, #4294967295
 800d368:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f7ff fd0c 	bl	800cd88 <USB_EnableGlobalInt>

  return ret;
 800d370:	7ffb      	ldrb	r3, [r7, #31]
}
 800d372:	4618      	mov	r0, r3
 800d374:	3720      	adds	r7, #32
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
	...

0800d37c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d380:	4904      	ldr	r1, [pc, #16]	@ (800d394 <MX_FATFS_Init+0x18>)
 800d382:	4805      	ldr	r0, [pc, #20]	@ (800d398 <MX_FATFS_Init+0x1c>)
 800d384:	f003 f9d8 	bl	8010738 <FATFS_LinkDriver>
 800d388:	4603      	mov	r3, r0
 800d38a:	461a      	mov	r2, r3
 800d38c:	4b03      	ldr	r3, [pc, #12]	@ (800d39c <MX_FATFS_Init+0x20>)
 800d38e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d390:	bf00      	nop
 800d392:	bd80      	pop	{r7, pc}
 800d394:	20000e30 	.word	0x20000e30
 800d398:	08013a48 	.word	0x08013a48
 800d39c:	20000e2c 	.word	0x20000e2c

0800d3a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d3a0:	b480      	push	{r7}
 800d3a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d3a4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d3ba:	f000 f896 	bl	800d4ea <BSP_SD_IsDetected>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	d001      	beq.n	800d3c8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800d3c4:	2302      	movs	r3, #2
 800d3c6:	e012      	b.n	800d3ee <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800d3c8:	480b      	ldr	r0, [pc, #44]	@ (800d3f8 <BSP_SD_Init+0x48>)
 800d3ca:	f7fb fd85 	bl	8008ed8 <HAL_SD_Init>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d3d2:	79fb      	ldrb	r3, [r7, #7]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d109      	bne.n	800d3ec <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d3d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800d3dc:	4806      	ldr	r0, [pc, #24]	@ (800d3f8 <BSP_SD_Init+0x48>)
 800d3de:	f7fc fb4b 	bl	8009a78 <HAL_SD_ConfigWideBusOperation>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d001      	beq.n	800d3ec <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d3ec:	79fb      	ldrb	r3, [r7, #7]
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3708      	adds	r7, #8
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}
 800d3f6:	bf00      	nop
 800d3f8:	2000092c 	.word	0x2000092c

0800d3fc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b086      	sub	sp, #24
 800d400:	af00      	add	r7, sp, #0
 800d402:	60f8      	str	r0, [r7, #12]
 800d404:	60b9      	str	r1, [r7, #8]
 800d406:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d408:	2300      	movs	r3, #0
 800d40a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	68ba      	ldr	r2, [r7, #8]
 800d410:	68f9      	ldr	r1, [r7, #12]
 800d412:	4806      	ldr	r0, [pc, #24]	@ (800d42c <BSP_SD_ReadBlocks_DMA+0x30>)
 800d414:	f7fb fe18 	bl	8009048 <HAL_SD_ReadBlocks_DMA>
 800d418:	4603      	mov	r3, r0
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d001      	beq.n	800d422 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d41e:	2301      	movs	r3, #1
 800d420:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d422:	7dfb      	ldrb	r3, [r7, #23]
}
 800d424:	4618      	mov	r0, r3
 800d426:	3718      	adds	r7, #24
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	2000092c 	.word	0x2000092c

0800d430 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b086      	sub	sp, #24
 800d434:	af00      	add	r7, sp, #0
 800d436:	60f8      	str	r0, [r7, #12]
 800d438:	60b9      	str	r1, [r7, #8]
 800d43a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d43c:	2300      	movs	r3, #0
 800d43e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	68ba      	ldr	r2, [r7, #8]
 800d444:	68f9      	ldr	r1, [r7, #12]
 800d446:	4806      	ldr	r0, [pc, #24]	@ (800d460 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d448:	f7fb fee0 	bl	800920c <HAL_SD_WriteBlocks_DMA>
 800d44c:	4603      	mov	r3, r0
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d001      	beq.n	800d456 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d452:	2301      	movs	r3, #1
 800d454:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d456:	7dfb      	ldrb	r3, [r7, #23]
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3718      	adds	r7, #24
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	2000092c 	.word	0x2000092c

0800d464 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d468:	4805      	ldr	r0, [pc, #20]	@ (800d480 <BSP_SD_GetCardState+0x1c>)
 800d46a:	f7fc fb9f 	bl	8009bac <HAL_SD_GetCardState>
 800d46e:	4603      	mov	r3, r0
 800d470:	2b04      	cmp	r3, #4
 800d472:	bf14      	ite	ne
 800d474:	2301      	movne	r3, #1
 800d476:	2300      	moveq	r3, #0
 800d478:	b2db      	uxtb	r3, r3
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	bd80      	pop	{r7, pc}
 800d47e:	bf00      	nop
 800d480:	2000092c 	.word	0x2000092c

0800d484 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b082      	sub	sp, #8
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d48c:	6879      	ldr	r1, [r7, #4]
 800d48e:	4803      	ldr	r0, [pc, #12]	@ (800d49c <BSP_SD_GetCardInfo+0x18>)
 800d490:	f7fc fac6 	bl	8009a20 <HAL_SD_GetCardInfo>
}
 800d494:	bf00      	nop
 800d496:	3708      	adds	r7, #8
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	2000092c 	.word	0x2000092c

0800d4a0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b082      	sub	sp, #8
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d4a8:	f000 f818 	bl	800d4dc <BSP_SD_AbortCallback>
}
 800d4ac:	bf00      	nop
 800d4ae:	3708      	adds	r7, #8
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d4bc:	f000 f9c4 	bl	800d848 <BSP_SD_WriteCpltCallback>
}
 800d4c0:	bf00      	nop
 800d4c2:	3708      	adds	r7, #8
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}

0800d4c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b082      	sub	sp, #8
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d4d0:	f000 f9c8 	bl	800d864 <BSP_SD_ReadCpltCallback>
}
 800d4d4:	bf00      	nop
 800d4d6:	3708      	adds	r7, #8
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bd80      	pop	{r7, pc}

0800d4dc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	af00      	add	r7, sp, #0

}
 800d4e0:	bf00      	nop
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr

0800d4ea <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b082      	sub	sp, #8
 800d4ee:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d4f4:	f000 f80c 	bl	800d510 <BSP_PlatformIsDetected>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d101      	bne.n	800d502 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d4fe:	2300      	movs	r3, #0
 800d500:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d502:	79fb      	ldrb	r3, [r7, #7]
 800d504:	b2db      	uxtb	r3, r3
}
 800d506:	4618      	mov	r0, r3
 800d508:	3708      	adds	r7, #8
 800d50a:	46bd      	mov	sp, r7
 800d50c:	bd80      	pop	{r7, pc}
	...

0800d510 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d510:	b580      	push	{r7, lr}
 800d512:	b082      	sub	sp, #8
 800d514:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d516:	2301      	movs	r3, #1
 800d518:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d51a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800d51e:	4806      	ldr	r0, [pc, #24]	@ (800d538 <BSP_PlatformIsDetected+0x28>)
 800d520:	f7f7 fd08 	bl	8004f34 <HAL_GPIO_ReadPin>
 800d524:	4603      	mov	r3, r0
 800d526:	2b00      	cmp	r3, #0
 800d528:	d001      	beq.n	800d52e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d52a:	2300      	movs	r3, #0
 800d52c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d52e:	79fb      	ldrb	r3, [r7, #7]
}
 800d530:	4618      	mov	r0, r3
 800d532:	3708      	adds	r7, #8
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}
 800d538:	40020800 	.word	0x40020800

0800d53c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b084      	sub	sp, #16
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800d544:	f003 f990 	bl	8010868 <osKernelSysTick>
 800d548:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800d54a:	e006      	b.n	800d55a <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d54c:	f7ff ff8a 	bl	800d464 <BSP_SD_GetCardState>
 800d550:	4603      	mov	r3, r0
 800d552:	2b00      	cmp	r3, #0
 800d554:	d101      	bne.n	800d55a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d556:	2300      	movs	r3, #0
 800d558:	e009      	b.n	800d56e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800d55a:	f003 f985 	bl	8010868 <osKernelSysTick>
 800d55e:	4602      	mov	r2, r0
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	1ad3      	subs	r3, r2, r3
 800d564:	687a      	ldr	r2, [r7, #4]
 800d566:	429a      	cmp	r2, r3
 800d568:	d8f0      	bhi.n	800d54c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d56a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3710      	adds	r7, #16
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}
	...

0800d578 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	4603      	mov	r3, r0
 800d580:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d582:	4b0b      	ldr	r3, [pc, #44]	@ (800d5b0 <SD_CheckStatus+0x38>)
 800d584:	2201      	movs	r2, #1
 800d586:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d588:	f7ff ff6c 	bl	800d464 <BSP_SD_GetCardState>
 800d58c:	4603      	mov	r3, r0
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d107      	bne.n	800d5a2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d592:	4b07      	ldr	r3, [pc, #28]	@ (800d5b0 <SD_CheckStatus+0x38>)
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	b2db      	uxtb	r3, r3
 800d598:	f023 0301 	bic.w	r3, r3, #1
 800d59c:	b2da      	uxtb	r2, r3
 800d59e:	4b04      	ldr	r3, [pc, #16]	@ (800d5b0 <SD_CheckStatus+0x38>)
 800d5a0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d5a2:	4b03      	ldr	r3, [pc, #12]	@ (800d5b0 <SD_CheckStatus+0x38>)
 800d5a4:	781b      	ldrb	r3, [r3, #0]
 800d5a6:	b2db      	uxtb	r3, r3
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	20000009 	.word	0x20000009

0800d5b4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d5b4:	b590      	push	{r4, r7, lr}
 800d5b6:	b087      	sub	sp, #28
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d5be:	4b20      	ldr	r3, [pc, #128]	@ (800d640 <SD_initialize+0x8c>)
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800d5c4:	f003 f944 	bl	8010850 <osKernelRunning>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d030      	beq.n	800d630 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d5ce:	f7ff feef 	bl	800d3b0 <BSP_SD_Init>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d107      	bne.n	800d5e8 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800d5d8:	79fb      	ldrb	r3, [r7, #7]
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f7ff ffcc 	bl	800d578 <SD_CheckStatus>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	461a      	mov	r2, r3
 800d5e4:	4b16      	ldr	r3, [pc, #88]	@ (800d640 <SD_initialize+0x8c>)
 800d5e6:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d5e8:	4b15      	ldr	r3, [pc, #84]	@ (800d640 <SD_initialize+0x8c>)
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d01e      	beq.n	800d630 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800d5f2:	4b14      	ldr	r3, [pc, #80]	@ (800d644 <SD_initialize+0x90>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d10e      	bne.n	800d618 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800d5fa:	4b13      	ldr	r3, [pc, #76]	@ (800d648 <SD_initialize+0x94>)
 800d5fc:	f107 0408 	add.w	r4, r7, #8
 800d600:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d602:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800d606:	f107 0308 	add.w	r3, r7, #8
 800d60a:	2100      	movs	r1, #0
 800d60c:	4618      	mov	r0, r3
 800d60e:	f003 fa72 	bl	8010af6 <osMessageCreate>
 800d612:	4603      	mov	r3, r0
 800d614:	4a0b      	ldr	r2, [pc, #44]	@ (800d644 <SD_initialize+0x90>)
 800d616:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800d618:	4b0a      	ldr	r3, [pc, #40]	@ (800d644 <SD_initialize+0x90>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d107      	bne.n	800d630 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800d620:	4b07      	ldr	r3, [pc, #28]	@ (800d640 <SD_initialize+0x8c>)
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	b2db      	uxtb	r3, r3
 800d626:	f043 0301 	orr.w	r3, r3, #1
 800d62a:	b2da      	uxtb	r2, r3
 800d62c:	4b04      	ldr	r3, [pc, #16]	@ (800d640 <SD_initialize+0x8c>)
 800d62e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800d630:	4b03      	ldr	r3, [pc, #12]	@ (800d640 <SD_initialize+0x8c>)
 800d632:	781b      	ldrb	r3, [r3, #0]
 800d634:	b2db      	uxtb	r3, r3
}
 800d636:	4618      	mov	r0, r3
 800d638:	371c      	adds	r7, #28
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd90      	pop	{r4, r7, pc}
 800d63e:	bf00      	nop
 800d640:	20000009 	.word	0x20000009
 800d644:	20001298 	.word	0x20001298
 800d648:	080139cc 	.word	0x080139cc

0800d64c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b082      	sub	sp, #8
 800d650:	af00      	add	r7, sp, #0
 800d652:	4603      	mov	r3, r0
 800d654:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d656:	79fb      	ldrb	r3, [r7, #7]
 800d658:	4618      	mov	r0, r3
 800d65a:	f7ff ff8d 	bl	800d578 <SD_CheckStatus>
 800d65e:	4603      	mov	r3, r0
}
 800d660:	4618      	mov	r0, r3
 800d662:	3708      	adds	r7, #8
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}

0800d668 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b08a      	sub	sp, #40	@ 0x28
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	60b9      	str	r1, [r7, #8]
 800d670:	607a      	str	r2, [r7, #4]
 800d672:	603b      	str	r3, [r7, #0]
 800d674:	4603      	mov	r3, r0
 800d676:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800d678:	2301      	movs	r3, #1
 800d67a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d67e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800d682:	f7ff ff5b 	bl	800d53c <SD_CheckStatusWithTimeout>
 800d686:	4603      	mov	r3, r0
 800d688:	2b00      	cmp	r3, #0
 800d68a:	da02      	bge.n	800d692 <SD_read+0x2a>
  {
    return res;
 800d68c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d690:	e032      	b.n	800d6f8 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d692:	683a      	ldr	r2, [r7, #0]
 800d694:	6879      	ldr	r1, [r7, #4]
 800d696:	68b8      	ldr	r0, [r7, #8]
 800d698:	f7ff feb0 	bl	800d3fc <BSP_SD_ReadBlocks_DMA>
 800d69c:	4603      	mov	r3, r0
 800d69e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800d6a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d124      	bne.n	800d6f4 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d6aa:	4b15      	ldr	r3, [pc, #84]	@ (800d700 <SD_read+0x98>)
 800d6ac:	6819      	ldr	r1, [r3, #0]
 800d6ae:	f107 0314 	add.w	r3, r7, #20
 800d6b2:	f247 5230 	movw	r2, #30000	@ 0x7530
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f003 fa86 	bl	8010bc8 <osMessageGet>

    if (event.status == osEventMessage)
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	2b10      	cmp	r3, #16
 800d6c0:	d118      	bne.n	800d6f4 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	2b01      	cmp	r3, #1
 800d6c6:	d115      	bne.n	800d6f4 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800d6c8:	f003 f8ce 	bl	8010868 <osKernelSysTick>
 800d6cc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d6ce:	e008      	b.n	800d6e2 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d6d0:	f7ff fec8 	bl	800d464 <BSP_SD_GetCardState>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d103      	bne.n	800d6e2 <SD_read+0x7a>
              {
                res = RES_OK;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800d6e0:	e008      	b.n	800d6f4 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d6e2:	f003 f8c1 	bl	8010868 <osKernelSysTick>
 800d6e6:	4602      	mov	r2, r0
 800d6e8:	6a3b      	ldr	r3, [r7, #32]
 800d6ea:	1ad3      	subs	r3, r2, r3
 800d6ec:	f247 522f 	movw	r2, #29999	@ 0x752f
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d9ed      	bls.n	800d6d0 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800d6f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3728      	adds	r7, #40	@ 0x28
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}
 800d700:	20001298 	.word	0x20001298

0800d704 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b08a      	sub	sp, #40	@ 0x28
 800d708:	af00      	add	r7, sp, #0
 800d70a:	60b9      	str	r1, [r7, #8]
 800d70c:	607a      	str	r2, [r7, #4]
 800d70e:	603b      	str	r3, [r7, #0]
 800d710:	4603      	mov	r3, r0
 800d712:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d714:	2301      	movs	r3, #1
 800d716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d71a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800d71e:	f7ff ff0d 	bl	800d53c <SD_CheckStatusWithTimeout>
 800d722:	4603      	mov	r3, r0
 800d724:	2b00      	cmp	r3, #0
 800d726:	da02      	bge.n	800d72e <SD_write+0x2a>
  {
    return res;
 800d728:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d72c:	e02e      	b.n	800d78c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d72e:	683a      	ldr	r2, [r7, #0]
 800d730:	6879      	ldr	r1, [r7, #4]
 800d732:	68b8      	ldr	r0, [r7, #8]
 800d734:	f7ff fe7c 	bl	800d430 <BSP_SD_WriteBlocks_DMA>
 800d738:	4603      	mov	r3, r0
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d124      	bne.n	800d788 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d73e:	4b15      	ldr	r3, [pc, #84]	@ (800d794 <SD_write+0x90>)
 800d740:	6819      	ldr	r1, [r3, #0]
 800d742:	f107 0314 	add.w	r3, r7, #20
 800d746:	f247 5230 	movw	r2, #30000	@ 0x7530
 800d74a:	4618      	mov	r0, r3
 800d74c:	f003 fa3c 	bl	8010bc8 <osMessageGet>

    if (event.status == osEventMessage)
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	2b10      	cmp	r3, #16
 800d754:	d118      	bne.n	800d788 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800d756:	69bb      	ldr	r3, [r7, #24]
 800d758:	2b02      	cmp	r3, #2
 800d75a:	d115      	bne.n	800d788 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800d75c:	f003 f884 	bl	8010868 <osKernelSysTick>
 800d760:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d762:	e008      	b.n	800d776 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d764:	f7ff fe7e 	bl	800d464 <BSP_SD_GetCardState>
 800d768:	4603      	mov	r3, r0
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d103      	bne.n	800d776 <SD_write+0x72>
          {
            res = RES_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d774:	e008      	b.n	800d788 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d776:	f003 f877 	bl	8010868 <osKernelSysTick>
 800d77a:	4602      	mov	r2, r0
 800d77c:	6a3b      	ldr	r3, [r7, #32]
 800d77e:	1ad3      	subs	r3, r2, r3
 800d780:	f247 522f 	movw	r2, #29999	@ 0x752f
 800d784:	4293      	cmp	r3, r2
 800d786:	d9ed      	bls.n	800d764 <SD_write+0x60>
    }

  }
#endif

  return res;
 800d788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3728      	adds	r7, #40	@ 0x28
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	20001298 	.word	0x20001298

0800d798 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b08c      	sub	sp, #48	@ 0x30
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	4603      	mov	r3, r0
 800d7a0:	603a      	str	r2, [r7, #0]
 800d7a2:	71fb      	strb	r3, [r7, #7]
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d7ae:	4b25      	ldr	r3, [pc, #148]	@ (800d844 <SD_ioctl+0xac>)
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	b2db      	uxtb	r3, r3
 800d7b4:	f003 0301 	and.w	r3, r3, #1
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d001      	beq.n	800d7c0 <SD_ioctl+0x28>
 800d7bc:	2303      	movs	r3, #3
 800d7be:	e03c      	b.n	800d83a <SD_ioctl+0xa2>

  switch (cmd)
 800d7c0:	79bb      	ldrb	r3, [r7, #6]
 800d7c2:	2b03      	cmp	r3, #3
 800d7c4:	d834      	bhi.n	800d830 <SD_ioctl+0x98>
 800d7c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d7cc <SD_ioctl+0x34>)
 800d7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7cc:	0800d7dd 	.word	0x0800d7dd
 800d7d0:	0800d7e5 	.word	0x0800d7e5
 800d7d4:	0800d7fd 	.word	0x0800d7fd
 800d7d8:	0800d817 	.word	0x0800d817
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d7e2:	e028      	b.n	800d836 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d7e4:	f107 030c 	add.w	r3, r7, #12
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7ff fe4b 	bl	800d484 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d7ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7f0:	683b      	ldr	r3, [r7, #0]
 800d7f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d7fa:	e01c      	b.n	800d836 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d7fc:	f107 030c 	add.w	r3, r7, #12
 800d800:	4618      	mov	r0, r3
 800d802:	f7ff fe3f 	bl	800d484 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d808:	b29a      	uxth	r2, r3
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d80e:	2300      	movs	r3, #0
 800d810:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d814:	e00f      	b.n	800d836 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d816:	f107 030c 	add.w	r3, r7, #12
 800d81a:	4618      	mov	r0, r3
 800d81c:	f7ff fe32 	bl	800d484 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d822:	0a5a      	lsrs	r2, r3, #9
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d828:	2300      	movs	r3, #0
 800d82a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d82e:	e002      	b.n	800d836 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d830:	2304      	movs	r3, #4
 800d832:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800d836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	3730      	adds	r7, #48	@ 0x30
 800d83e:	46bd      	mov	sp, r7
 800d840:	bd80      	pop	{r7, pc}
 800d842:	bf00      	nop
 800d844:	20000009 	.word	0x20000009

0800d848 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 800d84c:	4b04      	ldr	r3, [pc, #16]	@ (800d860 <BSP_SD_WriteCpltCallback+0x18>)
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	2200      	movs	r2, #0
 800d852:	2102      	movs	r1, #2
 800d854:	4618      	mov	r0, r3
 800d856:	f003 f977 	bl	8010b48 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d85a:	bf00      	nop
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	bf00      	nop
 800d860:	20001298 	.word	0x20001298

0800d864 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800d868:	4b04      	ldr	r3, [pc, #16]	@ (800d87c <BSP_SD_ReadCpltCallback+0x18>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	2200      	movs	r2, #0
 800d86e:	2101      	movs	r1, #1
 800d870:	4618      	mov	r0, r3
 800d872:	f003 f969 	bl	8010b48 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d876:	bf00      	nop
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	20001298 	.word	0x20001298

0800d880 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b082      	sub	sp, #8
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d88e:	1c5a      	adds	r2, r3, #1
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 f804 	bl	800d8a4 <USBH_HandleSof>
}
 800d89c:	bf00      	nop
 800d89e:	3708      	adds	r7, #8
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b082      	sub	sp, #8
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b0b      	cmp	r3, #11
 800d8b4:	d10a      	bne.n	800d8cc <USBH_HandleSof+0x28>
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d005      	beq.n	800d8cc <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8c6:	699b      	ldr	r3, [r3, #24]
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	4798      	blx	r3
  }
}
 800d8cc:	bf00      	nop
 800d8ce:	3708      	adds	r7, #8
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b082      	sub	sp, #8
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	4619      	mov	r1, r3
 800d8fc:	f003 f924 	bl	8010b48 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800d900:	bf00      	nop
}
 800d902:	3708      	adds	r7, #8
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}

0800d908 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800d908:	b480      	push	{r7}
 800d90a:	b083      	sub	sp, #12
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2200      	movs	r2, #0
 800d914:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800d918:	bf00      	nop
}
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr

0800d924 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b082      	sub	sp, #8
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2201      	movs	r2, #1
 800d930:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2200      	movs	r2, #0
 800d938:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2200      	movs	r2, #0
 800d940:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2201      	movs	r2, #1
 800d948:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800d958:	2200      	movs	r2, #0
 800d95a:	4619      	mov	r1, r3
 800d95c:	f003 f8f4 	bl	8010b48 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800d960:	2300      	movs	r3, #0
}
 800d962:	4618      	mov	r0, r3
 800d964:	3708      	adds	r7, #8
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}

0800d96a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800d96a:	b580      	push	{r7, lr}
 800d96c:	b082      	sub	sp, #8
 800d96e:	af00      	add	r7, sp, #0
 800d970:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2201      	movs	r2, #1
 800d976:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2200      	movs	r2, #0
 800d97e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2200      	movs	r2, #0
 800d986:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f005 ff6a 	bl	8013864 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	791b      	ldrb	r3, [r3, #4]
 800d994:	4619      	mov	r1, r3
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f000 f830 	bl	800d9fc <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	795b      	ldrb	r3, [r3, #5]
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	6878      	ldr	r0, [r7, #4]
 800d9a4:	f000 f82a 	bl	800d9fc <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800d9bc:	2200      	movs	r2, #0
 800d9be:	4619      	mov	r1, r3
 800d9c0:	f003 f8c2 	bl	8010b48 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800d9c4:	2300      	movs	r3, #0
}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	3708      	adds	r7, #8
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	bd80      	pop	{r7, pc}

0800d9ce <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800d9ce:	b580      	push	{r7, lr}
 800d9d0:	b082      	sub	sp, #8
 800d9d2:	af00      	add	r7, sp, #0
 800d9d4:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2201      	movs	r2, #1
 800d9da:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	f003 f8ab 	bl	8010b48 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800d9f2:	2300      	movs	r3, #0
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3708      	adds	r7, #8
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}

0800d9fc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d9fc:	b480      	push	{r7}
 800d9fe:	b083      	sub	sp, #12
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
 800da04:	460b      	mov	r3, r1
 800da06:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800da08:	78fb      	ldrb	r3, [r7, #3]
 800da0a:	2b0f      	cmp	r3, #15
 800da0c:	d80d      	bhi.n	800da2a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800da0e:	78fb      	ldrb	r3, [r7, #3]
 800da10:	687a      	ldr	r2, [r7, #4]
 800da12:	33e0      	adds	r3, #224	@ 0xe0
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	4413      	add	r3, r2
 800da18:	685a      	ldr	r2, [r3, #4]
 800da1a:	78fb      	ldrb	r3, [r7, #3]
 800da1c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800da20:	6879      	ldr	r1, [r7, #4]
 800da22:	33e0      	adds	r3, #224	@ 0xe0
 800da24:	009b      	lsls	r3, r3, #2
 800da26:	440b      	add	r3, r1
 800da28:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800da2a:	2300      	movs	r3, #0
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	370c      	adds	r7, #12
 800da30:	46bd      	mov	sp, r7
 800da32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da36:	4770      	bx	lr

0800da38 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b084      	sub	sp, #16
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	4603      	mov	r3, r0
 800da40:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800da42:	79fb      	ldrb	r3, [r7, #7]
 800da44:	4a08      	ldr	r2, [pc, #32]	@ (800da68 <disk_status+0x30>)
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	685b      	ldr	r3, [r3, #4]
 800da4c:	685b      	ldr	r3, [r3, #4]
 800da4e:	79fa      	ldrb	r2, [r7, #7]
 800da50:	4905      	ldr	r1, [pc, #20]	@ (800da68 <disk_status+0x30>)
 800da52:	440a      	add	r2, r1
 800da54:	7a12      	ldrb	r2, [r2, #8]
 800da56:	4610      	mov	r0, r2
 800da58:	4798      	blx	r3
 800da5a:	4603      	mov	r3, r0
 800da5c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800da5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da60:	4618      	mov	r0, r3
 800da62:	3710      	adds	r7, #16
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	200012c4 	.word	0x200012c4

0800da6c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b084      	sub	sp, #16
 800da70:	af00      	add	r7, sp, #0
 800da72:	4603      	mov	r3, r0
 800da74:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800da76:	2300      	movs	r3, #0
 800da78:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800da7a:	79fb      	ldrb	r3, [r7, #7]
 800da7c:	4a0d      	ldr	r2, [pc, #52]	@ (800dab4 <disk_initialize+0x48>)
 800da7e:	5cd3      	ldrb	r3, [r2, r3]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d111      	bne.n	800daa8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800da84:	79fb      	ldrb	r3, [r7, #7]
 800da86:	4a0b      	ldr	r2, [pc, #44]	@ (800dab4 <disk_initialize+0x48>)
 800da88:	2101      	movs	r1, #1
 800da8a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800da8c:	79fb      	ldrb	r3, [r7, #7]
 800da8e:	4a09      	ldr	r2, [pc, #36]	@ (800dab4 <disk_initialize+0x48>)
 800da90:	009b      	lsls	r3, r3, #2
 800da92:	4413      	add	r3, r2
 800da94:	685b      	ldr	r3, [r3, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	79fa      	ldrb	r2, [r7, #7]
 800da9a:	4906      	ldr	r1, [pc, #24]	@ (800dab4 <disk_initialize+0x48>)
 800da9c:	440a      	add	r2, r1
 800da9e:	7a12      	ldrb	r2, [r2, #8]
 800daa0:	4610      	mov	r0, r2
 800daa2:	4798      	blx	r3
 800daa4:	4603      	mov	r3, r0
 800daa6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800daa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800daaa:	4618      	mov	r0, r3
 800daac:	3710      	adds	r7, #16
 800daae:	46bd      	mov	sp, r7
 800dab0:	bd80      	pop	{r7, pc}
 800dab2:	bf00      	nop
 800dab4:	200012c4 	.word	0x200012c4

0800dab8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800dab8:	b590      	push	{r4, r7, lr}
 800daba:	b087      	sub	sp, #28
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60b9      	str	r1, [r7, #8]
 800dac0:	607a      	str	r2, [r7, #4]
 800dac2:	603b      	str	r3, [r7, #0]
 800dac4:	4603      	mov	r3, r0
 800dac6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800dac8:	7bfb      	ldrb	r3, [r7, #15]
 800daca:	4a0a      	ldr	r2, [pc, #40]	@ (800daf4 <disk_read+0x3c>)
 800dacc:	009b      	lsls	r3, r3, #2
 800dace:	4413      	add	r3, r2
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	689c      	ldr	r4, [r3, #8]
 800dad4:	7bfb      	ldrb	r3, [r7, #15]
 800dad6:	4a07      	ldr	r2, [pc, #28]	@ (800daf4 <disk_read+0x3c>)
 800dad8:	4413      	add	r3, r2
 800dada:	7a18      	ldrb	r0, [r3, #8]
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	68b9      	ldr	r1, [r7, #8]
 800dae2:	47a0      	blx	r4
 800dae4:	4603      	mov	r3, r0
 800dae6:	75fb      	strb	r3, [r7, #23]
  return res;
 800dae8:	7dfb      	ldrb	r3, [r7, #23]
}
 800daea:	4618      	mov	r0, r3
 800daec:	371c      	adds	r7, #28
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd90      	pop	{r4, r7, pc}
 800daf2:	bf00      	nop
 800daf4:	200012c4 	.word	0x200012c4

0800daf8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800daf8:	b590      	push	{r4, r7, lr}
 800dafa:	b087      	sub	sp, #28
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60b9      	str	r1, [r7, #8]
 800db00:	607a      	str	r2, [r7, #4]
 800db02:	603b      	str	r3, [r7, #0]
 800db04:	4603      	mov	r3, r0
 800db06:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800db08:	7bfb      	ldrb	r3, [r7, #15]
 800db0a:	4a0a      	ldr	r2, [pc, #40]	@ (800db34 <disk_write+0x3c>)
 800db0c:	009b      	lsls	r3, r3, #2
 800db0e:	4413      	add	r3, r2
 800db10:	685b      	ldr	r3, [r3, #4]
 800db12:	68dc      	ldr	r4, [r3, #12]
 800db14:	7bfb      	ldrb	r3, [r7, #15]
 800db16:	4a07      	ldr	r2, [pc, #28]	@ (800db34 <disk_write+0x3c>)
 800db18:	4413      	add	r3, r2
 800db1a:	7a18      	ldrb	r0, [r3, #8]
 800db1c:	683b      	ldr	r3, [r7, #0]
 800db1e:	687a      	ldr	r2, [r7, #4]
 800db20:	68b9      	ldr	r1, [r7, #8]
 800db22:	47a0      	blx	r4
 800db24:	4603      	mov	r3, r0
 800db26:	75fb      	strb	r3, [r7, #23]
  return res;
 800db28:	7dfb      	ldrb	r3, [r7, #23]
}
 800db2a:	4618      	mov	r0, r3
 800db2c:	371c      	adds	r7, #28
 800db2e:	46bd      	mov	sp, r7
 800db30:	bd90      	pop	{r4, r7, pc}
 800db32:	bf00      	nop
 800db34:	200012c4 	.word	0x200012c4

0800db38 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b084      	sub	sp, #16
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	4603      	mov	r3, r0
 800db40:	603a      	str	r2, [r7, #0]
 800db42:	71fb      	strb	r3, [r7, #7]
 800db44:	460b      	mov	r3, r1
 800db46:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800db48:	79fb      	ldrb	r3, [r7, #7]
 800db4a:	4a09      	ldr	r2, [pc, #36]	@ (800db70 <disk_ioctl+0x38>)
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	4413      	add	r3, r2
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	691b      	ldr	r3, [r3, #16]
 800db54:	79fa      	ldrb	r2, [r7, #7]
 800db56:	4906      	ldr	r1, [pc, #24]	@ (800db70 <disk_ioctl+0x38>)
 800db58:	440a      	add	r2, r1
 800db5a:	7a10      	ldrb	r0, [r2, #8]
 800db5c:	79b9      	ldrb	r1, [r7, #6]
 800db5e:	683a      	ldr	r2, [r7, #0]
 800db60:	4798      	blx	r3
 800db62:	4603      	mov	r3, r0
 800db64:	73fb      	strb	r3, [r7, #15]
  return res;
 800db66:	7bfb      	ldrb	r3, [r7, #15]
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3710      	adds	r7, #16
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}
 800db70:	200012c4 	.word	0x200012c4

0800db74 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800db74:	b480      	push	{r7}
 800db76:	b085      	sub	sp, #20
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	3301      	adds	r3, #1
 800db80:	781b      	ldrb	r3, [r3, #0]
 800db82:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800db84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800db88:	021b      	lsls	r3, r3, #8
 800db8a:	b21a      	sxth	r2, r3
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	781b      	ldrb	r3, [r3, #0]
 800db90:	b21b      	sxth	r3, r3
 800db92:	4313      	orrs	r3, r2
 800db94:	b21b      	sxth	r3, r3
 800db96:	81fb      	strh	r3, [r7, #14]
	return rv;
 800db98:	89fb      	ldrh	r3, [r7, #14]
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3714      	adds	r7, #20
 800db9e:	46bd      	mov	sp, r7
 800dba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba4:	4770      	bx	lr

0800dba6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800dba6:	b480      	push	{r7}
 800dba8:	b085      	sub	sp, #20
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	3303      	adds	r3, #3
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	021b      	lsls	r3, r3, #8
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	3202      	adds	r2, #2
 800dbbe:	7812      	ldrb	r2, [r2, #0]
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	021b      	lsls	r3, r3, #8
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	3201      	adds	r2, #1
 800dbcc:	7812      	ldrb	r2, [r2, #0]
 800dbce:	4313      	orrs	r3, r2
 800dbd0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	021b      	lsls	r3, r3, #8
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	7812      	ldrb	r2, [r2, #0]
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	60fb      	str	r3, [r7, #12]
	return rv;
 800dbde:	68fb      	ldr	r3, [r7, #12]
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3714      	adds	r7, #20
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbea:	4770      	bx	lr

0800dbec <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800dbec:	b480      	push	{r7}
 800dbee:	b083      	sub	sp, #12
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	460b      	mov	r3, r1
 800dbf6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	1c5a      	adds	r2, r3, #1
 800dbfc:	607a      	str	r2, [r7, #4]
 800dbfe:	887a      	ldrh	r2, [r7, #2]
 800dc00:	b2d2      	uxtb	r2, r2
 800dc02:	701a      	strb	r2, [r3, #0]
 800dc04:	887b      	ldrh	r3, [r7, #2]
 800dc06:	0a1b      	lsrs	r3, r3, #8
 800dc08:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	1c5a      	adds	r2, r3, #1
 800dc0e:	607a      	str	r2, [r7, #4]
 800dc10:	887a      	ldrh	r2, [r7, #2]
 800dc12:	b2d2      	uxtb	r2, r2
 800dc14:	701a      	strb	r2, [r3, #0]
}
 800dc16:	bf00      	nop
 800dc18:	370c      	adds	r7, #12
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc20:	4770      	bx	lr

0800dc22 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800dc22:	b480      	push	{r7}
 800dc24:	b083      	sub	sp, #12
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	1c5a      	adds	r2, r3, #1
 800dc30:	607a      	str	r2, [r7, #4]
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	b2d2      	uxtb	r2, r2
 800dc36:	701a      	strb	r2, [r3, #0]
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	0a1b      	lsrs	r3, r3, #8
 800dc3c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	1c5a      	adds	r2, r3, #1
 800dc42:	607a      	str	r2, [r7, #4]
 800dc44:	683a      	ldr	r2, [r7, #0]
 800dc46:	b2d2      	uxtb	r2, r2
 800dc48:	701a      	strb	r2, [r3, #0]
 800dc4a:	683b      	ldr	r3, [r7, #0]
 800dc4c:	0a1b      	lsrs	r3, r3, #8
 800dc4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	1c5a      	adds	r2, r3, #1
 800dc54:	607a      	str	r2, [r7, #4]
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	b2d2      	uxtb	r2, r2
 800dc5a:	701a      	strb	r2, [r3, #0]
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	0a1b      	lsrs	r3, r3, #8
 800dc60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	1c5a      	adds	r2, r3, #1
 800dc66:	607a      	str	r2, [r7, #4]
 800dc68:	683a      	ldr	r2, [r7, #0]
 800dc6a:	b2d2      	uxtb	r2, r2
 800dc6c:	701a      	strb	r2, [r3, #0]
}
 800dc6e:	bf00      	nop
 800dc70:	370c      	adds	r7, #12
 800dc72:	46bd      	mov	sp, r7
 800dc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc78:	4770      	bx	lr

0800dc7a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800dc7a:	b480      	push	{r7}
 800dc7c:	b087      	sub	sp, #28
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	60f8      	str	r0, [r7, #12]
 800dc82:	60b9      	str	r1, [r7, #8]
 800dc84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800dc8a:	68bb      	ldr	r3, [r7, #8]
 800dc8c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d00d      	beq.n	800dcb0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800dc94:	693a      	ldr	r2, [r7, #16]
 800dc96:	1c53      	adds	r3, r2, #1
 800dc98:	613b      	str	r3, [r7, #16]
 800dc9a:	697b      	ldr	r3, [r7, #20]
 800dc9c:	1c59      	adds	r1, r3, #1
 800dc9e:	6179      	str	r1, [r7, #20]
 800dca0:	7812      	ldrb	r2, [r2, #0]
 800dca2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	3b01      	subs	r3, #1
 800dca8:	607b      	str	r3, [r7, #4]
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d1f1      	bne.n	800dc94 <mem_cpy+0x1a>
	}
}
 800dcb0:	bf00      	nop
 800dcb2:	371c      	adds	r7, #28
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcba:	4770      	bx	lr

0800dcbc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800dcbc:	b480      	push	{r7}
 800dcbe:	b087      	sub	sp, #28
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	60f8      	str	r0, [r7, #12]
 800dcc4:	60b9      	str	r1, [r7, #8]
 800dcc6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800dccc:	697b      	ldr	r3, [r7, #20]
 800dcce:	1c5a      	adds	r2, r3, #1
 800dcd0:	617a      	str	r2, [r7, #20]
 800dcd2:	68ba      	ldr	r2, [r7, #8]
 800dcd4:	b2d2      	uxtb	r2, r2
 800dcd6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	3b01      	subs	r3, #1
 800dcdc:	607b      	str	r3, [r7, #4]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d1f3      	bne.n	800dccc <mem_set+0x10>
}
 800dce4:	bf00      	nop
 800dce6:	bf00      	nop
 800dce8:	371c      	adds	r7, #28
 800dcea:	46bd      	mov	sp, r7
 800dcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf0:	4770      	bx	lr

0800dcf2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800dcf2:	b480      	push	{r7}
 800dcf4:	b089      	sub	sp, #36	@ 0x24
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	60f8      	str	r0, [r7, #12]
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	61fb      	str	r3, [r7, #28]
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800dd06:	2300      	movs	r3, #0
 800dd08:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800dd0a:	69fb      	ldr	r3, [r7, #28]
 800dd0c:	1c5a      	adds	r2, r3, #1
 800dd0e:	61fa      	str	r2, [r7, #28]
 800dd10:	781b      	ldrb	r3, [r3, #0]
 800dd12:	4619      	mov	r1, r3
 800dd14:	69bb      	ldr	r3, [r7, #24]
 800dd16:	1c5a      	adds	r2, r3, #1
 800dd18:	61ba      	str	r2, [r7, #24]
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	1acb      	subs	r3, r1, r3
 800dd1e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	3b01      	subs	r3, #1
 800dd24:	607b      	str	r3, [r7, #4]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d002      	beq.n	800dd32 <mem_cmp+0x40>
 800dd2c:	697b      	ldr	r3, [r7, #20]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d0eb      	beq.n	800dd0a <mem_cmp+0x18>

	return r;
 800dd32:	697b      	ldr	r3, [r7, #20]
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3724      	adds	r7, #36	@ 0x24
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800dd4a:	e002      	b.n	800dd52 <chk_chr+0x12>
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	607b      	str	r3, [r7, #4]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d005      	beq.n	800dd66 <chk_chr+0x26>
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	461a      	mov	r2, r3
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	4293      	cmp	r3, r2
 800dd64:	d1f2      	bne.n	800dd4c <chk_chr+0xc>
	return *str;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	781b      	ldrb	r3, [r3, #0]
}
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	370c      	adds	r7, #12
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd74:	4770      	bx	lr

0800dd76 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800dd76:	b580      	push	{r7, lr}
 800dd78:	b082      	sub	sp, #8
 800dd7a:	af00      	add	r7, sp, #0
 800dd7c:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d009      	beq.n	800dd98 <lock_fs+0x22>
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	68db      	ldr	r3, [r3, #12]
 800dd88:	4618      	mov	r0, r3
 800dd8a:	f002 fd10 	bl	80107ae <ff_req_grant>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d001      	beq.n	800dd98 <lock_fs+0x22>
 800dd94:	2301      	movs	r3, #1
 800dd96:	e000      	b.n	800dd9a <lock_fs+0x24>
 800dd98:	2300      	movs	r3, #0
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3708      	adds	r7, #8
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b082      	sub	sp, #8
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d00d      	beq.n	800ddd0 <unlock_fs+0x2e>
 800ddb4:	78fb      	ldrb	r3, [r7, #3]
 800ddb6:	2b0c      	cmp	r3, #12
 800ddb8:	d00a      	beq.n	800ddd0 <unlock_fs+0x2e>
 800ddba:	78fb      	ldrb	r3, [r7, #3]
 800ddbc:	2b0b      	cmp	r3, #11
 800ddbe:	d007      	beq.n	800ddd0 <unlock_fs+0x2e>
 800ddc0:	78fb      	ldrb	r3, [r7, #3]
 800ddc2:	2b0f      	cmp	r3, #15
 800ddc4:	d004      	beq.n	800ddd0 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	4618      	mov	r0, r3
 800ddcc:	f002 fd04 	bl	80107d8 <ff_rel_grant>
	}
}
 800ddd0:	bf00      	nop
 800ddd2:	3708      	adds	r7, #8
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b085      	sub	sp, #20
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800dde2:	2300      	movs	r3, #0
 800dde4:	60bb      	str	r3, [r7, #8]
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	60fb      	str	r3, [r7, #12]
 800ddea:	e029      	b.n	800de40 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ddec:	4a27      	ldr	r2, [pc, #156]	@ (800de8c <chk_lock+0xb4>)
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	011b      	lsls	r3, r3, #4
 800ddf2:	4413      	add	r3, r2
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d01d      	beq.n	800de36 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ddfa:	4a24      	ldr	r2, [pc, #144]	@ (800de8c <chk_lock+0xb4>)
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	011b      	lsls	r3, r3, #4
 800de00:	4413      	add	r3, r2
 800de02:	681a      	ldr	r2, [r3, #0]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d116      	bne.n	800de3a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800de0c:	4a1f      	ldr	r2, [pc, #124]	@ (800de8c <chk_lock+0xb4>)
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	011b      	lsls	r3, r3, #4
 800de12:	4413      	add	r3, r2
 800de14:	3304      	adds	r3, #4
 800de16:	681a      	ldr	r2, [r3, #0]
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d10c      	bne.n	800de3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800de20:	4a1a      	ldr	r2, [pc, #104]	@ (800de8c <chk_lock+0xb4>)
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	011b      	lsls	r3, r3, #4
 800de26:	4413      	add	r3, r2
 800de28:	3308      	adds	r3, #8
 800de2a:	681a      	ldr	r2, [r3, #0]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800de30:	429a      	cmp	r2, r3
 800de32:	d102      	bne.n	800de3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800de34:	e007      	b.n	800de46 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800de36:	2301      	movs	r3, #1
 800de38:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	3301      	adds	r3, #1
 800de3e:	60fb      	str	r3, [r7, #12]
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2b01      	cmp	r3, #1
 800de44:	d9d2      	bls.n	800ddec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2b02      	cmp	r3, #2
 800de4a:	d109      	bne.n	800de60 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800de4c:	68bb      	ldr	r3, [r7, #8]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d102      	bne.n	800de58 <chk_lock+0x80>
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	2b02      	cmp	r3, #2
 800de56:	d101      	bne.n	800de5c <chk_lock+0x84>
 800de58:	2300      	movs	r3, #0
 800de5a:	e010      	b.n	800de7e <chk_lock+0xa6>
 800de5c:	2312      	movs	r3, #18
 800de5e:	e00e      	b.n	800de7e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d108      	bne.n	800de78 <chk_lock+0xa0>
 800de66:	4a09      	ldr	r2, [pc, #36]	@ (800de8c <chk_lock+0xb4>)
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	011b      	lsls	r3, r3, #4
 800de6c:	4413      	add	r3, r2
 800de6e:	330c      	adds	r3, #12
 800de70:	881b      	ldrh	r3, [r3, #0]
 800de72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de76:	d101      	bne.n	800de7c <chk_lock+0xa4>
 800de78:	2310      	movs	r3, #16
 800de7a:	e000      	b.n	800de7e <chk_lock+0xa6>
 800de7c:	2300      	movs	r3, #0
}
 800de7e:	4618      	mov	r0, r3
 800de80:	3714      	adds	r7, #20
 800de82:	46bd      	mov	sp, r7
 800de84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	200012a4 	.word	0x200012a4

0800de90 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800de90:	b480      	push	{r7}
 800de92:	b083      	sub	sp, #12
 800de94:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800de96:	2300      	movs	r3, #0
 800de98:	607b      	str	r3, [r7, #4]
 800de9a:	e002      	b.n	800dea2 <enq_lock+0x12>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	3301      	adds	r3, #1
 800dea0:	607b      	str	r3, [r7, #4]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d806      	bhi.n	800deb6 <enq_lock+0x26>
 800dea8:	4a09      	ldr	r2, [pc, #36]	@ (800ded0 <enq_lock+0x40>)
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	011b      	lsls	r3, r3, #4
 800deae:	4413      	add	r3, r2
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d1f2      	bne.n	800de9c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	2b02      	cmp	r3, #2
 800deba:	bf14      	ite	ne
 800debc:	2301      	movne	r3, #1
 800debe:	2300      	moveq	r3, #0
 800dec0:	b2db      	uxtb	r3, r3
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	370c      	adds	r7, #12
 800dec6:	46bd      	mov	sp, r7
 800dec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800decc:	4770      	bx	lr
 800dece:	bf00      	nop
 800ded0:	200012a4 	.word	0x200012a4

0800ded4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dede:	2300      	movs	r3, #0
 800dee0:	60fb      	str	r3, [r7, #12]
 800dee2:	e01f      	b.n	800df24 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800dee4:	4a41      	ldr	r2, [pc, #260]	@ (800dfec <inc_lock+0x118>)
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	011b      	lsls	r3, r3, #4
 800deea:	4413      	add	r3, r2
 800deec:	681a      	ldr	r2, [r3, #0]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	429a      	cmp	r2, r3
 800def4:	d113      	bne.n	800df1e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800def6:	4a3d      	ldr	r2, [pc, #244]	@ (800dfec <inc_lock+0x118>)
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	011b      	lsls	r3, r3, #4
 800defc:	4413      	add	r3, r2
 800defe:	3304      	adds	r3, #4
 800df00:	681a      	ldr	r2, [r3, #0]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800df06:	429a      	cmp	r2, r3
 800df08:	d109      	bne.n	800df1e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800df0a:	4a38      	ldr	r2, [pc, #224]	@ (800dfec <inc_lock+0x118>)
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	011b      	lsls	r3, r3, #4
 800df10:	4413      	add	r3, r2
 800df12:	3308      	adds	r3, #8
 800df14:	681a      	ldr	r2, [r3, #0]
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d006      	beq.n	800df2c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	3301      	adds	r3, #1
 800df22:	60fb      	str	r3, [r7, #12]
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2b01      	cmp	r3, #1
 800df28:	d9dc      	bls.n	800dee4 <inc_lock+0x10>
 800df2a:	e000      	b.n	800df2e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800df2c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2b02      	cmp	r3, #2
 800df32:	d132      	bne.n	800df9a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800df34:	2300      	movs	r3, #0
 800df36:	60fb      	str	r3, [r7, #12]
 800df38:	e002      	b.n	800df40 <inc_lock+0x6c>
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	3301      	adds	r3, #1
 800df3e:	60fb      	str	r3, [r7, #12]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	2b01      	cmp	r3, #1
 800df44:	d806      	bhi.n	800df54 <inc_lock+0x80>
 800df46:	4a29      	ldr	r2, [pc, #164]	@ (800dfec <inc_lock+0x118>)
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	011b      	lsls	r3, r3, #4
 800df4c:	4413      	add	r3, r2
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d1f2      	bne.n	800df3a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2b02      	cmp	r3, #2
 800df58:	d101      	bne.n	800df5e <inc_lock+0x8a>
 800df5a:	2300      	movs	r3, #0
 800df5c:	e040      	b.n	800dfe0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681a      	ldr	r2, [r3, #0]
 800df62:	4922      	ldr	r1, [pc, #136]	@ (800dfec <inc_lock+0x118>)
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	011b      	lsls	r3, r3, #4
 800df68:	440b      	add	r3, r1
 800df6a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	689a      	ldr	r2, [r3, #8]
 800df70:	491e      	ldr	r1, [pc, #120]	@ (800dfec <inc_lock+0x118>)
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	011b      	lsls	r3, r3, #4
 800df76:	440b      	add	r3, r1
 800df78:	3304      	adds	r3, #4
 800df7a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	695a      	ldr	r2, [r3, #20]
 800df80:	491a      	ldr	r1, [pc, #104]	@ (800dfec <inc_lock+0x118>)
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	011b      	lsls	r3, r3, #4
 800df86:	440b      	add	r3, r1
 800df88:	3308      	adds	r3, #8
 800df8a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800df8c:	4a17      	ldr	r2, [pc, #92]	@ (800dfec <inc_lock+0x118>)
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	011b      	lsls	r3, r3, #4
 800df92:	4413      	add	r3, r2
 800df94:	330c      	adds	r3, #12
 800df96:	2200      	movs	r2, #0
 800df98:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800df9a:	683b      	ldr	r3, [r7, #0]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d009      	beq.n	800dfb4 <inc_lock+0xe0>
 800dfa0:	4a12      	ldr	r2, [pc, #72]	@ (800dfec <inc_lock+0x118>)
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	011b      	lsls	r3, r3, #4
 800dfa6:	4413      	add	r3, r2
 800dfa8:	330c      	adds	r3, #12
 800dfaa:	881b      	ldrh	r3, [r3, #0]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d001      	beq.n	800dfb4 <inc_lock+0xe0>
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	e015      	b.n	800dfe0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d108      	bne.n	800dfcc <inc_lock+0xf8>
 800dfba:	4a0c      	ldr	r2, [pc, #48]	@ (800dfec <inc_lock+0x118>)
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	011b      	lsls	r3, r3, #4
 800dfc0:	4413      	add	r3, r2
 800dfc2:	330c      	adds	r3, #12
 800dfc4:	881b      	ldrh	r3, [r3, #0]
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	b29a      	uxth	r2, r3
 800dfca:	e001      	b.n	800dfd0 <inc_lock+0xfc>
 800dfcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dfd0:	4906      	ldr	r1, [pc, #24]	@ (800dfec <inc_lock+0x118>)
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	011b      	lsls	r3, r3, #4
 800dfd6:	440b      	add	r3, r1
 800dfd8:	330c      	adds	r3, #12
 800dfda:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	3301      	adds	r3, #1
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	3714      	adds	r7, #20
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfea:	4770      	bx	lr
 800dfec:	200012a4 	.word	0x200012a4

0800dff0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800dff0:	b480      	push	{r7}
 800dff2:	b085      	sub	sp, #20
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	3b01      	subs	r3, #1
 800dffc:	607b      	str	r3, [r7, #4]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2b01      	cmp	r3, #1
 800e002:	d825      	bhi.n	800e050 <dec_lock+0x60>
		n = Files[i].ctr;
 800e004:	4a17      	ldr	r2, [pc, #92]	@ (800e064 <dec_lock+0x74>)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	011b      	lsls	r3, r3, #4
 800e00a:	4413      	add	r3, r2
 800e00c:	330c      	adds	r3, #12
 800e00e:	881b      	ldrh	r3, [r3, #0]
 800e010:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e012:	89fb      	ldrh	r3, [r7, #14]
 800e014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e018:	d101      	bne.n	800e01e <dec_lock+0x2e>
 800e01a:	2300      	movs	r3, #0
 800e01c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e01e:	89fb      	ldrh	r3, [r7, #14]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d002      	beq.n	800e02a <dec_lock+0x3a>
 800e024:	89fb      	ldrh	r3, [r7, #14]
 800e026:	3b01      	subs	r3, #1
 800e028:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e02a:	4a0e      	ldr	r2, [pc, #56]	@ (800e064 <dec_lock+0x74>)
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	011b      	lsls	r3, r3, #4
 800e030:	4413      	add	r3, r2
 800e032:	330c      	adds	r3, #12
 800e034:	89fa      	ldrh	r2, [r7, #14]
 800e036:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e038:	89fb      	ldrh	r3, [r7, #14]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d105      	bne.n	800e04a <dec_lock+0x5a>
 800e03e:	4a09      	ldr	r2, [pc, #36]	@ (800e064 <dec_lock+0x74>)
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	011b      	lsls	r3, r3, #4
 800e044:	4413      	add	r3, r2
 800e046:	2200      	movs	r2, #0
 800e048:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e04a:	2300      	movs	r3, #0
 800e04c:	737b      	strb	r3, [r7, #13]
 800e04e:	e001      	b.n	800e054 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e050:	2302      	movs	r3, #2
 800e052:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e054:	7b7b      	ldrb	r3, [r7, #13]
}
 800e056:	4618      	mov	r0, r3
 800e058:	3714      	adds	r7, #20
 800e05a:	46bd      	mov	sp, r7
 800e05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e060:	4770      	bx	lr
 800e062:	bf00      	nop
 800e064:	200012a4 	.word	0x200012a4

0800e068 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e068:	b480      	push	{r7}
 800e06a:	b085      	sub	sp, #20
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e070:	2300      	movs	r3, #0
 800e072:	60fb      	str	r3, [r7, #12]
 800e074:	e010      	b.n	800e098 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e076:	4a0d      	ldr	r2, [pc, #52]	@ (800e0ac <clear_lock+0x44>)
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	011b      	lsls	r3, r3, #4
 800e07c:	4413      	add	r3, r2
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	429a      	cmp	r2, r3
 800e084:	d105      	bne.n	800e092 <clear_lock+0x2a>
 800e086:	4a09      	ldr	r2, [pc, #36]	@ (800e0ac <clear_lock+0x44>)
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	011b      	lsls	r3, r3, #4
 800e08c:	4413      	add	r3, r2
 800e08e:	2200      	movs	r2, #0
 800e090:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	3301      	adds	r3, #1
 800e096:	60fb      	str	r3, [r7, #12]
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2b01      	cmp	r3, #1
 800e09c:	d9eb      	bls.n	800e076 <clear_lock+0xe>
	}
}
 800e09e:	bf00      	nop
 800e0a0:	bf00      	nop
 800e0a2:	3714      	adds	r7, #20
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0aa:	4770      	bx	lr
 800e0ac:	200012a4 	.word	0x200012a4

0800e0b0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b086      	sub	sp, #24
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	78db      	ldrb	r3, [r3, #3]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d034      	beq.n	800e12e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0c8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	7858      	ldrb	r0, [r3, #1]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	697a      	ldr	r2, [r7, #20]
 800e0d8:	f7ff fd0e 	bl	800daf8 <disk_write>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d002      	beq.n	800e0e8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	73fb      	strb	r3, [r7, #15]
 800e0e6:	e022      	b.n	800e12e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0f2:	697a      	ldr	r2, [r7, #20]
 800e0f4:	1ad2      	subs	r2, r2, r3
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	69db      	ldr	r3, [r3, #28]
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d217      	bcs.n	800e12e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	789b      	ldrb	r3, [r3, #2]
 800e102:	613b      	str	r3, [r7, #16]
 800e104:	e010      	b.n	800e128 <sync_window+0x78>
					wsect += fs->fsize;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	69db      	ldr	r3, [r3, #28]
 800e10a:	697a      	ldr	r2, [r7, #20]
 800e10c:	4413      	add	r3, r2
 800e10e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	7858      	ldrb	r0, [r3, #1]
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e11a:	2301      	movs	r3, #1
 800e11c:	697a      	ldr	r2, [r7, #20]
 800e11e:	f7ff fceb 	bl	800daf8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	3b01      	subs	r3, #1
 800e126:	613b      	str	r3, [r7, #16]
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	2b01      	cmp	r3, #1
 800e12c:	d8eb      	bhi.n	800e106 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e130:	4618      	mov	r0, r3
 800e132:	3718      	adds	r7, #24
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}

0800e138 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b084      	sub	sp, #16
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
 800e140:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e142:	2300      	movs	r3, #0
 800e144:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e14a:	683a      	ldr	r2, [r7, #0]
 800e14c:	429a      	cmp	r2, r3
 800e14e:	d01b      	beq.n	800e188 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f7ff ffad 	bl	800e0b0 <sync_window>
 800e156:	4603      	mov	r3, r0
 800e158:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e15a:	7bfb      	ldrb	r3, [r7, #15]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d113      	bne.n	800e188 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	7858      	ldrb	r0, [r3, #1]
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e16a:	2301      	movs	r3, #1
 800e16c:	683a      	ldr	r2, [r7, #0]
 800e16e:	f7ff fca3 	bl	800dab8 <disk_read>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d004      	beq.n	800e182 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e178:	f04f 33ff 	mov.w	r3, #4294967295
 800e17c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e17e:	2301      	movs	r3, #1
 800e180:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	683a      	ldr	r2, [r7, #0]
 800e186:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800e188:	7bfb      	ldrb	r3, [r7, #15]
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3710      	adds	r7, #16
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
	...

0800e194 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b084      	sub	sp, #16
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f7ff ff87 	bl	800e0b0 <sync_window>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e1a6:	7bfb      	ldrb	r3, [r7, #15]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d158      	bne.n	800e25e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	781b      	ldrb	r3, [r3, #0]
 800e1b0:	2b03      	cmp	r3, #3
 800e1b2:	d148      	bne.n	800e246 <sync_fs+0xb2>
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	791b      	ldrb	r3, [r3, #4]
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	d144      	bne.n	800e246 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	3334      	adds	r3, #52	@ 0x34
 800e1c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e1c4:	2100      	movs	r1, #0
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7ff fd78 	bl	800dcbc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	3334      	adds	r3, #52	@ 0x34
 800e1d0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e1d4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7ff fd07 	bl	800dbec <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	3334      	adds	r3, #52	@ 0x34
 800e1e2:	4921      	ldr	r1, [pc, #132]	@ (800e268 <sync_fs+0xd4>)
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f7ff fd1c 	bl	800dc22 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	3334      	adds	r3, #52	@ 0x34
 800e1ee:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e1f2:	491e      	ldr	r1, [pc, #120]	@ (800e26c <sync_fs+0xd8>)
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	f7ff fd14 	bl	800dc22 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	3334      	adds	r3, #52	@ 0x34
 800e1fe:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	695b      	ldr	r3, [r3, #20]
 800e206:	4619      	mov	r1, r3
 800e208:	4610      	mov	r0, r2
 800e20a:	f7ff fd0a 	bl	800dc22 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	3334      	adds	r3, #52	@ 0x34
 800e212:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	691b      	ldr	r3, [r3, #16]
 800e21a:	4619      	mov	r1, r3
 800e21c:	4610      	mov	r0, r2
 800e21e:	f7ff fd00 	bl	800dc22 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	6a1b      	ldr	r3, [r3, #32]
 800e226:	1c5a      	adds	r2, r3, #1
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	7858      	ldrb	r0, [r3, #1]
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e23a:	2301      	movs	r3, #1
 800e23c:	f7ff fc5c 	bl	800daf8 <disk_write>
			fs->fsi_flag = 0;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2200      	movs	r2, #0
 800e244:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	785b      	ldrb	r3, [r3, #1]
 800e24a:	2200      	movs	r2, #0
 800e24c:	2100      	movs	r1, #0
 800e24e:	4618      	mov	r0, r3
 800e250:	f7ff fc72 	bl	800db38 <disk_ioctl>
 800e254:	4603      	mov	r3, r0
 800e256:	2b00      	cmp	r3, #0
 800e258:	d001      	beq.n	800e25e <sync_fs+0xca>
 800e25a:	2301      	movs	r3, #1
 800e25c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e260:	4618      	mov	r0, r3
 800e262:	3710      	adds	r7, #16
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	41615252 	.word	0x41615252
 800e26c:	61417272 	.word	0x61417272

0800e270 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e270:	b480      	push	{r7}
 800e272:	b083      	sub	sp, #12
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
 800e278:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	3b02      	subs	r3, #2
 800e27e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	699b      	ldr	r3, [r3, #24]
 800e284:	3b02      	subs	r3, #2
 800e286:	683a      	ldr	r2, [r7, #0]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d301      	bcc.n	800e290 <clust2sect+0x20>
 800e28c:	2300      	movs	r3, #0
 800e28e:	e008      	b.n	800e2a2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	895b      	ldrh	r3, [r3, #10]
 800e294:	461a      	mov	r2, r3
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	fb03 f202 	mul.w	r2, r3, r2
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2a0:	4413      	add	r3, r2
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	370c      	adds	r7, #12
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ac:	4770      	bx	lr

0800e2ae <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e2ae:	b580      	push	{r7, lr}
 800e2b0:	b086      	sub	sp, #24
 800e2b2:	af00      	add	r7, sp, #0
 800e2b4:	6078      	str	r0, [r7, #4]
 800e2b6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	2b01      	cmp	r3, #1
 800e2c2:	d904      	bls.n	800e2ce <get_fat+0x20>
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	699b      	ldr	r3, [r3, #24]
 800e2c8:	683a      	ldr	r2, [r7, #0]
 800e2ca:	429a      	cmp	r2, r3
 800e2cc:	d302      	bcc.n	800e2d4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	617b      	str	r3, [r7, #20]
 800e2d2:	e08e      	b.n	800e3f2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e2d4:	f04f 33ff 	mov.w	r3, #4294967295
 800e2d8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	781b      	ldrb	r3, [r3, #0]
 800e2de:	2b03      	cmp	r3, #3
 800e2e0:	d061      	beq.n	800e3a6 <get_fat+0xf8>
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	dc7b      	bgt.n	800e3de <get_fat+0x130>
 800e2e6:	2b01      	cmp	r3, #1
 800e2e8:	d002      	beq.n	800e2f0 <get_fat+0x42>
 800e2ea:	2b02      	cmp	r3, #2
 800e2ec:	d041      	beq.n	800e372 <get_fat+0xc4>
 800e2ee:	e076      	b.n	800e3de <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	60fb      	str	r3, [r7, #12]
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	085b      	lsrs	r3, r3, #1
 800e2f8:	68fa      	ldr	r2, [r7, #12]
 800e2fa:	4413      	add	r3, r2
 800e2fc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2fe:	693b      	ldr	r3, [r7, #16]
 800e300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	0a5b      	lsrs	r3, r3, #9
 800e306:	4413      	add	r3, r2
 800e308:	4619      	mov	r1, r3
 800e30a:	6938      	ldr	r0, [r7, #16]
 800e30c:	f7ff ff14 	bl	800e138 <move_window>
 800e310:	4603      	mov	r3, r0
 800e312:	2b00      	cmp	r3, #0
 800e314:	d166      	bne.n	800e3e4 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	1c5a      	adds	r2, r3, #1
 800e31a:	60fa      	str	r2, [r7, #12]
 800e31c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e320:	693a      	ldr	r2, [r7, #16]
 800e322:	4413      	add	r3, r2
 800e324:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e328:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e32a:	693b      	ldr	r3, [r7, #16]
 800e32c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	0a5b      	lsrs	r3, r3, #9
 800e332:	4413      	add	r3, r2
 800e334:	4619      	mov	r1, r3
 800e336:	6938      	ldr	r0, [r7, #16]
 800e338:	f7ff fefe 	bl	800e138 <move_window>
 800e33c:	4603      	mov	r3, r0
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d152      	bne.n	800e3e8 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e348:	693a      	ldr	r2, [r7, #16]
 800e34a:	4413      	add	r3, r2
 800e34c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e350:	021b      	lsls	r3, r3, #8
 800e352:	68ba      	ldr	r2, [r7, #8]
 800e354:	4313      	orrs	r3, r2
 800e356:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	f003 0301 	and.w	r3, r3, #1
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d002      	beq.n	800e368 <get_fat+0xba>
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	091b      	lsrs	r3, r3, #4
 800e366:	e002      	b.n	800e36e <get_fat+0xc0>
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e36e:	617b      	str	r3, [r7, #20]
			break;
 800e370:	e03f      	b.n	800e3f2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e372:	693b      	ldr	r3, [r7, #16]
 800e374:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	0a1b      	lsrs	r3, r3, #8
 800e37a:	4413      	add	r3, r2
 800e37c:	4619      	mov	r1, r3
 800e37e:	6938      	ldr	r0, [r7, #16]
 800e380:	f7ff feda 	bl	800e138 <move_window>
 800e384:	4603      	mov	r3, r0
 800e386:	2b00      	cmp	r3, #0
 800e388:	d130      	bne.n	800e3ec <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e38a:	693b      	ldr	r3, [r7, #16]
 800e38c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	005b      	lsls	r3, r3, #1
 800e394:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e398:	4413      	add	r3, r2
 800e39a:	4618      	mov	r0, r3
 800e39c:	f7ff fbea 	bl	800db74 <ld_word>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	617b      	str	r3, [r7, #20]
			break;
 800e3a4:	e025      	b.n	800e3f2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	09db      	lsrs	r3, r3, #7
 800e3ae:	4413      	add	r3, r2
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	6938      	ldr	r0, [r7, #16]
 800e3b4:	f7ff fec0 	bl	800e138 <move_window>
 800e3b8:	4603      	mov	r3, r0
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d118      	bne.n	800e3f0 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e3cc:	4413      	add	r3, r2
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f7ff fbe9 	bl	800dba6 <ld_dword>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800e3da:	617b      	str	r3, [r7, #20]
			break;
 800e3dc:	e009      	b.n	800e3f2 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e3de:	2301      	movs	r3, #1
 800e3e0:	617b      	str	r3, [r7, #20]
 800e3e2:	e006      	b.n	800e3f2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e3e4:	bf00      	nop
 800e3e6:	e004      	b.n	800e3f2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e3e8:	bf00      	nop
 800e3ea:	e002      	b.n	800e3f2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e3ec:	bf00      	nop
 800e3ee:	e000      	b.n	800e3f2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e3f0:	bf00      	nop
		}
	}

	return val;
 800e3f2:	697b      	ldr	r3, [r7, #20]
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3718      	adds	r7, #24
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}

0800e3fc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e3fc:	b590      	push	{r4, r7, lr}
 800e3fe:	b089      	sub	sp, #36	@ 0x24
 800e400:	af00      	add	r7, sp, #0
 800e402:	60f8      	str	r0, [r7, #12]
 800e404:	60b9      	str	r1, [r7, #8]
 800e406:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e408:	2302      	movs	r3, #2
 800e40a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	2b01      	cmp	r3, #1
 800e410:	f240 80d9 	bls.w	800e5c6 <put_fat+0x1ca>
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	699b      	ldr	r3, [r3, #24]
 800e418:	68ba      	ldr	r2, [r7, #8]
 800e41a:	429a      	cmp	r2, r3
 800e41c:	f080 80d3 	bcs.w	800e5c6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	781b      	ldrb	r3, [r3, #0]
 800e424:	2b03      	cmp	r3, #3
 800e426:	f000 8096 	beq.w	800e556 <put_fat+0x15a>
 800e42a:	2b03      	cmp	r3, #3
 800e42c:	f300 80cb 	bgt.w	800e5c6 <put_fat+0x1ca>
 800e430:	2b01      	cmp	r3, #1
 800e432:	d002      	beq.n	800e43a <put_fat+0x3e>
 800e434:	2b02      	cmp	r3, #2
 800e436:	d06e      	beq.n	800e516 <put_fat+0x11a>
 800e438:	e0c5      	b.n	800e5c6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	61bb      	str	r3, [r7, #24]
 800e43e:	69bb      	ldr	r3, [r7, #24]
 800e440:	085b      	lsrs	r3, r3, #1
 800e442:	69ba      	ldr	r2, [r7, #24]
 800e444:	4413      	add	r3, r2
 800e446:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e44c:	69bb      	ldr	r3, [r7, #24]
 800e44e:	0a5b      	lsrs	r3, r3, #9
 800e450:	4413      	add	r3, r2
 800e452:	4619      	mov	r1, r3
 800e454:	68f8      	ldr	r0, [r7, #12]
 800e456:	f7ff fe6f 	bl	800e138 <move_window>
 800e45a:	4603      	mov	r3, r0
 800e45c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e45e:	7ffb      	ldrb	r3, [r7, #31]
 800e460:	2b00      	cmp	r3, #0
 800e462:	f040 80a9 	bne.w	800e5b8 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e46c:	69bb      	ldr	r3, [r7, #24]
 800e46e:	1c59      	adds	r1, r3, #1
 800e470:	61b9      	str	r1, [r7, #24]
 800e472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e476:	4413      	add	r3, r2
 800e478:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	f003 0301 	and.w	r3, r3, #1
 800e480:	2b00      	cmp	r3, #0
 800e482:	d00d      	beq.n	800e4a0 <put_fat+0xa4>
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	781b      	ldrb	r3, [r3, #0]
 800e488:	b25b      	sxtb	r3, r3
 800e48a:	f003 030f 	and.w	r3, r3, #15
 800e48e:	b25a      	sxtb	r2, r3
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	b25b      	sxtb	r3, r3
 800e494:	011b      	lsls	r3, r3, #4
 800e496:	b25b      	sxtb	r3, r3
 800e498:	4313      	orrs	r3, r2
 800e49a:	b25b      	sxtb	r3, r3
 800e49c:	b2db      	uxtb	r3, r3
 800e49e:	e001      	b.n	800e4a4 <put_fat+0xa8>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	b2db      	uxtb	r3, r3
 800e4a4:	697a      	ldr	r2, [r7, #20]
 800e4a6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	0a5b      	lsrs	r3, r3, #9
 800e4b6:	4413      	add	r3, r2
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	68f8      	ldr	r0, [r7, #12]
 800e4bc:	f7ff fe3c 	bl	800e138 <move_window>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e4c4:	7ffb      	ldrb	r3, [r7, #31]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d178      	bne.n	800e5bc <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e4d0:	69bb      	ldr	r3, [r7, #24]
 800e4d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4d6:	4413      	add	r3, r2
 800e4d8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	f003 0301 	and.w	r3, r3, #1
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d003      	beq.n	800e4ec <put_fat+0xf0>
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	091b      	lsrs	r3, r3, #4
 800e4e8:	b2db      	uxtb	r3, r3
 800e4ea:	e00e      	b.n	800e50a <put_fat+0x10e>
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	b25b      	sxtb	r3, r3
 800e4f2:	f023 030f 	bic.w	r3, r3, #15
 800e4f6:	b25a      	sxtb	r2, r3
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	0a1b      	lsrs	r3, r3, #8
 800e4fc:	b25b      	sxtb	r3, r3
 800e4fe:	f003 030f 	and.w	r3, r3, #15
 800e502:	b25b      	sxtb	r3, r3
 800e504:	4313      	orrs	r3, r2
 800e506:	b25b      	sxtb	r3, r3
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	697a      	ldr	r2, [r7, #20]
 800e50c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	2201      	movs	r2, #1
 800e512:	70da      	strb	r2, [r3, #3]
			break;
 800e514:	e057      	b.n	800e5c6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	0a1b      	lsrs	r3, r3, #8
 800e51e:	4413      	add	r3, r2
 800e520:	4619      	mov	r1, r3
 800e522:	68f8      	ldr	r0, [r7, #12]
 800e524:	f7ff fe08 	bl	800e138 <move_window>
 800e528:	4603      	mov	r3, r0
 800e52a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e52c:	7ffb      	ldrb	r3, [r7, #31]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d146      	bne.n	800e5c0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	005b      	lsls	r3, r3, #1
 800e53c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e540:	4413      	add	r3, r2
 800e542:	687a      	ldr	r2, [r7, #4]
 800e544:	b292      	uxth	r2, r2
 800e546:	4611      	mov	r1, r2
 800e548:	4618      	mov	r0, r3
 800e54a:	f7ff fb4f 	bl	800dbec <st_word>
			fs->wflag = 1;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2201      	movs	r2, #1
 800e552:	70da      	strb	r2, [r3, #3]
			break;
 800e554:	e037      	b.n	800e5c6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	09db      	lsrs	r3, r3, #7
 800e55e:	4413      	add	r3, r2
 800e560:	4619      	mov	r1, r3
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f7ff fde8 	bl	800e138 <move_window>
 800e568:	4603      	mov	r3, r0
 800e56a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e56c:	7ffb      	ldrb	r3, [r7, #31]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d128      	bne.n	800e5c4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	009b      	lsls	r3, r3, #2
 800e582:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e586:	4413      	add	r3, r2
 800e588:	4618      	mov	r0, r3
 800e58a:	f7ff fb0c 	bl	800dba6 <ld_dword>
 800e58e:	4603      	mov	r3, r0
 800e590:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800e594:	4323      	orrs	r3, r4
 800e596:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	009b      	lsls	r3, r3, #2
 800e5a2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e5a6:	4413      	add	r3, r2
 800e5a8:	6879      	ldr	r1, [r7, #4]
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7ff fb39 	bl	800dc22 <st_dword>
			fs->wflag = 1;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2201      	movs	r2, #1
 800e5b4:	70da      	strb	r2, [r3, #3]
			break;
 800e5b6:	e006      	b.n	800e5c6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e5b8:	bf00      	nop
 800e5ba:	e004      	b.n	800e5c6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e5bc:	bf00      	nop
 800e5be:	e002      	b.n	800e5c6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e5c0:	bf00      	nop
 800e5c2:	e000      	b.n	800e5c6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e5c4:	bf00      	nop
		}
	}
	return res;
 800e5c6:	7ffb      	ldrb	r3, [r7, #31]
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3724      	adds	r7, #36	@ 0x24
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd90      	pop	{r4, r7, pc}

0800e5d0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b088      	sub	sp, #32
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	60f8      	str	r0, [r7, #12]
 800e5d8:	60b9      	str	r1, [r7, #8]
 800e5da:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	2b01      	cmp	r3, #1
 800e5ea:	d904      	bls.n	800e5f6 <remove_chain+0x26>
 800e5ec:	69bb      	ldr	r3, [r7, #24]
 800e5ee:	699b      	ldr	r3, [r3, #24]
 800e5f0:	68ba      	ldr	r2, [r7, #8]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d301      	bcc.n	800e5fa <remove_chain+0x2a>
 800e5f6:	2302      	movs	r3, #2
 800e5f8:	e04b      	b.n	800e692 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d00c      	beq.n	800e61a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800e600:	f04f 32ff 	mov.w	r2, #4294967295
 800e604:	6879      	ldr	r1, [r7, #4]
 800e606:	69b8      	ldr	r0, [r7, #24]
 800e608:	f7ff fef8 	bl	800e3fc <put_fat>
 800e60c:	4603      	mov	r3, r0
 800e60e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800e610:	7ffb      	ldrb	r3, [r7, #31]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d001      	beq.n	800e61a <remove_chain+0x4a>
 800e616:	7ffb      	ldrb	r3, [r7, #31]
 800e618:	e03b      	b.n	800e692 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800e61a:	68b9      	ldr	r1, [r7, #8]
 800e61c:	68f8      	ldr	r0, [r7, #12]
 800e61e:	f7ff fe46 	bl	800e2ae <get_fat>
 800e622:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d031      	beq.n	800e68e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	2b01      	cmp	r3, #1
 800e62e:	d101      	bne.n	800e634 <remove_chain+0x64>
 800e630:	2302      	movs	r3, #2
 800e632:	e02e      	b.n	800e692 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e63a:	d101      	bne.n	800e640 <remove_chain+0x70>
 800e63c:	2301      	movs	r3, #1
 800e63e:	e028      	b.n	800e692 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800e640:	2200      	movs	r2, #0
 800e642:	68b9      	ldr	r1, [r7, #8]
 800e644:	69b8      	ldr	r0, [r7, #24]
 800e646:	f7ff fed9 	bl	800e3fc <put_fat>
 800e64a:	4603      	mov	r3, r0
 800e64c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800e64e:	7ffb      	ldrb	r3, [r7, #31]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d001      	beq.n	800e658 <remove_chain+0x88>
 800e654:	7ffb      	ldrb	r3, [r7, #31]
 800e656:	e01c      	b.n	800e692 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e658:	69bb      	ldr	r3, [r7, #24]
 800e65a:	695a      	ldr	r2, [r3, #20]
 800e65c:	69bb      	ldr	r3, [r7, #24]
 800e65e:	699b      	ldr	r3, [r3, #24]
 800e660:	3b02      	subs	r3, #2
 800e662:	429a      	cmp	r2, r3
 800e664:	d20b      	bcs.n	800e67e <remove_chain+0xae>
			fs->free_clst++;
 800e666:	69bb      	ldr	r3, [r7, #24]
 800e668:	695b      	ldr	r3, [r3, #20]
 800e66a:	1c5a      	adds	r2, r3, #1
 800e66c:	69bb      	ldr	r3, [r7, #24]
 800e66e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800e670:	69bb      	ldr	r3, [r7, #24]
 800e672:	791b      	ldrb	r3, [r3, #4]
 800e674:	f043 0301 	orr.w	r3, r3, #1
 800e678:	b2da      	uxtb	r2, r3
 800e67a:	69bb      	ldr	r3, [r7, #24]
 800e67c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800e67e:	697b      	ldr	r3, [r7, #20]
 800e680:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e682:	69bb      	ldr	r3, [r7, #24]
 800e684:	699b      	ldr	r3, [r3, #24]
 800e686:	68ba      	ldr	r2, [r7, #8]
 800e688:	429a      	cmp	r2, r3
 800e68a:	d3c6      	bcc.n	800e61a <remove_chain+0x4a>
 800e68c:	e000      	b.n	800e690 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800e68e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800e690:	2300      	movs	r3, #0
}
 800e692:	4618      	mov	r0, r3
 800e694:	3720      	adds	r7, #32
 800e696:	46bd      	mov	sp, r7
 800e698:	bd80      	pop	{r7, pc}

0800e69a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800e69a:	b580      	push	{r7, lr}
 800e69c:	b088      	sub	sp, #32
 800e69e:	af00      	add	r7, sp, #0
 800e6a0:	6078      	str	r0, [r7, #4]
 800e6a2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d10d      	bne.n	800e6cc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	691b      	ldr	r3, [r3, #16]
 800e6b4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e6b6:	69bb      	ldr	r3, [r7, #24]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d004      	beq.n	800e6c6 <create_chain+0x2c>
 800e6bc:	693b      	ldr	r3, [r7, #16]
 800e6be:	699b      	ldr	r3, [r3, #24]
 800e6c0:	69ba      	ldr	r2, [r7, #24]
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	d31b      	bcc.n	800e6fe <create_chain+0x64>
 800e6c6:	2301      	movs	r3, #1
 800e6c8:	61bb      	str	r3, [r7, #24]
 800e6ca:	e018      	b.n	800e6fe <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e6cc:	6839      	ldr	r1, [r7, #0]
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f7ff fded 	bl	800e2ae <get_fat>
 800e6d4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	2b01      	cmp	r3, #1
 800e6da:	d801      	bhi.n	800e6e0 <create_chain+0x46>
 800e6dc:	2301      	movs	r3, #1
 800e6de:	e070      	b.n	800e7c2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6e6:	d101      	bne.n	800e6ec <create_chain+0x52>
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	e06a      	b.n	800e7c2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e6ec:	693b      	ldr	r3, [r7, #16]
 800e6ee:	699b      	ldr	r3, [r3, #24]
 800e6f0:	68fa      	ldr	r2, [r7, #12]
 800e6f2:	429a      	cmp	r2, r3
 800e6f4:	d201      	bcs.n	800e6fa <create_chain+0x60>
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	e063      	b.n	800e7c2 <create_chain+0x128>
		scl = clst;
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e6fe:	69bb      	ldr	r3, [r7, #24]
 800e700:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e702:	69fb      	ldr	r3, [r7, #28]
 800e704:	3301      	adds	r3, #1
 800e706:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e708:	693b      	ldr	r3, [r7, #16]
 800e70a:	699b      	ldr	r3, [r3, #24]
 800e70c:	69fa      	ldr	r2, [r7, #28]
 800e70e:	429a      	cmp	r2, r3
 800e710:	d307      	bcc.n	800e722 <create_chain+0x88>
				ncl = 2;
 800e712:	2302      	movs	r3, #2
 800e714:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e716:	69fa      	ldr	r2, [r7, #28]
 800e718:	69bb      	ldr	r3, [r7, #24]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d901      	bls.n	800e722 <create_chain+0x88>
 800e71e:	2300      	movs	r3, #0
 800e720:	e04f      	b.n	800e7c2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e722:	69f9      	ldr	r1, [r7, #28]
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f7ff fdc2 	bl	800e2ae <get_fat>
 800e72a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d00e      	beq.n	800e750 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	2b01      	cmp	r3, #1
 800e736:	d003      	beq.n	800e740 <create_chain+0xa6>
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e73e:	d101      	bne.n	800e744 <create_chain+0xaa>
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	e03e      	b.n	800e7c2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e744:	69fa      	ldr	r2, [r7, #28]
 800e746:	69bb      	ldr	r3, [r7, #24]
 800e748:	429a      	cmp	r2, r3
 800e74a:	d1da      	bne.n	800e702 <create_chain+0x68>
 800e74c:	2300      	movs	r3, #0
 800e74e:	e038      	b.n	800e7c2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e750:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e752:	f04f 32ff 	mov.w	r2, #4294967295
 800e756:	69f9      	ldr	r1, [r7, #28]
 800e758:	6938      	ldr	r0, [r7, #16]
 800e75a:	f7ff fe4f 	bl	800e3fc <put_fat>
 800e75e:	4603      	mov	r3, r0
 800e760:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e762:	7dfb      	ldrb	r3, [r7, #23]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d109      	bne.n	800e77c <create_chain+0xe2>
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d006      	beq.n	800e77c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e76e:	69fa      	ldr	r2, [r7, #28]
 800e770:	6839      	ldr	r1, [r7, #0]
 800e772:	6938      	ldr	r0, [r7, #16]
 800e774:	f7ff fe42 	bl	800e3fc <put_fat>
 800e778:	4603      	mov	r3, r0
 800e77a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e77c:	7dfb      	ldrb	r3, [r7, #23]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d116      	bne.n	800e7b0 <create_chain+0x116>
		fs->last_clst = ncl;
 800e782:	693b      	ldr	r3, [r7, #16]
 800e784:	69fa      	ldr	r2, [r7, #28]
 800e786:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e788:	693b      	ldr	r3, [r7, #16]
 800e78a:	695a      	ldr	r2, [r3, #20]
 800e78c:	693b      	ldr	r3, [r7, #16]
 800e78e:	699b      	ldr	r3, [r3, #24]
 800e790:	3b02      	subs	r3, #2
 800e792:	429a      	cmp	r2, r3
 800e794:	d804      	bhi.n	800e7a0 <create_chain+0x106>
 800e796:	693b      	ldr	r3, [r7, #16]
 800e798:	695b      	ldr	r3, [r3, #20]
 800e79a:	1e5a      	subs	r2, r3, #1
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	791b      	ldrb	r3, [r3, #4]
 800e7a4:	f043 0301 	orr.w	r3, r3, #1
 800e7a8:	b2da      	uxtb	r2, r3
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	711a      	strb	r2, [r3, #4]
 800e7ae:	e007      	b.n	800e7c0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e7b0:	7dfb      	ldrb	r3, [r7, #23]
 800e7b2:	2b01      	cmp	r3, #1
 800e7b4:	d102      	bne.n	800e7bc <create_chain+0x122>
 800e7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e7ba:	e000      	b.n	800e7be <create_chain+0x124>
 800e7bc:	2301      	movs	r3, #1
 800e7be:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e7c0:	69fb      	ldr	r3, [r7, #28]
}
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	3720      	adds	r7, #32
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}

0800e7ca <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e7ca:	b480      	push	{r7}
 800e7cc:	b087      	sub	sp, #28
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	6078      	str	r0, [r7, #4]
 800e7d2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7de:	3304      	adds	r3, #4
 800e7e0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	0a5b      	lsrs	r3, r3, #9
 800e7e6:	68fa      	ldr	r2, [r7, #12]
 800e7e8:	8952      	ldrh	r2, [r2, #10]
 800e7ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7ee:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e7f0:	693b      	ldr	r3, [r7, #16]
 800e7f2:	1d1a      	adds	r2, r3, #4
 800e7f4:	613a      	str	r2, [r7, #16]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d101      	bne.n	800e804 <clmt_clust+0x3a>
 800e800:	2300      	movs	r3, #0
 800e802:	e010      	b.n	800e826 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800e804:	697a      	ldr	r2, [r7, #20]
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	429a      	cmp	r2, r3
 800e80a:	d307      	bcc.n	800e81c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800e80c:	697a      	ldr	r2, [r7, #20]
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	1ad3      	subs	r3, r2, r3
 800e812:	617b      	str	r3, [r7, #20]
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	3304      	adds	r3, #4
 800e818:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e81a:	e7e9      	b.n	800e7f0 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800e81c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	681a      	ldr	r2, [r3, #0]
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	4413      	add	r3, r2
}
 800e826:	4618      	mov	r0, r3
 800e828:	371c      	adds	r7, #28
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr

0800e832 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e832:	b580      	push	{r7, lr}
 800e834:	b086      	sub	sp, #24
 800e836:	af00      	add	r7, sp, #0
 800e838:	6078      	str	r0, [r7, #4]
 800e83a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e848:	d204      	bcs.n	800e854 <dir_sdi+0x22>
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	f003 031f 	and.w	r3, r3, #31
 800e850:	2b00      	cmp	r3, #0
 800e852:	d001      	beq.n	800e858 <dir_sdi+0x26>
		return FR_INT_ERR;
 800e854:	2302      	movs	r3, #2
 800e856:	e063      	b.n	800e920 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	683a      	ldr	r2, [r7, #0]
 800e85c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	689b      	ldr	r3, [r3, #8]
 800e862:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d106      	bne.n	800e878 <dir_sdi+0x46>
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	2b02      	cmp	r3, #2
 800e870:	d902      	bls.n	800e878 <dir_sdi+0x46>
		clst = fs->dirbase;
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e876:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d10c      	bne.n	800e898 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	095b      	lsrs	r3, r3, #5
 800e882:	693a      	ldr	r2, [r7, #16]
 800e884:	8912      	ldrh	r2, [r2, #8]
 800e886:	4293      	cmp	r3, r2
 800e888:	d301      	bcc.n	800e88e <dir_sdi+0x5c>
 800e88a:	2302      	movs	r3, #2
 800e88c:	e048      	b.n	800e920 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	61da      	str	r2, [r3, #28]
 800e896:	e029      	b.n	800e8ec <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e898:	693b      	ldr	r3, [r7, #16]
 800e89a:	895b      	ldrh	r3, [r3, #10]
 800e89c:	025b      	lsls	r3, r3, #9
 800e89e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e8a0:	e019      	b.n	800e8d6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6979      	ldr	r1, [r7, #20]
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f7ff fd01 	bl	800e2ae <get_fat>
 800e8ac:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e8ae:	697b      	ldr	r3, [r7, #20]
 800e8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8b4:	d101      	bne.n	800e8ba <dir_sdi+0x88>
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	e032      	b.n	800e920 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	2b01      	cmp	r3, #1
 800e8be:	d904      	bls.n	800e8ca <dir_sdi+0x98>
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	699b      	ldr	r3, [r3, #24]
 800e8c4:	697a      	ldr	r2, [r7, #20]
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	d301      	bcc.n	800e8ce <dir_sdi+0x9c>
 800e8ca:	2302      	movs	r3, #2
 800e8cc:	e028      	b.n	800e920 <dir_sdi+0xee>
			ofs -= csz;
 800e8ce:	683a      	ldr	r2, [r7, #0]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	1ad3      	subs	r3, r2, r3
 800e8d4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e8d6:	683a      	ldr	r2, [r7, #0]
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	429a      	cmp	r2, r3
 800e8dc:	d2e1      	bcs.n	800e8a2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e8de:	6979      	ldr	r1, [r7, #20]
 800e8e0:	6938      	ldr	r0, [r7, #16]
 800e8e2:	f7ff fcc5 	bl	800e270 <clust2sect>
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	697a      	ldr	r2, [r7, #20]
 800e8f0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	69db      	ldr	r3, [r3, #28]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d101      	bne.n	800e8fe <dir_sdi+0xcc>
 800e8fa:	2302      	movs	r3, #2
 800e8fc:	e010      	b.n	800e920 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	69da      	ldr	r2, [r3, #28]
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	0a5b      	lsrs	r3, r3, #9
 800e906:	441a      	add	r2, r3
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e90c:	693b      	ldr	r3, [r7, #16]
 800e90e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e918:	441a      	add	r2, r3
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e91e:	2300      	movs	r3, #0
}
 800e920:	4618      	mov	r0, r3
 800e922:	3718      	adds	r7, #24
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b086      	sub	sp, #24
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
 800e930:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	695b      	ldr	r3, [r3, #20]
 800e93c:	3320      	adds	r3, #32
 800e93e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	69db      	ldr	r3, [r3, #28]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d003      	beq.n	800e950 <dir_next+0x28>
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e94e:	d301      	bcc.n	800e954 <dir_next+0x2c>
 800e950:	2304      	movs	r3, #4
 800e952:	e0aa      	b.n	800eaaa <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	f040 8098 	bne.w	800ea90 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	69db      	ldr	r3, [r3, #28]
 800e964:	1c5a      	adds	r2, r3, #1
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	699b      	ldr	r3, [r3, #24]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d10b      	bne.n	800e98a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	095b      	lsrs	r3, r3, #5
 800e976:	68fa      	ldr	r2, [r7, #12]
 800e978:	8912      	ldrh	r2, [r2, #8]
 800e97a:	4293      	cmp	r3, r2
 800e97c:	f0c0 8088 	bcc.w	800ea90 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2200      	movs	r2, #0
 800e984:	61da      	str	r2, [r3, #28]
 800e986:	2304      	movs	r3, #4
 800e988:	e08f      	b.n	800eaaa <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	0a5b      	lsrs	r3, r3, #9
 800e98e:	68fa      	ldr	r2, [r7, #12]
 800e990:	8952      	ldrh	r2, [r2, #10]
 800e992:	3a01      	subs	r2, #1
 800e994:	4013      	ands	r3, r2
 800e996:	2b00      	cmp	r3, #0
 800e998:	d17a      	bne.n	800ea90 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e99a:	687a      	ldr	r2, [r7, #4]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	699b      	ldr	r3, [r3, #24]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	4610      	mov	r0, r2
 800e9a4:	f7ff fc83 	bl	800e2ae <get_fat>
 800e9a8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	2b01      	cmp	r3, #1
 800e9ae:	d801      	bhi.n	800e9b4 <dir_next+0x8c>
 800e9b0:	2302      	movs	r3, #2
 800e9b2:	e07a      	b.n	800eaaa <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ba:	d101      	bne.n	800e9c0 <dir_next+0x98>
 800e9bc:	2301      	movs	r3, #1
 800e9be:	e074      	b.n	800eaaa <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	699b      	ldr	r3, [r3, #24]
 800e9c4:	697a      	ldr	r2, [r7, #20]
 800e9c6:	429a      	cmp	r2, r3
 800e9c8:	d358      	bcc.n	800ea7c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d104      	bne.n	800e9da <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	61da      	str	r2, [r3, #28]
 800e9d6:	2304      	movs	r3, #4
 800e9d8:	e067      	b.n	800eaaa <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e9da:	687a      	ldr	r2, [r7, #4]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	699b      	ldr	r3, [r3, #24]
 800e9e0:	4619      	mov	r1, r3
 800e9e2:	4610      	mov	r0, r2
 800e9e4:	f7ff fe59 	bl	800e69a <create_chain>
 800e9e8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e9ea:	697b      	ldr	r3, [r7, #20]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d101      	bne.n	800e9f4 <dir_next+0xcc>
 800e9f0:	2307      	movs	r3, #7
 800e9f2:	e05a      	b.n	800eaaa <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d101      	bne.n	800e9fe <dir_next+0xd6>
 800e9fa:	2302      	movs	r3, #2
 800e9fc:	e055      	b.n	800eaaa <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e9fe:	697b      	ldr	r3, [r7, #20]
 800ea00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea04:	d101      	bne.n	800ea0a <dir_next+0xe2>
 800ea06:	2301      	movs	r3, #1
 800ea08:	e04f      	b.n	800eaaa <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ea0a:	68f8      	ldr	r0, [r7, #12]
 800ea0c:	f7ff fb50 	bl	800e0b0 <sync_window>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d001      	beq.n	800ea1a <dir_next+0xf2>
 800ea16:	2301      	movs	r3, #1
 800ea18:	e047      	b.n	800eaaa <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	3334      	adds	r3, #52	@ 0x34
 800ea1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ea22:	2100      	movs	r1, #0
 800ea24:	4618      	mov	r0, r3
 800ea26:	f7ff f949 	bl	800dcbc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	613b      	str	r3, [r7, #16]
 800ea2e:	6979      	ldr	r1, [r7, #20]
 800ea30:	68f8      	ldr	r0, [r7, #12]
 800ea32:	f7ff fc1d 	bl	800e270 <clust2sect>
 800ea36:	4602      	mov	r2, r0
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ea3c:	e012      	b.n	800ea64 <dir_next+0x13c>
						fs->wflag = 1;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	2201      	movs	r2, #1
 800ea42:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ea44:	68f8      	ldr	r0, [r7, #12]
 800ea46:	f7ff fb33 	bl	800e0b0 <sync_window>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d001      	beq.n	800ea54 <dir_next+0x12c>
 800ea50:	2301      	movs	r3, #1
 800ea52:	e02a      	b.n	800eaaa <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	3301      	adds	r3, #1
 800ea58:	613b      	str	r3, [r7, #16]
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea5e:	1c5a      	adds	r2, r3, #1
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	631a      	str	r2, [r3, #48]	@ 0x30
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	895b      	ldrh	r3, [r3, #10]
 800ea68:	461a      	mov	r2, r3
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	d3e6      	bcc.n	800ea3e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ea74:	693b      	ldr	r3, [r7, #16]
 800ea76:	1ad2      	subs	r2, r2, r3
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	697a      	ldr	r2, [r7, #20]
 800ea80:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ea82:	6979      	ldr	r1, [r7, #20]
 800ea84:	68f8      	ldr	r0, [r7, #12]
 800ea86:	f7ff fbf3 	bl	800e270 <clust2sect>
 800ea8a:	4602      	mov	r2, r0
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	68ba      	ldr	r2, [r7, #8]
 800ea94:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eaa2:	441a      	add	r2, r3
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800eaa8:	2300      	movs	r3, #0
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	3718      	adds	r7, #24
 800eaae:	46bd      	mov	sp, r7
 800eab0:	bd80      	pop	{r7, pc}

0800eab2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800eab2:	b580      	push	{r7, lr}
 800eab4:	b086      	sub	sp, #24
 800eab6:	af00      	add	r7, sp, #0
 800eab8:	6078      	str	r0, [r7, #4]
 800eaba:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800eac2:	2100      	movs	r1, #0
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f7ff feb4 	bl	800e832 <dir_sdi>
 800eaca:	4603      	mov	r3, r0
 800eacc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eace:	7dfb      	ldrb	r3, [r7, #23]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d12b      	bne.n	800eb2c <dir_alloc+0x7a>
		n = 0;
 800ead4:	2300      	movs	r3, #0
 800ead6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	69db      	ldr	r3, [r3, #28]
 800eadc:	4619      	mov	r1, r3
 800eade:	68f8      	ldr	r0, [r7, #12]
 800eae0:	f7ff fb2a 	bl	800e138 <move_window>
 800eae4:	4603      	mov	r3, r0
 800eae6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800eae8:	7dfb      	ldrb	r3, [r7, #23]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d11d      	bne.n	800eb2a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6a1b      	ldr	r3, [r3, #32]
 800eaf2:	781b      	ldrb	r3, [r3, #0]
 800eaf4:	2be5      	cmp	r3, #229	@ 0xe5
 800eaf6:	d004      	beq.n	800eb02 <dir_alloc+0x50>
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	6a1b      	ldr	r3, [r3, #32]
 800eafc:	781b      	ldrb	r3, [r3, #0]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d107      	bne.n	800eb12 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800eb02:	693b      	ldr	r3, [r7, #16]
 800eb04:	3301      	adds	r3, #1
 800eb06:	613b      	str	r3, [r7, #16]
 800eb08:	693a      	ldr	r2, [r7, #16]
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	429a      	cmp	r2, r3
 800eb0e:	d102      	bne.n	800eb16 <dir_alloc+0x64>
 800eb10:	e00c      	b.n	800eb2c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800eb12:	2300      	movs	r3, #0
 800eb14:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800eb16:	2101      	movs	r1, #1
 800eb18:	6878      	ldr	r0, [r7, #4]
 800eb1a:	f7ff ff05 	bl	800e928 <dir_next>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800eb22:	7dfb      	ldrb	r3, [r7, #23]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0d7      	beq.n	800ead8 <dir_alloc+0x26>
 800eb28:	e000      	b.n	800eb2c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800eb2a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800eb2c:	7dfb      	ldrb	r3, [r7, #23]
 800eb2e:	2b04      	cmp	r3, #4
 800eb30:	d101      	bne.n	800eb36 <dir_alloc+0x84>
 800eb32:	2307      	movs	r3, #7
 800eb34:	75fb      	strb	r3, [r7, #23]
	return res;
 800eb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3718      	adds	r7, #24
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b084      	sub	sp, #16
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
 800eb48:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	331a      	adds	r3, #26
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f7ff f810 	bl	800db74 <ld_word>
 800eb54:	4603      	mov	r3, r0
 800eb56:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	781b      	ldrb	r3, [r3, #0]
 800eb5c:	2b03      	cmp	r3, #3
 800eb5e:	d109      	bne.n	800eb74 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	3314      	adds	r3, #20
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7ff f805 	bl	800db74 <ld_word>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	041b      	lsls	r3, r3, #16
 800eb6e:	68fa      	ldr	r2, [r7, #12]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800eb74:	68fb      	ldr	r3, [r7, #12]
}
 800eb76:	4618      	mov	r0, r3
 800eb78:	3710      	adds	r7, #16
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}

0800eb7e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800eb7e:	b580      	push	{r7, lr}
 800eb80:	b084      	sub	sp, #16
 800eb82:	af00      	add	r7, sp, #0
 800eb84:	60f8      	str	r0, [r7, #12]
 800eb86:	60b9      	str	r1, [r7, #8]
 800eb88:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	331a      	adds	r3, #26
 800eb8e:	687a      	ldr	r2, [r7, #4]
 800eb90:	b292      	uxth	r2, r2
 800eb92:	4611      	mov	r1, r2
 800eb94:	4618      	mov	r0, r3
 800eb96:	f7ff f829 	bl	800dbec <st_word>
	if (fs->fs_type == FS_FAT32) {
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	2b03      	cmp	r3, #3
 800eba0:	d109      	bne.n	800ebb6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	f103 0214 	add.w	r2, r3, #20
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	0c1b      	lsrs	r3, r3, #16
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	4619      	mov	r1, r3
 800ebb0:	4610      	mov	r0, r2
 800ebb2:	f7ff f81b 	bl	800dbec <st_word>
	}
}
 800ebb6:	bf00      	nop
 800ebb8:	3710      	adds	r7, #16
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	bd80      	pop	{r7, pc}

0800ebbe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ebbe:	b580      	push	{r7, lr}
 800ebc0:	b086      	sub	sp, #24
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ebcc:	2100      	movs	r1, #0
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f7ff fe2f 	bl	800e832 <dir_sdi>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ebd8:	7dfb      	ldrb	r3, [r7, #23]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d001      	beq.n	800ebe2 <dir_find+0x24>
 800ebde:	7dfb      	ldrb	r3, [r7, #23]
 800ebe0:	e03e      	b.n	800ec60 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	69db      	ldr	r3, [r3, #28]
 800ebe6:	4619      	mov	r1, r3
 800ebe8:	6938      	ldr	r0, [r7, #16]
 800ebea:	f7ff faa5 	bl	800e138 <move_window>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ebf2:	7dfb      	ldrb	r3, [r7, #23]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d12f      	bne.n	800ec58 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6a1b      	ldr	r3, [r3, #32]
 800ebfc:	781b      	ldrb	r3, [r3, #0]
 800ebfe:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ec00:	7bfb      	ldrb	r3, [r7, #15]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d102      	bne.n	800ec0c <dir_find+0x4e>
 800ec06:	2304      	movs	r3, #4
 800ec08:	75fb      	strb	r3, [r7, #23]
 800ec0a:	e028      	b.n	800ec5e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6a1b      	ldr	r3, [r3, #32]
 800ec10:	330b      	adds	r3, #11
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ec18:	b2da      	uxtb	r2, r3
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6a1b      	ldr	r3, [r3, #32]
 800ec22:	330b      	adds	r3, #11
 800ec24:	781b      	ldrb	r3, [r3, #0]
 800ec26:	f003 0308 	and.w	r3, r3, #8
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d10a      	bne.n	800ec44 <dir_find+0x86>
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6a18      	ldr	r0, [r3, #32]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	3324      	adds	r3, #36	@ 0x24
 800ec36:	220b      	movs	r2, #11
 800ec38:	4619      	mov	r1, r3
 800ec3a:	f7ff f85a 	bl	800dcf2 <mem_cmp>
 800ec3e:	4603      	mov	r3, r0
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d00b      	beq.n	800ec5c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ec44:	2100      	movs	r1, #0
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	f7ff fe6e 	bl	800e928 <dir_next>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ec50:	7dfb      	ldrb	r3, [r7, #23]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d0c5      	beq.n	800ebe2 <dir_find+0x24>
 800ec56:	e002      	b.n	800ec5e <dir_find+0xa0>
		if (res != FR_OK) break;
 800ec58:	bf00      	nop
 800ec5a:	e000      	b.n	800ec5e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ec5c:	bf00      	nop

	return res;
 800ec5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3718      	adds	r7, #24
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}

0800ec68 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b084      	sub	sp, #16
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ec76:	2101      	movs	r1, #1
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f7ff ff1a 	bl	800eab2 <dir_alloc>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ec82:	7bfb      	ldrb	r3, [r7, #15]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d11c      	bne.n	800ecc2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	69db      	ldr	r3, [r3, #28]
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	68b8      	ldr	r0, [r7, #8]
 800ec90:	f7ff fa52 	bl	800e138 <move_window>
 800ec94:	4603      	mov	r3, r0
 800ec96:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ec98:	7bfb      	ldrb	r3, [r7, #15]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d111      	bne.n	800ecc2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6a1b      	ldr	r3, [r3, #32]
 800eca2:	2220      	movs	r2, #32
 800eca4:	2100      	movs	r1, #0
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7ff f808 	bl	800dcbc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6a18      	ldr	r0, [r3, #32]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	3324      	adds	r3, #36	@ 0x24
 800ecb4:	220b      	movs	r2, #11
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	f7fe ffdf 	bl	800dc7a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	2201      	movs	r2, #1
 800ecc0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ecc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	3710      	adds	r7, #16
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}

0800eccc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b088      	sub	sp, #32
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
 800ecd4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	60fb      	str	r3, [r7, #12]
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	3324      	adds	r3, #36	@ 0x24
 800ece0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ece2:	220b      	movs	r2, #11
 800ece4:	2120      	movs	r1, #32
 800ece6:	68b8      	ldr	r0, [r7, #8]
 800ece8:	f7fe ffe8 	bl	800dcbc <mem_set>
	si = i = 0; ni = 8;
 800ecec:	2300      	movs	r3, #0
 800ecee:	613b      	str	r3, [r7, #16]
 800ecf0:	693b      	ldr	r3, [r7, #16]
 800ecf2:	61fb      	str	r3, [r7, #28]
 800ecf4:	2308      	movs	r3, #8
 800ecf6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ecf8:	69fb      	ldr	r3, [r7, #28]
 800ecfa:	1c5a      	adds	r2, r3, #1
 800ecfc:	61fa      	str	r2, [r7, #28]
 800ecfe:	68fa      	ldr	r2, [r7, #12]
 800ed00:	4413      	add	r3, r2
 800ed02:	781b      	ldrb	r3, [r3, #0]
 800ed04:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ed06:	7efb      	ldrb	r3, [r7, #27]
 800ed08:	2b20      	cmp	r3, #32
 800ed0a:	d94e      	bls.n	800edaa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800ed0c:	7efb      	ldrb	r3, [r7, #27]
 800ed0e:	2b2f      	cmp	r3, #47	@ 0x2f
 800ed10:	d006      	beq.n	800ed20 <create_name+0x54>
 800ed12:	7efb      	ldrb	r3, [r7, #27]
 800ed14:	2b5c      	cmp	r3, #92	@ 0x5c
 800ed16:	d110      	bne.n	800ed3a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ed18:	e002      	b.n	800ed20 <create_name+0x54>
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	3301      	adds	r3, #1
 800ed1e:	61fb      	str	r3, [r7, #28]
 800ed20:	68fa      	ldr	r2, [r7, #12]
 800ed22:	69fb      	ldr	r3, [r7, #28]
 800ed24:	4413      	add	r3, r2
 800ed26:	781b      	ldrb	r3, [r3, #0]
 800ed28:	2b2f      	cmp	r3, #47	@ 0x2f
 800ed2a:	d0f6      	beq.n	800ed1a <create_name+0x4e>
 800ed2c:	68fa      	ldr	r2, [r7, #12]
 800ed2e:	69fb      	ldr	r3, [r7, #28]
 800ed30:	4413      	add	r3, r2
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	2b5c      	cmp	r3, #92	@ 0x5c
 800ed36:	d0f0      	beq.n	800ed1a <create_name+0x4e>
			break;
 800ed38:	e038      	b.n	800edac <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ed3a:	7efb      	ldrb	r3, [r7, #27]
 800ed3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed3e:	d003      	beq.n	800ed48 <create_name+0x7c>
 800ed40:	693a      	ldr	r2, [r7, #16]
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	429a      	cmp	r2, r3
 800ed46:	d30c      	bcc.n	800ed62 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	2b0b      	cmp	r3, #11
 800ed4c:	d002      	beq.n	800ed54 <create_name+0x88>
 800ed4e:	7efb      	ldrb	r3, [r7, #27]
 800ed50:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed52:	d001      	beq.n	800ed58 <create_name+0x8c>
 800ed54:	2306      	movs	r3, #6
 800ed56:	e044      	b.n	800ede2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800ed58:	2308      	movs	r3, #8
 800ed5a:	613b      	str	r3, [r7, #16]
 800ed5c:	230b      	movs	r3, #11
 800ed5e:	617b      	str	r3, [r7, #20]
			continue;
 800ed60:	e022      	b.n	800eda8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800ed62:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	da04      	bge.n	800ed74 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ed6a:	7efb      	ldrb	r3, [r7, #27]
 800ed6c:	3b80      	subs	r3, #128	@ 0x80
 800ed6e:	4a1f      	ldr	r2, [pc, #124]	@ (800edec <create_name+0x120>)
 800ed70:	5cd3      	ldrb	r3, [r2, r3]
 800ed72:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800ed74:	7efb      	ldrb	r3, [r7, #27]
 800ed76:	4619      	mov	r1, r3
 800ed78:	481d      	ldr	r0, [pc, #116]	@ (800edf0 <create_name+0x124>)
 800ed7a:	f7fe ffe1 	bl	800dd40 <chk_chr>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d001      	beq.n	800ed88 <create_name+0xbc>
 800ed84:	2306      	movs	r3, #6
 800ed86:	e02c      	b.n	800ede2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800ed88:	7efb      	ldrb	r3, [r7, #27]
 800ed8a:	2b60      	cmp	r3, #96	@ 0x60
 800ed8c:	d905      	bls.n	800ed9a <create_name+0xce>
 800ed8e:	7efb      	ldrb	r3, [r7, #27]
 800ed90:	2b7a      	cmp	r3, #122	@ 0x7a
 800ed92:	d802      	bhi.n	800ed9a <create_name+0xce>
 800ed94:	7efb      	ldrb	r3, [r7, #27]
 800ed96:	3b20      	subs	r3, #32
 800ed98:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	1c5a      	adds	r2, r3, #1
 800ed9e:	613a      	str	r2, [r7, #16]
 800eda0:	68ba      	ldr	r2, [r7, #8]
 800eda2:	4413      	add	r3, r2
 800eda4:	7efa      	ldrb	r2, [r7, #27]
 800eda6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800eda8:	e7a6      	b.n	800ecf8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800edaa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800edac:	68fa      	ldr	r2, [r7, #12]
 800edae:	69fb      	ldr	r3, [r7, #28]
 800edb0:	441a      	add	r2, r3
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d101      	bne.n	800edc0 <create_name+0xf4>
 800edbc:	2306      	movs	r3, #6
 800edbe:	e010      	b.n	800ede2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800edc0:	68bb      	ldr	r3, [r7, #8]
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	2be5      	cmp	r3, #229	@ 0xe5
 800edc6:	d102      	bne.n	800edce <create_name+0x102>
 800edc8:	68bb      	ldr	r3, [r7, #8]
 800edca:	2205      	movs	r2, #5
 800edcc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800edce:	7efb      	ldrb	r3, [r7, #27]
 800edd0:	2b20      	cmp	r3, #32
 800edd2:	d801      	bhi.n	800edd8 <create_name+0x10c>
 800edd4:	2204      	movs	r2, #4
 800edd6:	e000      	b.n	800edda <create_name+0x10e>
 800edd8:	2200      	movs	r2, #0
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	330b      	adds	r3, #11
 800edde:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ede0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	3720      	adds	r7, #32
 800ede6:	46bd      	mov	sp, r7
 800ede8:	bd80      	pop	{r7, pc}
 800edea:	bf00      	nop
 800edec:	08013a5c 	.word	0x08013a5c
 800edf0:	080139dc 	.word	0x080139dc

0800edf4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b086      	sub	sp, #24
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ee08:	e002      	b.n	800ee10 <follow_path+0x1c>
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	3301      	adds	r3, #1
 800ee0e:	603b      	str	r3, [r7, #0]
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	781b      	ldrb	r3, [r3, #0]
 800ee14:	2b2f      	cmp	r3, #47	@ 0x2f
 800ee16:	d0f8      	beq.n	800ee0a <follow_path+0x16>
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	781b      	ldrb	r3, [r3, #0]
 800ee1c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ee1e:	d0f4      	beq.n	800ee0a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ee20:	693b      	ldr	r3, [r7, #16]
 800ee22:	2200      	movs	r2, #0
 800ee24:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	781b      	ldrb	r3, [r3, #0]
 800ee2a:	2b1f      	cmp	r3, #31
 800ee2c:	d80a      	bhi.n	800ee44 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2280      	movs	r2, #128	@ 0x80
 800ee32:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ee36:	2100      	movs	r1, #0
 800ee38:	6878      	ldr	r0, [r7, #4]
 800ee3a:	f7ff fcfa 	bl	800e832 <dir_sdi>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	75fb      	strb	r3, [r7, #23]
 800ee42:	e043      	b.n	800eecc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ee44:	463b      	mov	r3, r7
 800ee46:	4619      	mov	r1, r3
 800ee48:	6878      	ldr	r0, [r7, #4]
 800ee4a:	f7ff ff3f 	bl	800eccc <create_name>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ee52:	7dfb      	ldrb	r3, [r7, #23]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d134      	bne.n	800eec2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ee58:	6878      	ldr	r0, [r7, #4]
 800ee5a:	f7ff feb0 	bl	800ebbe <dir_find>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ee68:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ee6a:	7dfb      	ldrb	r3, [r7, #23]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d00a      	beq.n	800ee86 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ee70:	7dfb      	ldrb	r3, [r7, #23]
 800ee72:	2b04      	cmp	r3, #4
 800ee74:	d127      	bne.n	800eec6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ee76:	7afb      	ldrb	r3, [r7, #11]
 800ee78:	f003 0304 	and.w	r3, r3, #4
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d122      	bne.n	800eec6 <follow_path+0xd2>
 800ee80:	2305      	movs	r3, #5
 800ee82:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ee84:	e01f      	b.n	800eec6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ee86:	7afb      	ldrb	r3, [r7, #11]
 800ee88:	f003 0304 	and.w	r3, r3, #4
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d11c      	bne.n	800eeca <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	799b      	ldrb	r3, [r3, #6]
 800ee94:	f003 0310 	and.w	r3, r3, #16
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d102      	bne.n	800eea2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ee9c:	2305      	movs	r3, #5
 800ee9e:	75fb      	strb	r3, [r7, #23]
 800eea0:	e014      	b.n	800eecc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	695b      	ldr	r3, [r3, #20]
 800eeac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eeb0:	4413      	add	r3, r2
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	68f8      	ldr	r0, [r7, #12]
 800eeb6:	f7ff fe43 	bl	800eb40 <ld_clust>
 800eeba:	4602      	mov	r2, r0
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800eec0:	e7c0      	b.n	800ee44 <follow_path+0x50>
			if (res != FR_OK) break;
 800eec2:	bf00      	nop
 800eec4:	e002      	b.n	800eecc <follow_path+0xd8>
				break;
 800eec6:	bf00      	nop
 800eec8:	e000      	b.n	800eecc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800eeca:	bf00      	nop
			}
		}
	}

	return res;
 800eecc:	7dfb      	ldrb	r3, [r7, #23]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3718      	adds	r7, #24
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}

0800eed6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800eed6:	b480      	push	{r7}
 800eed8:	b087      	sub	sp, #28
 800eeda:	af00      	add	r7, sp, #0
 800eedc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800eede:	f04f 33ff 	mov.w	r3, #4294967295
 800eee2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d031      	beq.n	800ef50 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	617b      	str	r3, [r7, #20]
 800eef2:	e002      	b.n	800eefa <get_ldnumber+0x24>
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	3301      	adds	r3, #1
 800eef8:	617b      	str	r3, [r7, #20]
 800eefa:	697b      	ldr	r3, [r7, #20]
 800eefc:	781b      	ldrb	r3, [r3, #0]
 800eefe:	2b20      	cmp	r3, #32
 800ef00:	d903      	bls.n	800ef0a <get_ldnumber+0x34>
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	781b      	ldrb	r3, [r3, #0]
 800ef06:	2b3a      	cmp	r3, #58	@ 0x3a
 800ef08:	d1f4      	bne.n	800eef4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ef0a:	697b      	ldr	r3, [r7, #20]
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	2b3a      	cmp	r3, #58	@ 0x3a
 800ef10:	d11c      	bne.n	800ef4c <get_ldnumber+0x76>
			tp = *path;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	1c5a      	adds	r2, r3, #1
 800ef1c:	60fa      	str	r2, [r7, #12]
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	3b30      	subs	r3, #48	@ 0x30
 800ef22:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	2b09      	cmp	r3, #9
 800ef28:	d80e      	bhi.n	800ef48 <get_ldnumber+0x72>
 800ef2a:	68fa      	ldr	r2, [r7, #12]
 800ef2c:	697b      	ldr	r3, [r7, #20]
 800ef2e:	429a      	cmp	r2, r3
 800ef30:	d10a      	bne.n	800ef48 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ef32:	68bb      	ldr	r3, [r7, #8]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d107      	bne.n	800ef48 <get_ldnumber+0x72>
					vol = (int)i;
 800ef38:	68bb      	ldr	r3, [r7, #8]
 800ef3a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	3301      	adds	r3, #1
 800ef40:	617b      	str	r3, [r7, #20]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	697a      	ldr	r2, [r7, #20]
 800ef46:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	e002      	b.n	800ef52 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ef50:	693b      	ldr	r3, [r7, #16]
}
 800ef52:	4618      	mov	r0, r3
 800ef54:	371c      	adds	r7, #28
 800ef56:	46bd      	mov	sp, r7
 800ef58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5c:	4770      	bx	lr
	...

0800ef60 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b082      	sub	sp, #8
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
 800ef68:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	70da      	strb	r2, [r3, #3]
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f04f 32ff 	mov.w	r2, #4294967295
 800ef76:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ef78:	6839      	ldr	r1, [r7, #0]
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f7ff f8dc 	bl	800e138 <move_window>
 800ef80:	4603      	mov	r3, r0
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d001      	beq.n	800ef8a <check_fs+0x2a>
 800ef86:	2304      	movs	r3, #4
 800ef88:	e038      	b.n	800effc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	3334      	adds	r3, #52	@ 0x34
 800ef8e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7fe fdee 	bl	800db74 <ld_word>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d001      	beq.n	800efa8 <check_fs+0x48>
 800efa4:	2303      	movs	r3, #3
 800efa6:	e029      	b.n	800effc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800efae:	2be9      	cmp	r3, #233	@ 0xe9
 800efb0:	d009      	beq.n	800efc6 <check_fs+0x66>
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800efb8:	2beb      	cmp	r3, #235	@ 0xeb
 800efba:	d11e      	bne.n	800effa <check_fs+0x9a>
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800efc2:	2b90      	cmp	r3, #144	@ 0x90
 800efc4:	d119      	bne.n	800effa <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	3334      	adds	r3, #52	@ 0x34
 800efca:	3336      	adds	r3, #54	@ 0x36
 800efcc:	4618      	mov	r0, r3
 800efce:	f7fe fdea 	bl	800dba6 <ld_dword>
 800efd2:	4603      	mov	r3, r0
 800efd4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800efd8:	4a0a      	ldr	r2, [pc, #40]	@ (800f004 <check_fs+0xa4>)
 800efda:	4293      	cmp	r3, r2
 800efdc:	d101      	bne.n	800efe2 <check_fs+0x82>
 800efde:	2300      	movs	r3, #0
 800efe0:	e00c      	b.n	800effc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	3334      	adds	r3, #52	@ 0x34
 800efe6:	3352      	adds	r3, #82	@ 0x52
 800efe8:	4618      	mov	r0, r3
 800efea:	f7fe fddc 	bl	800dba6 <ld_dword>
 800efee:	4603      	mov	r3, r0
 800eff0:	4a05      	ldr	r2, [pc, #20]	@ (800f008 <check_fs+0xa8>)
 800eff2:	4293      	cmp	r3, r2
 800eff4:	d101      	bne.n	800effa <check_fs+0x9a>
 800eff6:	2300      	movs	r3, #0
 800eff8:	e000      	b.n	800effc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800effa:	2302      	movs	r3, #2
}
 800effc:	4618      	mov	r0, r3
 800effe:	3708      	adds	r7, #8
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}
 800f004:	00544146 	.word	0x00544146
 800f008:	33544146 	.word	0x33544146

0800f00c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f00c:	b580      	push	{r7, lr}
 800f00e:	b096      	sub	sp, #88	@ 0x58
 800f010:	af00      	add	r7, sp, #0
 800f012:	60f8      	str	r0, [r7, #12]
 800f014:	60b9      	str	r1, [r7, #8]
 800f016:	4613      	mov	r3, r2
 800f018:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	2200      	movs	r2, #0
 800f01e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f020:	68f8      	ldr	r0, [r7, #12]
 800f022:	f7ff ff58 	bl	800eed6 <get_ldnumber>
 800f026:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	da01      	bge.n	800f032 <find_volume+0x26>
 800f02e:	230b      	movs	r3, #11
 800f030:	e235      	b.n	800f49e <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f032:	4aa5      	ldr	r2, [pc, #660]	@ (800f2c8 <find_volume+0x2bc>)
 800f034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f03a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d101      	bne.n	800f046 <find_volume+0x3a>
 800f042:	230c      	movs	r3, #12
 800f044:	e22b      	b.n	800f49e <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800f046:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f048:	f7fe fe95 	bl	800dd76 <lock_fs>
 800f04c:	4603      	mov	r3, r0
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d101      	bne.n	800f056 <find_volume+0x4a>
 800f052:	230f      	movs	r3, #15
 800f054:	e223      	b.n	800f49e <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f05a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f05c:	79fb      	ldrb	r3, [r7, #7]
 800f05e:	f023 0301 	bic.w	r3, r3, #1
 800f062:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f066:	781b      	ldrb	r3, [r3, #0]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d01a      	beq.n	800f0a2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800f06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06e:	785b      	ldrb	r3, [r3, #1]
 800f070:	4618      	mov	r0, r3
 800f072:	f7fe fce1 	bl	800da38 <disk_status>
 800f076:	4603      	mov	r3, r0
 800f078:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f07c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f080:	f003 0301 	and.w	r3, r3, #1
 800f084:	2b00      	cmp	r3, #0
 800f086:	d10c      	bne.n	800f0a2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f088:	79fb      	ldrb	r3, [r7, #7]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d007      	beq.n	800f09e <find_volume+0x92>
 800f08e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f092:	f003 0304 	and.w	r3, r3, #4
 800f096:	2b00      	cmp	r3, #0
 800f098:	d001      	beq.n	800f09e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800f09a:	230a      	movs	r3, #10
 800f09c:	e1ff      	b.n	800f49e <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800f09e:	2300      	movs	r3, #0
 800f0a0:	e1fd      	b.n	800f49e <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f0a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0aa:	b2da      	uxtb	r2, r3
 800f0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f0b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0b2:	785b      	ldrb	r3, [r3, #1]
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f7fe fcd9 	bl	800da6c <disk_initialize>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f0c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f0c4:	f003 0301 	and.w	r3, r3, #1
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d001      	beq.n	800f0d0 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f0cc:	2303      	movs	r3, #3
 800f0ce:	e1e6      	b.n	800f49e <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f0d0:	79fb      	ldrb	r3, [r7, #7]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d007      	beq.n	800f0e6 <find_volume+0xda>
 800f0d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f0da:	f003 0304 	and.w	r3, r3, #4
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d001      	beq.n	800f0e6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800f0e2:	230a      	movs	r3, #10
 800f0e4:	e1db      	b.n	800f49e <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f0ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f0ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f0ee:	f7ff ff37 	bl	800ef60 <check_fs>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f0f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f0fc:	2b02      	cmp	r3, #2
 800f0fe:	d149      	bne.n	800f194 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f100:	2300      	movs	r3, #0
 800f102:	643b      	str	r3, [r7, #64]	@ 0x40
 800f104:	e01e      	b.n	800f144 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f108:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f10c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f10e:	011b      	lsls	r3, r3, #4
 800f110:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f114:	4413      	add	r3, r2
 800f116:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f11a:	3304      	adds	r3, #4
 800f11c:	781b      	ldrb	r3, [r3, #0]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d006      	beq.n	800f130 <find_volume+0x124>
 800f122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f124:	3308      	adds	r3, #8
 800f126:	4618      	mov	r0, r3
 800f128:	f7fe fd3d 	bl	800dba6 <ld_dword>
 800f12c:	4602      	mov	r2, r0
 800f12e:	e000      	b.n	800f132 <find_volume+0x126>
 800f130:	2200      	movs	r2, #0
 800f132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f134:	009b      	lsls	r3, r3, #2
 800f136:	3358      	adds	r3, #88	@ 0x58
 800f138:	443b      	add	r3, r7
 800f13a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f13e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f140:	3301      	adds	r3, #1
 800f142:	643b      	str	r3, [r7, #64]	@ 0x40
 800f144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f146:	2b03      	cmp	r3, #3
 800f148:	d9dd      	bls.n	800f106 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f14a:	2300      	movs	r3, #0
 800f14c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800f14e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f150:	2b00      	cmp	r3, #0
 800f152:	d002      	beq.n	800f15a <find_volume+0x14e>
 800f154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f156:	3b01      	subs	r3, #1
 800f158:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f15a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f15c:	009b      	lsls	r3, r3, #2
 800f15e:	3358      	adds	r3, #88	@ 0x58
 800f160:	443b      	add	r3, r7
 800f162:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f166:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d005      	beq.n	800f17a <find_volume+0x16e>
 800f16e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f170:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f172:	f7ff fef5 	bl	800ef60 <check_fs>
 800f176:	4603      	mov	r3, r0
 800f178:	e000      	b.n	800f17c <find_volume+0x170>
 800f17a:	2303      	movs	r3, #3
 800f17c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f180:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f184:	2b01      	cmp	r3, #1
 800f186:	d905      	bls.n	800f194 <find_volume+0x188>
 800f188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f18a:	3301      	adds	r3, #1
 800f18c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f18e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f190:	2b03      	cmp	r3, #3
 800f192:	d9e2      	bls.n	800f15a <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f194:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f198:	2b04      	cmp	r3, #4
 800f19a:	d101      	bne.n	800f1a0 <find_volume+0x194>
 800f19c:	2301      	movs	r3, #1
 800f19e:	e17e      	b.n	800f49e <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f1a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f1a4:	2b01      	cmp	r3, #1
 800f1a6:	d901      	bls.n	800f1ac <find_volume+0x1a0>
 800f1a8:	230d      	movs	r3, #13
 800f1aa:	e178      	b.n	800f49e <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ae:	3334      	adds	r3, #52	@ 0x34
 800f1b0:	330b      	adds	r3, #11
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	f7fe fcde 	bl	800db74 <ld_word>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1be:	d001      	beq.n	800f1c4 <find_volume+0x1b8>
 800f1c0:	230d      	movs	r3, #13
 800f1c2:	e16c      	b.n	800f49e <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1c6:	3334      	adds	r3, #52	@ 0x34
 800f1c8:	3316      	adds	r3, #22
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f7fe fcd2 	bl	800db74 <ld_word>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f1d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d106      	bne.n	800f1e8 <find_volume+0x1dc>
 800f1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1dc:	3334      	adds	r3, #52	@ 0x34
 800f1de:	3324      	adds	r3, #36	@ 0x24
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f7fe fce0 	bl	800dba6 <ld_dword>
 800f1e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f1ec:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1f0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1f6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1fa:	789b      	ldrb	r3, [r3, #2]
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	d005      	beq.n	800f20c <find_volume+0x200>
 800f200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f202:	789b      	ldrb	r3, [r3, #2]
 800f204:	2b02      	cmp	r3, #2
 800f206:	d001      	beq.n	800f20c <find_volume+0x200>
 800f208:	230d      	movs	r3, #13
 800f20a:	e148      	b.n	800f49e <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f20e:	789b      	ldrb	r3, [r3, #2]
 800f210:	461a      	mov	r2, r3
 800f212:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f214:	fb02 f303 	mul.w	r3, r2, r3
 800f218:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f21c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f220:	461a      	mov	r2, r3
 800f222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f224:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f228:	895b      	ldrh	r3, [r3, #10]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d008      	beq.n	800f240 <find_volume+0x234>
 800f22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f230:	895b      	ldrh	r3, [r3, #10]
 800f232:	461a      	mov	r2, r3
 800f234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f236:	895b      	ldrh	r3, [r3, #10]
 800f238:	3b01      	subs	r3, #1
 800f23a:	4013      	ands	r3, r2
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d001      	beq.n	800f244 <find_volume+0x238>
 800f240:	230d      	movs	r3, #13
 800f242:	e12c      	b.n	800f49e <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f246:	3334      	adds	r3, #52	@ 0x34
 800f248:	3311      	adds	r3, #17
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7fe fc92 	bl	800db74 <ld_word>
 800f250:	4603      	mov	r3, r0
 800f252:	461a      	mov	r2, r3
 800f254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f256:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f25a:	891b      	ldrh	r3, [r3, #8]
 800f25c:	f003 030f 	and.w	r3, r3, #15
 800f260:	b29b      	uxth	r3, r3
 800f262:	2b00      	cmp	r3, #0
 800f264:	d001      	beq.n	800f26a <find_volume+0x25e>
 800f266:	230d      	movs	r3, #13
 800f268:	e119      	b.n	800f49e <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f26c:	3334      	adds	r3, #52	@ 0x34
 800f26e:	3313      	adds	r3, #19
 800f270:	4618      	mov	r0, r3
 800f272:	f7fe fc7f 	bl	800db74 <ld_word>
 800f276:	4603      	mov	r3, r0
 800f278:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f27a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d106      	bne.n	800f28e <find_volume+0x282>
 800f280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f282:	3334      	adds	r3, #52	@ 0x34
 800f284:	3320      	adds	r3, #32
 800f286:	4618      	mov	r0, r3
 800f288:	f7fe fc8d 	bl	800dba6 <ld_dword>
 800f28c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f290:	3334      	adds	r3, #52	@ 0x34
 800f292:	330e      	adds	r3, #14
 800f294:	4618      	mov	r0, r3
 800f296:	f7fe fc6d 	bl	800db74 <ld_word>
 800f29a:	4603      	mov	r3, r0
 800f29c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f29e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d101      	bne.n	800f2a8 <find_volume+0x29c>
 800f2a4:	230d      	movs	r3, #13
 800f2a6:	e0fa      	b.n	800f49e <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f2a8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f2aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2ac:	4413      	add	r3, r2
 800f2ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f2b0:	8912      	ldrh	r2, [r2, #8]
 800f2b2:	0912      	lsrs	r2, r2, #4
 800f2b4:	b292      	uxth	r2, r2
 800f2b6:	4413      	add	r3, r2
 800f2b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f2ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d204      	bcs.n	800f2cc <find_volume+0x2c0>
 800f2c2:	230d      	movs	r3, #13
 800f2c4:	e0eb      	b.n	800f49e <find_volume+0x492>
 800f2c6:	bf00      	nop
 800f2c8:	2000129c 	.word	0x2000129c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f2cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2d0:	1ad3      	subs	r3, r2, r3
 800f2d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f2d4:	8952      	ldrh	r2, [r2, #10]
 800f2d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800f2da:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d101      	bne.n	800f2e6 <find_volume+0x2da>
 800f2e2:	230d      	movs	r3, #13
 800f2e4:	e0db      	b.n	800f49e <find_volume+0x492>
		fmt = FS_FAT32;
 800f2e6:	2303      	movs	r3, #3
 800f2e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ee:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d802      	bhi.n	800f2fc <find_volume+0x2f0>
 800f2f6:	2302      	movs	r3, #2
 800f2f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2fe:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f302:	4293      	cmp	r3, r2
 800f304:	d802      	bhi.n	800f30c <find_volume+0x300>
 800f306:	2301      	movs	r3, #1
 800f308:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f30e:	1c9a      	adds	r2, r3, #2
 800f310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f312:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800f314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f316:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f318:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f31a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f31c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f31e:	441a      	add	r2, r3
 800f320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f322:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800f324:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f328:	441a      	add	r2, r3
 800f32a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f32c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800f32e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f332:	2b03      	cmp	r3, #3
 800f334:	d11e      	bne.n	800f374 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f338:	3334      	adds	r3, #52	@ 0x34
 800f33a:	332a      	adds	r3, #42	@ 0x2a
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7fe fc19 	bl	800db74 <ld_word>
 800f342:	4603      	mov	r3, r0
 800f344:	2b00      	cmp	r3, #0
 800f346:	d001      	beq.n	800f34c <find_volume+0x340>
 800f348:	230d      	movs	r3, #13
 800f34a:	e0a8      	b.n	800f49e <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f34e:	891b      	ldrh	r3, [r3, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d001      	beq.n	800f358 <find_volume+0x34c>
 800f354:	230d      	movs	r3, #13
 800f356:	e0a2      	b.n	800f49e <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f35a:	3334      	adds	r3, #52	@ 0x34
 800f35c:	332c      	adds	r3, #44	@ 0x2c
 800f35e:	4618      	mov	r0, r3
 800f360:	f7fe fc21 	bl	800dba6 <ld_dword>
 800f364:	4602      	mov	r2, r0
 800f366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f368:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f36c:	699b      	ldr	r3, [r3, #24]
 800f36e:	009b      	lsls	r3, r3, #2
 800f370:	647b      	str	r3, [r7, #68]	@ 0x44
 800f372:	e01f      	b.n	800f3b4 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f376:	891b      	ldrh	r3, [r3, #8]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d101      	bne.n	800f380 <find_volume+0x374>
 800f37c:	230d      	movs	r3, #13
 800f37e:	e08e      	b.n	800f49e <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f382:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f386:	441a      	add	r2, r3
 800f388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f38a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f38c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f390:	2b02      	cmp	r3, #2
 800f392:	d103      	bne.n	800f39c <find_volume+0x390>
 800f394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f396:	699b      	ldr	r3, [r3, #24]
 800f398:	005b      	lsls	r3, r3, #1
 800f39a:	e00a      	b.n	800f3b2 <find_volume+0x3a6>
 800f39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f39e:	699a      	ldr	r2, [r3, #24]
 800f3a0:	4613      	mov	r3, r2
 800f3a2:	005b      	lsls	r3, r3, #1
 800f3a4:	4413      	add	r3, r2
 800f3a6:	085a      	lsrs	r2, r3, #1
 800f3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3aa:	699b      	ldr	r3, [r3, #24]
 800f3ac:	f003 0301 	and.w	r3, r3, #1
 800f3b0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f3b2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3b6:	69da      	ldr	r2, [r3, #28]
 800f3b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3ba:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f3be:	0a5b      	lsrs	r3, r3, #9
 800f3c0:	429a      	cmp	r2, r3
 800f3c2:	d201      	bcs.n	800f3c8 <find_volume+0x3bc>
 800f3c4:	230d      	movs	r3, #13
 800f3c6:	e06a      	b.n	800f49e <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800f3ce:	615a      	str	r2, [r3, #20]
 800f3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3d2:	695a      	ldr	r2, [r3, #20]
 800f3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3d6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800f3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3da:	2280      	movs	r2, #128	@ 0x80
 800f3dc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f3de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f3e2:	2b03      	cmp	r3, #3
 800f3e4:	d149      	bne.n	800f47a <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3e8:	3334      	adds	r3, #52	@ 0x34
 800f3ea:	3330      	adds	r3, #48	@ 0x30
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f7fe fbc1 	bl	800db74 <ld_word>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	2b01      	cmp	r3, #1
 800f3f6:	d140      	bne.n	800f47a <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f3f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f3fa:	3301      	adds	r3, #1
 800f3fc:	4619      	mov	r1, r3
 800f3fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f400:	f7fe fe9a 	bl	800e138 <move_window>
 800f404:	4603      	mov	r3, r0
 800f406:	2b00      	cmp	r3, #0
 800f408:	d137      	bne.n	800f47a <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800f40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f40c:	2200      	movs	r2, #0
 800f40e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f412:	3334      	adds	r3, #52	@ 0x34
 800f414:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f418:	4618      	mov	r0, r3
 800f41a:	f7fe fbab 	bl	800db74 <ld_word>
 800f41e:	4603      	mov	r3, r0
 800f420:	461a      	mov	r2, r3
 800f422:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f426:	429a      	cmp	r2, r3
 800f428:	d127      	bne.n	800f47a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f42c:	3334      	adds	r3, #52	@ 0x34
 800f42e:	4618      	mov	r0, r3
 800f430:	f7fe fbb9 	bl	800dba6 <ld_dword>
 800f434:	4603      	mov	r3, r0
 800f436:	4a1c      	ldr	r2, [pc, #112]	@ (800f4a8 <find_volume+0x49c>)
 800f438:	4293      	cmp	r3, r2
 800f43a:	d11e      	bne.n	800f47a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43e:	3334      	adds	r3, #52	@ 0x34
 800f440:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f444:	4618      	mov	r0, r3
 800f446:	f7fe fbae 	bl	800dba6 <ld_dword>
 800f44a:	4603      	mov	r3, r0
 800f44c:	4a17      	ldr	r2, [pc, #92]	@ (800f4ac <find_volume+0x4a0>)
 800f44e:	4293      	cmp	r3, r2
 800f450:	d113      	bne.n	800f47a <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f454:	3334      	adds	r3, #52	@ 0x34
 800f456:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f45a:	4618      	mov	r0, r3
 800f45c:	f7fe fba3 	bl	800dba6 <ld_dword>
 800f460:	4602      	mov	r2, r0
 800f462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f464:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f468:	3334      	adds	r3, #52	@ 0x34
 800f46a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f46e:	4618      	mov	r0, r3
 800f470:	f7fe fb99 	bl	800dba6 <ld_dword>
 800f474:	4602      	mov	r2, r0
 800f476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f478:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f47c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f480:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f482:	4b0b      	ldr	r3, [pc, #44]	@ (800f4b0 <find_volume+0x4a4>)
 800f484:	881b      	ldrh	r3, [r3, #0]
 800f486:	3301      	adds	r3, #1
 800f488:	b29a      	uxth	r2, r3
 800f48a:	4b09      	ldr	r3, [pc, #36]	@ (800f4b0 <find_volume+0x4a4>)
 800f48c:	801a      	strh	r2, [r3, #0]
 800f48e:	4b08      	ldr	r3, [pc, #32]	@ (800f4b0 <find_volume+0x4a4>)
 800f490:	881a      	ldrh	r2, [r3, #0]
 800f492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f494:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f496:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f498:	f7fe fde6 	bl	800e068 <clear_lock>
#endif
	return FR_OK;
 800f49c:	2300      	movs	r3, #0
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	3758      	adds	r7, #88	@ 0x58
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
 800f4a6:	bf00      	nop
 800f4a8:	41615252 	.word	0x41615252
 800f4ac:	61417272 	.word	0x61417272
 800f4b0:	200012a0 	.word	0x200012a0

0800f4b4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b084      	sub	sp, #16
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
 800f4bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f4be:	2309      	movs	r3, #9
 800f4c0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d02e      	beq.n	800f526 <validate+0x72>
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d02a      	beq.n	800f526 <validate+0x72>
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	781b      	ldrb	r3, [r3, #0]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d025      	beq.n	800f526 <validate+0x72>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	889a      	ldrh	r2, [r3, #4]
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	88db      	ldrh	r3, [r3, #6]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d11e      	bne.n	800f526 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f7fe fc42 	bl	800dd76 <lock_fs>
 800f4f2:	4603      	mov	r3, r0
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d014      	beq.n	800f522 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	785b      	ldrb	r3, [r3, #1]
 800f4fe:	4618      	mov	r0, r3
 800f500:	f7fe fa9a 	bl	800da38 <disk_status>
 800f504:	4603      	mov	r3, r0
 800f506:	f003 0301 	and.w	r3, r3, #1
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d102      	bne.n	800f514 <validate+0x60>
				res = FR_OK;
 800f50e:	2300      	movs	r3, #0
 800f510:	73fb      	strb	r3, [r7, #15]
 800f512:	e008      	b.n	800f526 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	2100      	movs	r1, #0
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7fe fc41 	bl	800dda2 <unlock_fs>
 800f520:	e001      	b.n	800f526 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800f522:	230f      	movs	r3, #15
 800f524:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f526:	7bfb      	ldrb	r3, [r7, #15]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d102      	bne.n	800f532 <validate+0x7e>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	e000      	b.n	800f534 <validate+0x80>
 800f532:	2300      	movs	r3, #0
 800f534:	683a      	ldr	r2, [r7, #0]
 800f536:	6013      	str	r3, [r2, #0]
	return res;
 800f538:	7bfb      	ldrb	r3, [r7, #15]
}
 800f53a:	4618      	mov	r0, r3
 800f53c:	3710      	adds	r7, #16
 800f53e:	46bd      	mov	sp, r7
 800f540:	bd80      	pop	{r7, pc}
	...

0800f544 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	b088      	sub	sp, #32
 800f548:	af00      	add	r7, sp, #0
 800f54a:	60f8      	str	r0, [r7, #12]
 800f54c:	60b9      	str	r1, [r7, #8]
 800f54e:	4613      	mov	r3, r2
 800f550:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f556:	f107 0310 	add.w	r3, r7, #16
 800f55a:	4618      	mov	r0, r3
 800f55c:	f7ff fcbb 	bl	800eed6 <get_ldnumber>
 800f560:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f562:	69fb      	ldr	r3, [r7, #28]
 800f564:	2b00      	cmp	r3, #0
 800f566:	da01      	bge.n	800f56c <f_mount+0x28>
 800f568:	230b      	movs	r3, #11
 800f56a:	e048      	b.n	800f5fe <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f56c:	4a26      	ldr	r2, [pc, #152]	@ (800f608 <f_mount+0xc4>)
 800f56e:	69fb      	ldr	r3, [r7, #28]
 800f570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f574:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d00f      	beq.n	800f59c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f57c:	69b8      	ldr	r0, [r7, #24]
 800f57e:	f7fe fd73 	bl	800e068 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800f582:	69bb      	ldr	r3, [r7, #24]
 800f584:	68db      	ldr	r3, [r3, #12]
 800f586:	4618      	mov	r0, r3
 800f588:	f001 f905 	bl	8010796 <ff_del_syncobj>
 800f58c:	4603      	mov	r3, r0
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d101      	bne.n	800f596 <f_mount+0x52>
 800f592:	2302      	movs	r3, #2
 800f594:	e033      	b.n	800f5fe <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f596:	69bb      	ldr	r3, [r7, #24]
 800f598:	2200      	movs	r2, #0
 800f59a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d00f      	beq.n	800f5c2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800f5a8:	69fb      	ldr	r3, [r7, #28]
 800f5aa:	b2da      	uxtb	r2, r3
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	330c      	adds	r3, #12
 800f5b0:	4619      	mov	r1, r3
 800f5b2:	4610      	mov	r0, r2
 800f5b4:	f001 f8cf 	bl	8010756 <ff_cre_syncobj>
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d101      	bne.n	800f5c2 <f_mount+0x7e>
 800f5be:	2302      	movs	r3, #2
 800f5c0:	e01d      	b.n	800f5fe <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	4910      	ldr	r1, [pc, #64]	@ (800f608 <f_mount+0xc4>)
 800f5c6:	69fb      	ldr	r3, [r7, #28]
 800f5c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d002      	beq.n	800f5d8 <f_mount+0x94>
 800f5d2:	79fb      	ldrb	r3, [r7, #7]
 800f5d4:	2b01      	cmp	r3, #1
 800f5d6:	d001      	beq.n	800f5dc <f_mount+0x98>
 800f5d8:	2300      	movs	r3, #0
 800f5da:	e010      	b.n	800f5fe <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f5dc:	f107 010c 	add.w	r1, r7, #12
 800f5e0:	f107 0308 	add.w	r3, r7, #8
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7ff fd10 	bl	800f00c <find_volume>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	7dfa      	ldrb	r2, [r7, #23]
 800f5f4:	4611      	mov	r1, r2
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f7fe fbd3 	bl	800dda2 <unlock_fs>
 800f5fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5fe:	4618      	mov	r0, r3
 800f600:	3720      	adds	r7, #32
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	2000129c 	.word	0x2000129c

0800f60c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b098      	sub	sp, #96	@ 0x60
 800f610:	af00      	add	r7, sp, #0
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	60b9      	str	r1, [r7, #8]
 800f616:	4613      	mov	r3, r2
 800f618:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d101      	bne.n	800f624 <f_open+0x18>
 800f620:	2309      	movs	r3, #9
 800f622:	e1b0      	b.n	800f986 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f624:	79fb      	ldrb	r3, [r7, #7]
 800f626:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f62a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f62c:	79fa      	ldrb	r2, [r7, #7]
 800f62e:	f107 0110 	add.w	r1, r7, #16
 800f632:	f107 0308 	add.w	r3, r7, #8
 800f636:	4618      	mov	r0, r3
 800f638:	f7ff fce8 	bl	800f00c <find_volume>
 800f63c:	4603      	mov	r3, r0
 800f63e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800f642:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f646:	2b00      	cmp	r3, #0
 800f648:	f040 818d 	bne.w	800f966 <f_open+0x35a>
		dj.obj.fs = fs;
 800f64c:	693b      	ldr	r3, [r7, #16]
 800f64e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f650:	68ba      	ldr	r2, [r7, #8]
 800f652:	f107 0314 	add.w	r3, r7, #20
 800f656:	4611      	mov	r1, r2
 800f658:	4618      	mov	r0, r3
 800f65a:	f7ff fbcb 	bl	800edf4 <follow_path>
 800f65e:	4603      	mov	r3, r0
 800f660:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f664:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d118      	bne.n	800f69e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f66c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f670:	b25b      	sxtb	r3, r3
 800f672:	2b00      	cmp	r3, #0
 800f674:	da03      	bge.n	800f67e <f_open+0x72>
				res = FR_INVALID_NAME;
 800f676:	2306      	movs	r3, #6
 800f678:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f67c:	e00f      	b.n	800f69e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f67e:	79fb      	ldrb	r3, [r7, #7]
 800f680:	2b01      	cmp	r3, #1
 800f682:	bf8c      	ite	hi
 800f684:	2301      	movhi	r3, #1
 800f686:	2300      	movls	r3, #0
 800f688:	b2db      	uxtb	r3, r3
 800f68a:	461a      	mov	r2, r3
 800f68c:	f107 0314 	add.w	r3, r7, #20
 800f690:	4611      	mov	r1, r2
 800f692:	4618      	mov	r0, r3
 800f694:	f7fe fba0 	bl	800ddd8 <chk_lock>
 800f698:	4603      	mov	r3, r0
 800f69a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f69e:	79fb      	ldrb	r3, [r7, #7]
 800f6a0:	f003 031c 	and.w	r3, r3, #28
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d07f      	beq.n	800f7a8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800f6a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d017      	beq.n	800f6e0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f6b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f6b4:	2b04      	cmp	r3, #4
 800f6b6:	d10e      	bne.n	800f6d6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f6b8:	f7fe fbea 	bl	800de90 <enq_lock>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d006      	beq.n	800f6d0 <f_open+0xc4>
 800f6c2:	f107 0314 	add.w	r3, r7, #20
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f7ff face 	bl	800ec68 <dir_register>
 800f6cc:	4603      	mov	r3, r0
 800f6ce:	e000      	b.n	800f6d2 <f_open+0xc6>
 800f6d0:	2312      	movs	r3, #18
 800f6d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f6d6:	79fb      	ldrb	r3, [r7, #7]
 800f6d8:	f043 0308 	orr.w	r3, r3, #8
 800f6dc:	71fb      	strb	r3, [r7, #7]
 800f6de:	e010      	b.n	800f702 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f6e0:	7ebb      	ldrb	r3, [r7, #26]
 800f6e2:	f003 0311 	and.w	r3, r3, #17
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d003      	beq.n	800f6f2 <f_open+0xe6>
					res = FR_DENIED;
 800f6ea:	2307      	movs	r3, #7
 800f6ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f6f0:	e007      	b.n	800f702 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f6f2:	79fb      	ldrb	r3, [r7, #7]
 800f6f4:	f003 0304 	and.w	r3, r3, #4
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d002      	beq.n	800f702 <f_open+0xf6>
 800f6fc:	2308      	movs	r3, #8
 800f6fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f702:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f706:	2b00      	cmp	r3, #0
 800f708:	d168      	bne.n	800f7dc <f_open+0x1d0>
 800f70a:	79fb      	ldrb	r3, [r7, #7]
 800f70c:	f003 0308 	and.w	r3, r3, #8
 800f710:	2b00      	cmp	r3, #0
 800f712:	d063      	beq.n	800f7dc <f_open+0x1d0>
				dw = GET_FATTIME();
 800f714:	f7fd fe44 	bl	800d3a0 <get_fattime>
 800f718:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f71c:	330e      	adds	r3, #14
 800f71e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f720:	4618      	mov	r0, r3
 800f722:	f7fe fa7e 	bl	800dc22 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f728:	3316      	adds	r3, #22
 800f72a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f72c:	4618      	mov	r0, r3
 800f72e:	f7fe fa78 	bl	800dc22 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f734:	330b      	adds	r3, #11
 800f736:	2220      	movs	r2, #32
 800f738:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f73a:	693b      	ldr	r3, [r7, #16]
 800f73c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f73e:	4611      	mov	r1, r2
 800f740:	4618      	mov	r0, r3
 800f742:	f7ff f9fd 	bl	800eb40 <ld_clust>
 800f746:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f748:	693b      	ldr	r3, [r7, #16]
 800f74a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f74c:	2200      	movs	r2, #0
 800f74e:	4618      	mov	r0, r3
 800f750:	f7ff fa15 	bl	800eb7e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f756:	331c      	adds	r3, #28
 800f758:	2100      	movs	r1, #0
 800f75a:	4618      	mov	r0, r3
 800f75c:	f7fe fa61 	bl	800dc22 <st_dword>
					fs->wflag = 1;
 800f760:	693b      	ldr	r3, [r7, #16]
 800f762:	2201      	movs	r2, #1
 800f764:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d037      	beq.n	800f7dc <f_open+0x1d0>
						dw = fs->winsect;
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f770:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800f772:	f107 0314 	add.w	r3, r7, #20
 800f776:	2200      	movs	r2, #0
 800f778:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fe ff28 	bl	800e5d0 <remove_chain>
 800f780:	4603      	mov	r3, r0
 800f782:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800f786:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d126      	bne.n	800f7dc <f_open+0x1d0>
							res = move_window(fs, dw);
 800f78e:	693b      	ldr	r3, [r7, #16]
 800f790:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f792:	4618      	mov	r0, r3
 800f794:	f7fe fcd0 	bl	800e138 <move_window>
 800f798:	4603      	mov	r3, r0
 800f79a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f79e:	693b      	ldr	r3, [r7, #16]
 800f7a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f7a2:	3a01      	subs	r2, #1
 800f7a4:	611a      	str	r2, [r3, #16]
 800f7a6:	e019      	b.n	800f7dc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f7a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d115      	bne.n	800f7dc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f7b0:	7ebb      	ldrb	r3, [r7, #26]
 800f7b2:	f003 0310 	and.w	r3, r3, #16
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d003      	beq.n	800f7c2 <f_open+0x1b6>
					res = FR_NO_FILE;
 800f7ba:	2304      	movs	r3, #4
 800f7bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f7c0:	e00c      	b.n	800f7dc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f7c2:	79fb      	ldrb	r3, [r7, #7]
 800f7c4:	f003 0302 	and.w	r3, r3, #2
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d007      	beq.n	800f7dc <f_open+0x1d0>
 800f7cc:	7ebb      	ldrb	r3, [r7, #26]
 800f7ce:	f003 0301 	and.w	r3, r3, #1
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d002      	beq.n	800f7dc <f_open+0x1d0>
						res = FR_DENIED;
 800f7d6:	2307      	movs	r3, #7
 800f7d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800f7dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d126      	bne.n	800f832 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f7e4:	79fb      	ldrb	r3, [r7, #7]
 800f7e6:	f003 0308 	and.w	r3, r3, #8
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d003      	beq.n	800f7f6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800f7ee:	79fb      	ldrb	r3, [r7, #7]
 800f7f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7f4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f7f6:	693b      	ldr	r3, [r7, #16]
 800f7f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800f7fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f804:	79fb      	ldrb	r3, [r7, #7]
 800f806:	2b01      	cmp	r3, #1
 800f808:	bf8c      	ite	hi
 800f80a:	2301      	movhi	r3, #1
 800f80c:	2300      	movls	r3, #0
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	461a      	mov	r2, r3
 800f812:	f107 0314 	add.w	r3, r7, #20
 800f816:	4611      	mov	r1, r2
 800f818:	4618      	mov	r0, r3
 800f81a:	f7fe fb5b 	bl	800ded4 <inc_lock>
 800f81e:	4602      	mov	r2, r0
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	691b      	ldr	r3, [r3, #16]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d102      	bne.n	800f832 <f_open+0x226>
 800f82c:	2302      	movs	r3, #2
 800f82e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f832:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f836:	2b00      	cmp	r3, #0
 800f838:	f040 8095 	bne.w	800f966 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f83c:	693b      	ldr	r3, [r7, #16]
 800f83e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f840:	4611      	mov	r1, r2
 800f842:	4618      	mov	r0, r3
 800f844:	f7ff f97c 	bl	800eb40 <ld_clust>
 800f848:	4602      	mov	r2, r0
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f850:	331c      	adds	r3, #28
 800f852:	4618      	mov	r0, r3
 800f854:	f7fe f9a7 	bl	800dba6 <ld_dword>
 800f858:	4602      	mov	r2, r0
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	2200      	movs	r2, #0
 800f862:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f864:	693a      	ldr	r2, [r7, #16]
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	88da      	ldrh	r2, [r3, #6]
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	79fa      	ldrb	r2, [r7, #7]
 800f876:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	2200      	movs	r2, #0
 800f87c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	2200      	movs	r2, #0
 800f882:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	2200      	movs	r2, #0
 800f888:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	3330      	adds	r3, #48	@ 0x30
 800f88e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f892:	2100      	movs	r1, #0
 800f894:	4618      	mov	r0, r3
 800f896:	f7fe fa11 	bl	800dcbc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f89a:	79fb      	ldrb	r3, [r7, #7]
 800f89c:	f003 0320 	and.w	r3, r3, #32
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d060      	beq.n	800f966 <f_open+0x35a>
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d05c      	beq.n	800f966 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	68da      	ldr	r2, [r3, #12]
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	895b      	ldrh	r3, [r3, #10]
 800f8b8:	025b      	lsls	r3, r3, #9
 800f8ba:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	689b      	ldr	r3, [r3, #8]
 800f8c0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	68db      	ldr	r3, [r3, #12]
 800f8c6:	657b      	str	r3, [r7, #84]	@ 0x54
 800f8c8:	e016      	b.n	800f8f8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f7fe fced 	bl	800e2ae <get_fat>
 800f8d4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800f8d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f8d8:	2b01      	cmp	r3, #1
 800f8da:	d802      	bhi.n	800f8e2 <f_open+0x2d6>
 800f8dc:	2302      	movs	r3, #2
 800f8de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f8e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f8e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8e8:	d102      	bne.n	800f8f0 <f_open+0x2e4>
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f8f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f8f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f8f4:	1ad3      	subs	r3, r2, r3
 800f8f6:	657b      	str	r3, [r7, #84]	@ 0x54
 800f8f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d103      	bne.n	800f908 <f_open+0x2fc>
 800f900:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f904:	429a      	cmp	r2, r3
 800f906:	d8e0      	bhi.n	800f8ca <f_open+0x2be>
				}
				fp->clust = clst;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f90c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f90e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f912:	2b00      	cmp	r3, #0
 800f914:	d127      	bne.n	800f966 <f_open+0x35a>
 800f916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d022      	beq.n	800f966 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f920:	693b      	ldr	r3, [r7, #16]
 800f922:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f924:	4618      	mov	r0, r3
 800f926:	f7fe fca3 	bl	800e270 <clust2sect>
 800f92a:	6478      	str	r0, [r7, #68]	@ 0x44
 800f92c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d103      	bne.n	800f93a <f_open+0x32e>
						res = FR_INT_ERR;
 800f932:	2302      	movs	r3, #2
 800f934:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f938:	e015      	b.n	800f966 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f93a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f93c:	0a5a      	lsrs	r2, r3, #9
 800f93e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f940:	441a      	add	r2, r3
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	7858      	ldrb	r0, [r3, #1]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	6a1a      	ldr	r2, [r3, #32]
 800f954:	2301      	movs	r3, #1
 800f956:	f7fe f8af 	bl	800dab8 <disk_read>
 800f95a:	4603      	mov	r3, r0
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d002      	beq.n	800f966 <f_open+0x35a>
 800f960:	2301      	movs	r3, #1
 800f962:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f966:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d002      	beq.n	800f974 <f_open+0x368>
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	2200      	movs	r2, #0
 800f972:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800f97a:	4611      	mov	r1, r2
 800f97c:	4618      	mov	r0, r3
 800f97e:	f7fe fa10 	bl	800dda2 <unlock_fs>
 800f982:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800f986:	4618      	mov	r0, r3
 800f988:	3760      	adds	r7, #96	@ 0x60
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}

0800f98e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f98e:	b580      	push	{r7, lr}
 800f990:	b08c      	sub	sp, #48	@ 0x30
 800f992:	af00      	add	r7, sp, #0
 800f994:	60f8      	str	r0, [r7, #12]
 800f996:	60b9      	str	r1, [r7, #8]
 800f998:	607a      	str	r2, [r7, #4]
 800f99a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f99c:	68bb      	ldr	r3, [r7, #8]
 800f99e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	f107 0210 	add.w	r2, r7, #16
 800f9ac:	4611      	mov	r1, r2
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f7ff fd80 	bl	800f4b4 <validate>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f9ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d107      	bne.n	800f9d2 <f_write+0x44>
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	7d5b      	ldrb	r3, [r3, #21]
 800f9c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f9ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d009      	beq.n	800f9e6 <f_write+0x58>
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f9d8:	4611      	mov	r1, r2
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7fe f9e1 	bl	800dda2 <unlock_fs>
 800f9e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f9e4:	e173      	b.n	800fcce <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	7d1b      	ldrb	r3, [r3, #20]
 800f9ea:	f003 0302 	and.w	r3, r3, #2
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d106      	bne.n	800fa00 <f_write+0x72>
 800f9f2:	693b      	ldr	r3, [r7, #16]
 800f9f4:	2107      	movs	r1, #7
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	f7fe f9d3 	bl	800dda2 <unlock_fs>
 800f9fc:	2307      	movs	r3, #7
 800f9fe:	e166      	b.n	800fcce <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	699a      	ldr	r2, [r3, #24]
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	441a      	add	r2, r3
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	699b      	ldr	r3, [r3, #24]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	f080 814b 	bcs.w	800fca8 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	699b      	ldr	r3, [r3, #24]
 800fa16:	43db      	mvns	r3, r3
 800fa18:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800fa1a:	e145      	b.n	800fca8 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	699b      	ldr	r3, [r3, #24]
 800fa20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	f040 8101 	bne.w	800fc2c <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	699b      	ldr	r3, [r3, #24]
 800fa2e:	0a5b      	lsrs	r3, r3, #9
 800fa30:	693a      	ldr	r2, [r7, #16]
 800fa32:	8952      	ldrh	r2, [r2, #10]
 800fa34:	3a01      	subs	r2, #1
 800fa36:	4013      	ands	r3, r2
 800fa38:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800fa3a:	69bb      	ldr	r3, [r7, #24]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d14d      	bne.n	800fadc <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	699b      	ldr	r3, [r3, #24]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d10c      	bne.n	800fa62 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	689b      	ldr	r3, [r3, #8]
 800fa4c:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800fa4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d11a      	bne.n	800fa8a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	2100      	movs	r1, #0
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f7fe fe1e 	bl	800e69a <create_chain>
 800fa5e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800fa60:	e013      	b.n	800fa8a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d007      	beq.n	800fa7a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	699b      	ldr	r3, [r3, #24]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	68f8      	ldr	r0, [r7, #12]
 800fa72:	f7fe feaa 	bl	800e7ca <clmt_clust>
 800fa76:	62b8      	str	r0, [r7, #40]	@ 0x28
 800fa78:	e007      	b.n	800fa8a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800fa7a:	68fa      	ldr	r2, [r7, #12]
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	69db      	ldr	r3, [r3, #28]
 800fa80:	4619      	mov	r1, r3
 800fa82:	4610      	mov	r0, r2
 800fa84:	f7fe fe09 	bl	800e69a <create_chain>
 800fa88:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fa8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	f000 8110 	beq.w	800fcb2 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fa92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d109      	bne.n	800faac <f_write+0x11e>
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	2202      	movs	r2, #2
 800fa9c:	755a      	strb	r2, [r3, #21]
 800fa9e:	693b      	ldr	r3, [r7, #16]
 800faa0:	2102      	movs	r1, #2
 800faa2:	4618      	mov	r0, r3
 800faa4:	f7fe f97d 	bl	800dda2 <unlock_fs>
 800faa8:	2302      	movs	r3, #2
 800faaa:	e110      	b.n	800fcce <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800faac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab2:	d109      	bne.n	800fac8 <f_write+0x13a>
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	2201      	movs	r2, #1
 800fab8:	755a      	strb	r2, [r3, #21]
 800faba:	693b      	ldr	r3, [r7, #16]
 800fabc:	2101      	movs	r1, #1
 800fabe:	4618      	mov	r0, r3
 800fac0:	f7fe f96f 	bl	800dda2 <unlock_fs>
 800fac4:	2301      	movs	r3, #1
 800fac6:	e102      	b.n	800fcce <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800facc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	689b      	ldr	r3, [r3, #8]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d102      	bne.n	800fadc <f_write+0x14e>
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fada:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	7d1b      	ldrb	r3, [r3, #20]
 800fae0:	b25b      	sxtb	r3, r3
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	da1d      	bge.n	800fb22 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	7858      	ldrb	r0, [r3, #1]
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	6a1a      	ldr	r2, [r3, #32]
 800faf4:	2301      	movs	r3, #1
 800faf6:	f7fd ffff 	bl	800daf8 <disk_write>
 800fafa:	4603      	mov	r3, r0
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d009      	beq.n	800fb14 <f_write+0x186>
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	2201      	movs	r2, #1
 800fb04:	755a      	strb	r2, [r3, #21]
 800fb06:	693b      	ldr	r3, [r7, #16]
 800fb08:	2101      	movs	r1, #1
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f7fe f949 	bl	800dda2 <unlock_fs>
 800fb10:	2301      	movs	r3, #1
 800fb12:	e0dc      	b.n	800fcce <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	7d1b      	ldrb	r3, [r3, #20]
 800fb18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fb1c:	b2da      	uxtb	r2, r3
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fb22:	693a      	ldr	r2, [r7, #16]
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	69db      	ldr	r3, [r3, #28]
 800fb28:	4619      	mov	r1, r3
 800fb2a:	4610      	mov	r0, r2
 800fb2c:	f7fe fba0 	bl	800e270 <clust2sect>
 800fb30:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800fb32:	697b      	ldr	r3, [r7, #20]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d109      	bne.n	800fb4c <f_write+0x1be>
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	2202      	movs	r2, #2
 800fb3c:	755a      	strb	r2, [r3, #21]
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	2102      	movs	r1, #2
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7fe f92d 	bl	800dda2 <unlock_fs>
 800fb48:	2302      	movs	r3, #2
 800fb4a:	e0c0      	b.n	800fcce <f_write+0x340>
			sect += csect;
 800fb4c:	697a      	ldr	r2, [r7, #20]
 800fb4e:	69bb      	ldr	r3, [r7, #24]
 800fb50:	4413      	add	r3, r2
 800fb52:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	0a5b      	lsrs	r3, r3, #9
 800fb58:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800fb5a:	6a3b      	ldr	r3, [r7, #32]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d041      	beq.n	800fbe4 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800fb60:	69ba      	ldr	r2, [r7, #24]
 800fb62:	6a3b      	ldr	r3, [r7, #32]
 800fb64:	4413      	add	r3, r2
 800fb66:	693a      	ldr	r2, [r7, #16]
 800fb68:	8952      	ldrh	r2, [r2, #10]
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	d905      	bls.n	800fb7a <f_write+0x1ec>
					cc = fs->csize - csect;
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	895b      	ldrh	r3, [r3, #10]
 800fb72:	461a      	mov	r2, r3
 800fb74:	69bb      	ldr	r3, [r7, #24]
 800fb76:	1ad3      	subs	r3, r2, r3
 800fb78:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	7858      	ldrb	r0, [r3, #1]
 800fb7e:	6a3b      	ldr	r3, [r7, #32]
 800fb80:	697a      	ldr	r2, [r7, #20]
 800fb82:	69f9      	ldr	r1, [r7, #28]
 800fb84:	f7fd ffb8 	bl	800daf8 <disk_write>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d009      	beq.n	800fba2 <f_write+0x214>
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	2201      	movs	r2, #1
 800fb92:	755a      	strb	r2, [r3, #21]
 800fb94:	693b      	ldr	r3, [r7, #16]
 800fb96:	2101      	movs	r1, #1
 800fb98:	4618      	mov	r0, r3
 800fb9a:	f7fe f902 	bl	800dda2 <unlock_fs>
 800fb9e:	2301      	movs	r3, #1
 800fba0:	e095      	b.n	800fcce <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	6a1a      	ldr	r2, [r3, #32]
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	1ad3      	subs	r3, r2, r3
 800fbaa:	6a3a      	ldr	r2, [r7, #32]
 800fbac:	429a      	cmp	r2, r3
 800fbae:	d915      	bls.n	800fbdc <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	6a1a      	ldr	r2, [r3, #32]
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	1ad3      	subs	r3, r2, r3
 800fbbe:	025b      	lsls	r3, r3, #9
 800fbc0:	69fa      	ldr	r2, [r7, #28]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fbc8:	4619      	mov	r1, r3
 800fbca:	f7fe f856 	bl	800dc7a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	7d1b      	ldrb	r3, [r3, #20]
 800fbd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fbd6:	b2da      	uxtb	r2, r3
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800fbdc:	6a3b      	ldr	r3, [r7, #32]
 800fbde:	025b      	lsls	r3, r3, #9
 800fbe0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800fbe2:	e044      	b.n	800fc6e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	6a1b      	ldr	r3, [r3, #32]
 800fbe8:	697a      	ldr	r2, [r7, #20]
 800fbea:	429a      	cmp	r2, r3
 800fbec:	d01b      	beq.n	800fc26 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	699a      	ldr	r2, [r3, #24]
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800fbf6:	429a      	cmp	r2, r3
 800fbf8:	d215      	bcs.n	800fc26 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800fbfa:	693b      	ldr	r3, [r7, #16]
 800fbfc:	7858      	ldrb	r0, [r3, #1]
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fc04:	2301      	movs	r3, #1
 800fc06:	697a      	ldr	r2, [r7, #20]
 800fc08:	f7fd ff56 	bl	800dab8 <disk_read>
 800fc0c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d009      	beq.n	800fc26 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	2201      	movs	r2, #1
 800fc16:	755a      	strb	r2, [r3, #21]
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	2101      	movs	r1, #1
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7fe f8c0 	bl	800dda2 <unlock_fs>
 800fc22:	2301      	movs	r3, #1
 800fc24:	e053      	b.n	800fcce <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	697a      	ldr	r2, [r7, #20]
 800fc2a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	699b      	ldr	r3, [r3, #24]
 800fc30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc34:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800fc38:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800fc3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	d901      	bls.n	800fc46 <f_write+0x2b8>
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	699b      	ldr	r3, [r3, #24]
 800fc50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc54:	4413      	add	r3, r2
 800fc56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc58:	69f9      	ldr	r1, [r7, #28]
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	f7fe f80d 	bl	800dc7a <mem_cpy>
		fp->flag |= FA_DIRTY;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	7d1b      	ldrb	r3, [r3, #20]
 800fc64:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fc68:	b2da      	uxtb	r2, r3
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800fc6e:	69fa      	ldr	r2, [r7, #28]
 800fc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc72:	4413      	add	r3, r2
 800fc74:	61fb      	str	r3, [r7, #28]
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	699a      	ldr	r2, [r3, #24]
 800fc7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc7c:	441a      	add	r2, r3
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	619a      	str	r2, [r3, #24]
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	68da      	ldr	r2, [r3, #12]
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	699b      	ldr	r3, [r3, #24]
 800fc8a:	429a      	cmp	r2, r3
 800fc8c:	bf38      	it	cc
 800fc8e:	461a      	movcc	r2, r3
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	60da      	str	r2, [r3, #12]
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	681a      	ldr	r2, [r3, #0]
 800fc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9a:	441a      	add	r2, r3
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	601a      	str	r2, [r3, #0]
 800fca0:	687a      	ldr	r2, [r7, #4]
 800fca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca4:	1ad3      	subs	r3, r2, r3
 800fca6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	f47f aeb6 	bne.w	800fa1c <f_write+0x8e>
 800fcb0:	e000      	b.n	800fcb4 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fcb2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	7d1b      	ldrb	r3, [r3, #20]
 800fcb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fcbc:	b2da      	uxtb	r2, r3
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	2100      	movs	r1, #0
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f7fe f86b 	bl	800dda2 <unlock_fs>
 800fccc:	2300      	movs	r3, #0
}
 800fcce:	4618      	mov	r0, r3
 800fcd0:	3730      	adds	r7, #48	@ 0x30
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	bd80      	pop	{r7, pc}

0800fcd6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800fcd6:	b580      	push	{r7, lr}
 800fcd8:	b086      	sub	sp, #24
 800fcda:	af00      	add	r7, sp, #0
 800fcdc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	f107 0208 	add.w	r2, r7, #8
 800fce4:	4611      	mov	r1, r2
 800fce6:	4618      	mov	r0, r3
 800fce8:	f7ff fbe4 	bl	800f4b4 <validate>
 800fcec:	4603      	mov	r3, r0
 800fcee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fcf0:	7dfb      	ldrb	r3, [r7, #23]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d16d      	bne.n	800fdd2 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	7d1b      	ldrb	r3, [r3, #20]
 800fcfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d067      	beq.n	800fdd2 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	7d1b      	ldrb	r3, [r3, #20]
 800fd06:	b25b      	sxtb	r3, r3
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	da1a      	bge.n	800fd42 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	7858      	ldrb	r0, [r3, #1]
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6a1a      	ldr	r2, [r3, #32]
 800fd1a:	2301      	movs	r3, #1
 800fd1c:	f7fd feec 	bl	800daf8 <disk_write>
 800fd20:	4603      	mov	r3, r0
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d006      	beq.n	800fd34 <f_sync+0x5e>
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	2101      	movs	r1, #1
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7fe f839 	bl	800dda2 <unlock_fs>
 800fd30:	2301      	movs	r3, #1
 800fd32:	e055      	b.n	800fde0 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	7d1b      	ldrb	r3, [r3, #20]
 800fd38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fd3c:	b2da      	uxtb	r2, r3
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800fd42:	f7fd fb2d 	bl	800d3a0 <get_fattime>
 800fd46:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800fd48:	68ba      	ldr	r2, [r7, #8]
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd4e:	4619      	mov	r1, r3
 800fd50:	4610      	mov	r0, r2
 800fd52:	f7fe f9f1 	bl	800e138 <move_window>
 800fd56:	4603      	mov	r3, r0
 800fd58:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800fd5a:	7dfb      	ldrb	r3, [r7, #23]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d138      	bne.n	800fdd2 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd64:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	330b      	adds	r3, #11
 800fd6a:	781a      	ldrb	r2, [r3, #0]
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	330b      	adds	r3, #11
 800fd70:	f042 0220 	orr.w	r2, r2, #32
 800fd74:	b2d2      	uxtb	r2, r2
 800fd76:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	6818      	ldr	r0, [r3, #0]
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	689b      	ldr	r3, [r3, #8]
 800fd80:	461a      	mov	r2, r3
 800fd82:	68f9      	ldr	r1, [r7, #12]
 800fd84:	f7fe fefb 	bl	800eb7e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f103 021c 	add.w	r2, r3, #28
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	68db      	ldr	r3, [r3, #12]
 800fd92:	4619      	mov	r1, r3
 800fd94:	4610      	mov	r0, r2
 800fd96:	f7fd ff44 	bl	800dc22 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	3316      	adds	r3, #22
 800fd9e:	6939      	ldr	r1, [r7, #16]
 800fda0:	4618      	mov	r0, r3
 800fda2:	f7fd ff3e 	bl	800dc22 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	3312      	adds	r3, #18
 800fdaa:	2100      	movs	r1, #0
 800fdac:	4618      	mov	r0, r3
 800fdae:	f7fd ff1d 	bl	800dbec <st_word>
					fs->wflag = 1;
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	2201      	movs	r2, #1
 800fdb6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	4618      	mov	r0, r3
 800fdbc:	f7fe f9ea 	bl	800e194 <sync_fs>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	7d1b      	ldrb	r3, [r3, #20]
 800fdc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fdcc:	b2da      	uxtb	r2, r3
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	7dfa      	ldrb	r2, [r7, #23]
 800fdd6:	4611      	mov	r1, r2
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7fd ffe2 	bl	800dda2 <unlock_fs>
 800fdde:	7dfb      	ldrb	r3, [r7, #23]
}
 800fde0:	4618      	mov	r0, r3
 800fde2:	3718      	adds	r7, #24
 800fde4:	46bd      	mov	sp, r7
 800fde6:	bd80      	pop	{r7, pc}

0800fde8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b084      	sub	sp, #16
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f7ff ff70 	bl	800fcd6 <f_sync>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800fdfa:	7bfb      	ldrb	r3, [r7, #15]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d11d      	bne.n	800fe3c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f107 0208 	add.w	r2, r7, #8
 800fe06:	4611      	mov	r1, r2
 800fe08:	4618      	mov	r0, r3
 800fe0a:	f7ff fb53 	bl	800f4b4 <validate>
 800fe0e:	4603      	mov	r3, r0
 800fe10:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fe12:	7bfb      	ldrb	r3, [r7, #15]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d111      	bne.n	800fe3c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	691b      	ldr	r3, [r3, #16]
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f7fe f8e7 	bl	800dff0 <dec_lock>
 800fe22:	4603      	mov	r3, r0
 800fe24:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800fe26:	7bfb      	ldrb	r3, [r7, #15]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d102      	bne.n	800fe32 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2200      	movs	r2, #0
 800fe30:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	2100      	movs	r1, #0
 800fe36:	4618      	mov	r0, r3
 800fe38:	f7fd ffb3 	bl	800dda2 <unlock_fs>
#endif
		}
	}
	return res;
 800fe3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3710      	adds	r7, #16
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
	...

0800fe48 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800fe48:	b590      	push	{r4, r7, lr}
 800fe4a:	b09d      	sub	sp, #116	@ 0x74
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	60f8      	str	r0, [r7, #12]
 800fe50:	607a      	str	r2, [r7, #4]
 800fe52:	603b      	str	r3, [r7, #0]
 800fe54:	460b      	mov	r3, r1
 800fe56:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800fe58:	2301      	movs	r3, #1
 800fe5a:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800fe5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe60:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800fe62:	f107 030c 	add.w	r3, r7, #12
 800fe66:	4618      	mov	r0, r3
 800fe68:	f7ff f835 	bl	800eed6 <get_ldnumber>
 800fe6c:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800fe6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	da02      	bge.n	800fe7a <f_mkfs+0x32>
 800fe74:	230b      	movs	r3, #11
 800fe76:	f000 bc0d 	b.w	8010694 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800fe7a:	4a94      	ldr	r2, [pc, #592]	@ (80100cc <f_mkfs+0x284>)
 800fe7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d005      	beq.n	800fe92 <f_mkfs+0x4a>
 800fe86:	4a91      	ldr	r2, [pc, #580]	@ (80100cc <f_mkfs+0x284>)
 800fe88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe8e:	2200      	movs	r2, #0
 800fe90:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800fe92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe94:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800fe98:	2300      	movs	r3, #0
 800fe9a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800fe9e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800fea2:	4618      	mov	r0, r3
 800fea4:	f7fd fde2 	bl	800da6c <disk_initialize>
 800fea8:	4603      	mov	r3, r0
 800feaa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800feae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800feb2:	f003 0301 	and.w	r3, r3, #1
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d001      	beq.n	800febe <f_mkfs+0x76>
 800feba:	2303      	movs	r3, #3
 800febc:	e3ea      	b.n	8010694 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800febe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800fec2:	f003 0304 	and.w	r3, r3, #4
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d001      	beq.n	800fece <f_mkfs+0x86>
 800feca:	230a      	movs	r3, #10
 800fecc:	e3e2      	b.n	8010694 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800fece:	f107 0214 	add.w	r2, r7, #20
 800fed2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800fed6:	2103      	movs	r1, #3
 800fed8:	4618      	mov	r0, r3
 800feda:	f7fd fe2d 	bl	800db38 <disk_ioctl>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d10c      	bne.n	800fefe <f_mkfs+0xb6>
 800fee4:	697b      	ldr	r3, [r7, #20]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d009      	beq.n	800fefe <f_mkfs+0xb6>
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fef0:	d805      	bhi.n	800fefe <f_mkfs+0xb6>
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	1e5a      	subs	r2, r3, #1
 800fef6:	697b      	ldr	r3, [r7, #20]
 800fef8:	4013      	ands	r3, r2
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d001      	beq.n	800ff02 <f_mkfs+0xba>
 800fefe:	2301      	movs	r3, #1
 800ff00:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800ff02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff06:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d003      	beq.n	800ff16 <f_mkfs+0xce>
 800ff0e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff10:	687a      	ldr	r2, [r7, #4]
 800ff12:	429a      	cmp	r2, r3
 800ff14:	d309      	bcc.n	800ff2a <f_mkfs+0xe2>
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ff1c:	d805      	bhi.n	800ff2a <f_mkfs+0xe2>
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	1e5a      	subs	r2, r3, #1
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	4013      	ands	r3, r2
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <f_mkfs+0xe6>
 800ff2a:	2313      	movs	r3, #19
 800ff2c:	e3b2      	b.n	8010694 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800ff2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff30:	687a      	ldr	r2, [r7, #4]
 800ff32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff36:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800ff38:	683b      	ldr	r3, [r7, #0]
 800ff3a:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800ff3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ff42:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff46:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800ff48:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ff4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff4c:	fb02 f303 	mul.w	r3, r2, r3
 800ff50:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800ff52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d101      	bne.n	800ff5c <f_mkfs+0x114>
 800ff58:	230e      	movs	r3, #14
 800ff5a:	e39b      	b.n	8010694 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800ff5c:	f107 0210 	add.w	r2, r7, #16
 800ff60:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ff64:	2101      	movs	r1, #1
 800ff66:	4618      	mov	r0, r3
 800ff68:	f7fd fde6 	bl	800db38 <disk_ioctl>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d001      	beq.n	800ff76 <f_mkfs+0x12e>
 800ff72:	2301      	movs	r3, #1
 800ff74:	e38e      	b.n	8010694 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800ff76:	7afb      	ldrb	r3, [r7, #11]
 800ff78:	f003 0308 	and.w	r3, r3, #8
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d001      	beq.n	800ff84 <f_mkfs+0x13c>
 800ff80:	2300      	movs	r3, #0
 800ff82:	e000      	b.n	800ff86 <f_mkfs+0x13e>
 800ff84:	233f      	movs	r3, #63	@ 0x3f
 800ff86:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff8c:	429a      	cmp	r2, r3
 800ff8e:	d901      	bls.n	800ff94 <f_mkfs+0x14c>
 800ff90:	230e      	movs	r3, #14
 800ff92:	e37f      	b.n	8010694 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800ff94:	693a      	ldr	r2, [r7, #16]
 800ff96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff98:	1ad3      	subs	r3, r2, r3
 800ff9a:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ffa0:	d801      	bhi.n	800ffa6 <f_mkfs+0x15e>
 800ffa2:	230e      	movs	r3, #14
 800ffa4:	e376      	b.n	8010694 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	2b80      	cmp	r3, #128	@ 0x80
 800ffaa:	d901      	bls.n	800ffb0 <f_mkfs+0x168>
 800ffac:	2313      	movs	r3, #19
 800ffae:	e371      	b.n	8010694 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800ffb0:	7afb      	ldrb	r3, [r7, #11]
 800ffb2:	f003 0302 	and.w	r3, r3, #2
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d00d      	beq.n	800ffd6 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800ffba:	7afb      	ldrb	r3, [r7, #11]
 800ffbc:	f003 0307 	and.w	r3, r3, #7
 800ffc0:	2b02      	cmp	r3, #2
 800ffc2:	d004      	beq.n	800ffce <f_mkfs+0x186>
 800ffc4:	7afb      	ldrb	r3, [r7, #11]
 800ffc6:	f003 0301 	and.w	r3, r3, #1
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d103      	bne.n	800ffd6 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800ffce:	2303      	movs	r3, #3
 800ffd0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ffd4:	e009      	b.n	800ffea <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800ffd6:	7afb      	ldrb	r3, [r7, #11]
 800ffd8:	f003 0301 	and.w	r3, r3, #1
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d101      	bne.n	800ffe4 <f_mkfs+0x19c>
 800ffe0:	2313      	movs	r3, #19
 800ffe2:	e357      	b.n	8010694 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800ffe4:	2302      	movs	r3, #2
 800ffe6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800ffee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fff2:	2b03      	cmp	r3, #3
 800fff4:	d13c      	bne.n	8010070 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800fff6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d11b      	bne.n	8010034 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	0c5b      	lsrs	r3, r3, #17
 8010000:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8010002:	2300      	movs	r3, #0
 8010004:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010006:	2301      	movs	r3, #1
 8010008:	653b      	str	r3, [r7, #80]	@ 0x50
 801000a:	e005      	b.n	8010018 <f_mkfs+0x1d0>
 801000c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801000e:	3301      	adds	r3, #1
 8010010:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010014:	005b      	lsls	r3, r3, #1
 8010016:	653b      	str	r3, [r7, #80]	@ 0x50
 8010018:	4a2d      	ldr	r2, [pc, #180]	@ (80100d0 <f_mkfs+0x288>)
 801001a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801001c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d007      	beq.n	8010034 <f_mkfs+0x1ec>
 8010024:	4a2a      	ldr	r2, [pc, #168]	@ (80100d0 <f_mkfs+0x288>)
 8010026:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801002c:	461a      	mov	r2, r3
 801002e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010030:	4293      	cmp	r3, r2
 8010032:	d2eb      	bcs.n	801000c <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8010034:	693a      	ldr	r2, [r7, #16]
 8010036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010038:	fbb2 f3f3 	udiv	r3, r2, r3
 801003c:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 801003e:	6a3b      	ldr	r3, [r7, #32]
 8010040:	3302      	adds	r3, #2
 8010042:	009a      	lsls	r2, r3, #2
 8010044:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010046:	4413      	add	r3, r2
 8010048:	1e5a      	subs	r2, r3, #1
 801004a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801004c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010050:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8010052:	2320      	movs	r3, #32
 8010054:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8010056:	2300      	movs	r3, #0
 8010058:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 801005a:	6a3b      	ldr	r3, [r7, #32]
 801005c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010060:	4293      	cmp	r3, r2
 8010062:	d903      	bls.n	801006c <f_mkfs+0x224>
 8010064:	6a3b      	ldr	r3, [r7, #32]
 8010066:	4a1b      	ldr	r2, [pc, #108]	@ (80100d4 <f_mkfs+0x28c>)
 8010068:	4293      	cmp	r3, r2
 801006a:	d952      	bls.n	8010112 <f_mkfs+0x2ca>
 801006c:	230e      	movs	r3, #14
 801006e:	e311      	b.n	8010694 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8010070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010072:	2b00      	cmp	r3, #0
 8010074:	d11b      	bne.n	80100ae <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8010076:	693b      	ldr	r3, [r7, #16]
 8010078:	0b1b      	lsrs	r3, r3, #12
 801007a:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 801007c:	2300      	movs	r3, #0
 801007e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010080:	2301      	movs	r3, #1
 8010082:	653b      	str	r3, [r7, #80]	@ 0x50
 8010084:	e005      	b.n	8010092 <f_mkfs+0x24a>
 8010086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010088:	3301      	adds	r3, #1
 801008a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801008c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801008e:	005b      	lsls	r3, r3, #1
 8010090:	653b      	str	r3, [r7, #80]	@ 0x50
 8010092:	4a11      	ldr	r2, [pc, #68]	@ (80100d8 <f_mkfs+0x290>)
 8010094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d007      	beq.n	80100ae <f_mkfs+0x266>
 801009e:	4a0e      	ldr	r2, [pc, #56]	@ (80100d8 <f_mkfs+0x290>)
 80100a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80100a6:	461a      	mov	r2, r3
 80100a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80100aa:	4293      	cmp	r3, r2
 80100ac:	d2eb      	bcs.n	8010086 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 80100ae:	693a      	ldr	r2, [r7, #16]
 80100b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80100b6:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80100b8:	6a3b      	ldr	r3, [r7, #32]
 80100ba:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80100be:	4293      	cmp	r3, r2
 80100c0:	d90c      	bls.n	80100dc <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80100c2:	6a3b      	ldr	r3, [r7, #32]
 80100c4:	3302      	adds	r3, #2
 80100c6:	005b      	lsls	r3, r3, #1
 80100c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80100ca:	e012      	b.n	80100f2 <f_mkfs+0x2aa>
 80100cc:	2000129c 	.word	0x2000129c
 80100d0:	08013adc 	.word	0x08013adc
 80100d4:	0ffffff5 	.word	0x0ffffff5
 80100d8:	08013aec 	.word	0x08013aec
				} else {
					fmt = FS_FAT12;
 80100dc:	2301      	movs	r3, #1
 80100de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 80100e2:	6a3a      	ldr	r2, [r7, #32]
 80100e4:	4613      	mov	r3, r2
 80100e6:	005b      	lsls	r3, r3, #1
 80100e8:	4413      	add	r3, r2
 80100ea:	3301      	adds	r3, #1
 80100ec:	085b      	lsrs	r3, r3, #1
 80100ee:	3303      	adds	r3, #3
 80100f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 80100f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80100f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80100f6:	4413      	add	r3, r2
 80100f8:	1e5a      	subs	r2, r3, #1
 80100fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80100fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8010100:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8010102:	2301      	movs	r3, #1
 8010104:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8010106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010108:	015a      	lsls	r2, r3, #5
 801010a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801010c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010110:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8010112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010114:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010116:	4413      	add	r3, r2
 8010118:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 801011a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801011c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801011e:	fb03 f202 	mul.w	r2, r3, r2
 8010122:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010124:	4413      	add	r3, r2
 8010126:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010128:	4413      	add	r3, r2
 801012a:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 801012c:	697a      	ldr	r2, [r7, #20]
 801012e:	69fb      	ldr	r3, [r7, #28]
 8010130:	4413      	add	r3, r2
 8010132:	1e5a      	subs	r2, r3, #1
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	425b      	negs	r3, r3
 8010138:	401a      	ands	r2, r3
 801013a:	69fb      	ldr	r3, [r7, #28]
 801013c:	1ad3      	subs	r3, r2, r3
 801013e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8010140:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010144:	2b03      	cmp	r3, #3
 8010146:	d108      	bne.n	801015a <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8010148:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801014a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801014c:	4413      	add	r3, r2
 801014e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010150:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010152:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010154:	4413      	add	r3, r2
 8010156:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010158:	e006      	b.n	8010168 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 801015a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801015c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801015e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010162:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010164:	4413      	add	r3, r2
 8010166:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8010168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801016a:	011a      	lsls	r2, r3, #4
 801016c:	69fb      	ldr	r3, [r7, #28]
 801016e:	441a      	add	r2, r3
 8010170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010172:	1ad2      	subs	r2, r2, r3
 8010174:	693b      	ldr	r3, [r7, #16]
 8010176:	429a      	cmp	r2, r3
 8010178:	d901      	bls.n	801017e <f_mkfs+0x336>
 801017a:	230e      	movs	r3, #14
 801017c:	e28a      	b.n	8010694 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 801017e:	693a      	ldr	r2, [r7, #16]
 8010180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010182:	1ad2      	subs	r2, r2, r3
 8010184:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010186:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010188:	fb01 f303 	mul.w	r3, r1, r3
 801018c:	1ad2      	subs	r2, r2, r3
 801018e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010190:	1ad2      	subs	r2, r2, r3
 8010192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010194:	fbb2 f3f3 	udiv	r3, r2, r3
 8010198:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 801019a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801019e:	2b03      	cmp	r3, #3
 80101a0:	d10f      	bne.n	80101c2 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80101a2:	6a3b      	ldr	r3, [r7, #32]
 80101a4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80101a8:	4293      	cmp	r3, r2
 80101aa:	d80a      	bhi.n	80101c2 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d105      	bne.n	80101be <f_mkfs+0x376>
 80101b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101b4:	085b      	lsrs	r3, r3, #1
 80101b6:	607b      	str	r3, [r7, #4]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d144      	bne.n	8010248 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 80101be:	230e      	movs	r3, #14
 80101c0:	e268      	b.n	8010694 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 80101c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80101c6:	2b02      	cmp	r3, #2
 80101c8:	d133      	bne.n	8010232 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80101ca:	6a3b      	ldr	r3, [r7, #32]
 80101cc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80101d0:	4293      	cmp	r3, r2
 80101d2:	d91e      	bls.n	8010212 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d107      	bne.n	80101ea <f_mkfs+0x3a2>
 80101da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101dc:	005b      	lsls	r3, r3, #1
 80101de:	2b40      	cmp	r3, #64	@ 0x40
 80101e0:	d803      	bhi.n	80101ea <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 80101e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101e4:	005b      	lsls	r3, r3, #1
 80101e6:	607b      	str	r3, [r7, #4]
 80101e8:	e033      	b.n	8010252 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 80101ea:	7afb      	ldrb	r3, [r7, #11]
 80101ec:	f003 0302 	and.w	r3, r3, #2
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d003      	beq.n	80101fc <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 80101f4:	2303      	movs	r3, #3
 80101f6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80101fa:	e02a      	b.n	8010252 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d105      	bne.n	801020e <f_mkfs+0x3c6>
 8010202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010204:	005b      	lsls	r3, r3, #1
 8010206:	607b      	str	r3, [r7, #4]
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2b80      	cmp	r3, #128	@ 0x80
 801020c:	d91e      	bls.n	801024c <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 801020e:	230e      	movs	r3, #14
 8010210:	e240      	b.n	8010694 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8010212:	6a3b      	ldr	r3, [r7, #32]
 8010214:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010218:	4293      	cmp	r3, r2
 801021a:	d80a      	bhi.n	8010232 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d105      	bne.n	801022e <f_mkfs+0x3e6>
 8010222:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010224:	005b      	lsls	r3, r3, #1
 8010226:	607b      	str	r3, [r7, #4]
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2b80      	cmp	r3, #128	@ 0x80
 801022c:	d910      	bls.n	8010250 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 801022e:	230e      	movs	r3, #14
 8010230:	e230      	b.n	8010694 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8010232:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010236:	2b01      	cmp	r3, #1
 8010238:	d10c      	bne.n	8010254 <f_mkfs+0x40c>
 801023a:	6a3b      	ldr	r3, [r7, #32]
 801023c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010240:	4293      	cmp	r3, r2
 8010242:	d907      	bls.n	8010254 <f_mkfs+0x40c>
 8010244:	230e      	movs	r3, #14
 8010246:	e225      	b.n	8010694 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8010248:	bf00      	nop
 801024a:	e6ce      	b.n	800ffea <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801024c:	bf00      	nop
 801024e:	e6cc      	b.n	800ffea <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8010250:	bf00      	nop
			pau = au;
 8010252:	e6ca      	b.n	800ffea <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8010254:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8010256:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010258:	461a      	mov	r2, r3
 801025a:	2100      	movs	r1, #0
 801025c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801025e:	f7fd fd2d 	bl	800dcbc <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8010262:	220b      	movs	r2, #11
 8010264:	49b2      	ldr	r1, [pc, #712]	@ (8010530 <f_mkfs+0x6e8>)
 8010266:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010268:	f7fd fd07 	bl	800dc7a <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 801026c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801026e:	330b      	adds	r3, #11
 8010270:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010272:	4611      	mov	r1, r2
 8010274:	4618      	mov	r0, r3
 8010276:	f7fd fcb9 	bl	800dbec <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 801027a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801027c:	330d      	adds	r3, #13
 801027e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010280:	b2d2      	uxtb	r2, r2
 8010282:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8010284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010286:	330e      	adds	r3, #14
 8010288:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801028a:	b292      	uxth	r2, r2
 801028c:	4611      	mov	r1, r2
 801028e:	4618      	mov	r0, r3
 8010290:	f7fd fcac 	bl	800dbec <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8010294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010296:	3310      	adds	r3, #16
 8010298:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801029a:	b2d2      	uxtb	r2, r2
 801029c:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 801029e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102a0:	f103 0211 	add.w	r2, r3, #17
 80102a4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80102a8:	2b03      	cmp	r3, #3
 80102aa:	d002      	beq.n	80102b2 <f_mkfs+0x46a>
 80102ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	e000      	b.n	80102b4 <f_mkfs+0x46c>
 80102b2:	2300      	movs	r3, #0
 80102b4:	4619      	mov	r1, r3
 80102b6:	4610      	mov	r0, r2
 80102b8:	f7fd fc98 	bl	800dbec <st_word>
		if (sz_vol < 0x10000) {
 80102bc:	693b      	ldr	r3, [r7, #16]
 80102be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102c2:	d208      	bcs.n	80102d6 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80102c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102c6:	3313      	adds	r3, #19
 80102c8:	693a      	ldr	r2, [r7, #16]
 80102ca:	b292      	uxth	r2, r2
 80102cc:	4611      	mov	r1, r2
 80102ce:	4618      	mov	r0, r3
 80102d0:	f7fd fc8c 	bl	800dbec <st_word>
 80102d4:	e006      	b.n	80102e4 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 80102d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102d8:	3320      	adds	r3, #32
 80102da:	693a      	ldr	r2, [r7, #16]
 80102dc:	4611      	mov	r1, r2
 80102de:	4618      	mov	r0, r3
 80102e0:	f7fd fc9f 	bl	800dc22 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 80102e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102e6:	3315      	adds	r3, #21
 80102e8:	22f8      	movs	r2, #248	@ 0xf8
 80102ea:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 80102ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102ee:	3318      	adds	r3, #24
 80102f0:	213f      	movs	r1, #63	@ 0x3f
 80102f2:	4618      	mov	r0, r3
 80102f4:	f7fd fc7a 	bl	800dbec <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 80102f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102fa:	331a      	adds	r3, #26
 80102fc:	21ff      	movs	r1, #255	@ 0xff
 80102fe:	4618      	mov	r0, r3
 8010300:	f7fd fc74 	bl	800dbec <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8010304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010306:	331c      	adds	r3, #28
 8010308:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801030a:	4618      	mov	r0, r3
 801030c:	f7fd fc89 	bl	800dc22 <st_dword>
		if (fmt == FS_FAT32) {
 8010310:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010314:	2b03      	cmp	r3, #3
 8010316:	d131      	bne.n	801037c <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8010318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801031a:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 801031e:	f7fd f83f 	bl	800d3a0 <get_fattime>
 8010322:	4603      	mov	r3, r0
 8010324:	4619      	mov	r1, r3
 8010326:	4620      	mov	r0, r4
 8010328:	f7fd fc7b 	bl	800dc22 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 801032c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801032e:	3324      	adds	r3, #36	@ 0x24
 8010330:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010332:	4618      	mov	r0, r3
 8010334:	f7fd fc75 	bl	800dc22 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8010338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801033a:	332c      	adds	r3, #44	@ 0x2c
 801033c:	2102      	movs	r1, #2
 801033e:	4618      	mov	r0, r3
 8010340:	f7fd fc6f 	bl	800dc22 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8010344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010346:	3330      	adds	r3, #48	@ 0x30
 8010348:	2101      	movs	r1, #1
 801034a:	4618      	mov	r0, r3
 801034c:	f7fd fc4e 	bl	800dbec <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8010350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010352:	3332      	adds	r3, #50	@ 0x32
 8010354:	2106      	movs	r1, #6
 8010356:	4618      	mov	r0, r3
 8010358:	f7fd fc48 	bl	800dbec <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 801035c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801035e:	3340      	adds	r3, #64	@ 0x40
 8010360:	2280      	movs	r2, #128	@ 0x80
 8010362:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8010364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010366:	3342      	adds	r3, #66	@ 0x42
 8010368:	2229      	movs	r2, #41	@ 0x29
 801036a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 801036c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801036e:	3347      	adds	r3, #71	@ 0x47
 8010370:	2213      	movs	r2, #19
 8010372:	4970      	ldr	r1, [pc, #448]	@ (8010534 <f_mkfs+0x6ec>)
 8010374:	4618      	mov	r0, r3
 8010376:	f7fd fc80 	bl	800dc7a <mem_cpy>
 801037a:	e020      	b.n	80103be <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 801037c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801037e:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8010382:	f7fd f80d 	bl	800d3a0 <get_fattime>
 8010386:	4603      	mov	r3, r0
 8010388:	4619      	mov	r1, r3
 801038a:	4620      	mov	r0, r4
 801038c:	f7fd fc49 	bl	800dc22 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8010390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010392:	3316      	adds	r3, #22
 8010394:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010396:	b292      	uxth	r2, r2
 8010398:	4611      	mov	r1, r2
 801039a:	4618      	mov	r0, r3
 801039c:	f7fd fc26 	bl	800dbec <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80103a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103a2:	3324      	adds	r3, #36	@ 0x24
 80103a4:	2280      	movs	r2, #128	@ 0x80
 80103a6:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80103a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103aa:	3326      	adds	r3, #38	@ 0x26
 80103ac:	2229      	movs	r2, #41	@ 0x29
 80103ae:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80103b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103b2:	332b      	adds	r3, #43	@ 0x2b
 80103b4:	2213      	movs	r2, #19
 80103b6:	4960      	ldr	r1, [pc, #384]	@ (8010538 <f_mkfs+0x6f0>)
 80103b8:	4618      	mov	r0, r3
 80103ba:	f7fd fc5e 	bl	800dc7a <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80103be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103c0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80103c4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80103c8:	4618      	mov	r0, r3
 80103ca:	f7fd fc0f 	bl	800dbec <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80103ce:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80103d2:	2301      	movs	r3, #1
 80103d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80103d8:	f7fd fb8e 	bl	800daf8 <disk_write>
 80103dc:	4603      	mov	r3, r0
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d001      	beq.n	80103e6 <f_mkfs+0x59e>
 80103e2:	2301      	movs	r3, #1
 80103e4:	e156      	b.n	8010694 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 80103e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80103ea:	2b03      	cmp	r3, #3
 80103ec:	d140      	bne.n	8010470 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 80103ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103f0:	1d9a      	adds	r2, r3, #6
 80103f2:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80103f6:	2301      	movs	r3, #1
 80103f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80103fa:	f7fd fb7d 	bl	800daf8 <disk_write>
			mem_set(buf, 0, ss);
 80103fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010400:	461a      	mov	r2, r3
 8010402:	2100      	movs	r1, #0
 8010404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010406:	f7fd fc59 	bl	800dcbc <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 801040a:	494c      	ldr	r1, [pc, #304]	@ (801053c <f_mkfs+0x6f4>)
 801040c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801040e:	f7fd fc08 	bl	800dc22 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8010412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010414:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010418:	4949      	ldr	r1, [pc, #292]	@ (8010540 <f_mkfs+0x6f8>)
 801041a:	4618      	mov	r0, r3
 801041c:	f7fd fc01 	bl	800dc22 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8010420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010422:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8010426:	6a3b      	ldr	r3, [r7, #32]
 8010428:	3b01      	subs	r3, #1
 801042a:	4619      	mov	r1, r3
 801042c:	4610      	mov	r0, r2
 801042e:	f7fd fbf8 	bl	800dc22 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8010432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010434:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8010438:	2102      	movs	r1, #2
 801043a:	4618      	mov	r0, r3
 801043c:	f7fd fbf1 	bl	800dc22 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8010440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010442:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010446:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801044a:	4618      	mov	r0, r3
 801044c:	f7fd fbce 	bl	800dbec <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8010450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010452:	1dda      	adds	r2, r3, #7
 8010454:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010458:	2301      	movs	r3, #1
 801045a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801045c:	f7fd fb4c 	bl	800daf8 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8010460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010462:	1c5a      	adds	r2, r3, #1
 8010464:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010468:	2301      	movs	r3, #1
 801046a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801046c:	f7fd fb44 	bl	800daf8 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8010470:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010472:	2100      	movs	r1, #0
 8010474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010476:	f7fd fc21 	bl	800dcbc <mem_set>
		sect = b_fat;		/* FAT start sector */
 801047a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801047c:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801047e:	2300      	movs	r3, #0
 8010480:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010482:	e04b      	b.n	801051c <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8010484:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010488:	2b03      	cmp	r3, #3
 801048a:	d113      	bne.n	80104b4 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 801048c:	f06f 0107 	mvn.w	r1, #7
 8010490:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010492:	f7fd fbc6 	bl	800dc22 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8010496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010498:	3304      	adds	r3, #4
 801049a:	f04f 31ff 	mov.w	r1, #4294967295
 801049e:	4618      	mov	r0, r3
 80104a0:	f7fd fbbf 	bl	800dc22 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80104a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a6:	3308      	adds	r3, #8
 80104a8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80104ac:	4618      	mov	r0, r3
 80104ae:	f7fd fbb8 	bl	800dc22 <st_dword>
 80104b2:	e00b      	b.n	80104cc <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80104b4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80104b8:	2b01      	cmp	r3, #1
 80104ba:	d101      	bne.n	80104c0 <f_mkfs+0x678>
 80104bc:	4b21      	ldr	r3, [pc, #132]	@ (8010544 <f_mkfs+0x6fc>)
 80104be:	e001      	b.n	80104c4 <f_mkfs+0x67c>
 80104c0:	f06f 0307 	mvn.w	r3, #7
 80104c4:	4619      	mov	r1, r3
 80104c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80104c8:	f7fd fbab 	bl	800dc22 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80104cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80104ce:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80104d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80104d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104d4:	4293      	cmp	r3, r2
 80104d6:	bf28      	it	cs
 80104d8:	4613      	movcs	r3, r2
 80104da:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 80104dc:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80104e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80104e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80104e6:	f7fd fb07 	bl	800daf8 <disk_write>
 80104ea:	4603      	mov	r3, r0
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d001      	beq.n	80104f4 <f_mkfs+0x6ac>
 80104f0:	2301      	movs	r3, #1
 80104f2:	e0cf      	b.n	8010694 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 80104f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80104f6:	461a      	mov	r2, r3
 80104f8:	2100      	movs	r1, #0
 80104fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80104fc:	f7fd fbde 	bl	800dcbc <mem_set>
				sect += n; nsect -= n;
 8010500:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010502:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010504:	4413      	add	r3, r2
 8010506:	667b      	str	r3, [r7, #100]	@ 0x64
 8010508:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801050a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801050c:	1ad3      	subs	r3, r2, r3
 801050e:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8010510:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010512:	2b00      	cmp	r3, #0
 8010514:	d1dc      	bne.n	80104d0 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8010516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010518:	3301      	adds	r3, #1
 801051a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801051c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801051e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010520:	429a      	cmp	r2, r3
 8010522:	d3af      	bcc.n	8010484 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8010524:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010528:	2b03      	cmp	r3, #3
 801052a:	d10d      	bne.n	8010548 <f_mkfs+0x700>
 801052c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801052e:	e00c      	b.n	801054a <f_mkfs+0x702>
 8010530:	080139ec 	.word	0x080139ec
 8010534:	080139f8 	.word	0x080139f8
 8010538:	08013a0c 	.word	0x08013a0c
 801053c:	41615252 	.word	0x41615252
 8010540:	61417272 	.word	0x61417272
 8010544:	00fffff8 	.word	0x00fffff8
 8010548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801054a:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 801054c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801054e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010550:	4293      	cmp	r3, r2
 8010552:	bf28      	it	cs
 8010554:	4613      	movcs	r3, r2
 8010556:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8010558:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 801055c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801055e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010560:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010562:	f7fd fac9 	bl	800daf8 <disk_write>
 8010566:	4603      	mov	r3, r0
 8010568:	2b00      	cmp	r3, #0
 801056a:	d001      	beq.n	8010570 <f_mkfs+0x728>
 801056c:	2301      	movs	r3, #1
 801056e:	e091      	b.n	8010694 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8010570:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010574:	4413      	add	r3, r2
 8010576:	667b      	str	r3, [r7, #100]	@ 0x64
 8010578:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801057a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801057c:	1ad3      	subs	r3, r2, r3
 801057e:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8010580:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010582:	2b00      	cmp	r3, #0
 8010584:	d1e2      	bne.n	801054c <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8010586:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801058a:	2b03      	cmp	r3, #3
 801058c:	d103      	bne.n	8010596 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 801058e:	230c      	movs	r3, #12
 8010590:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8010594:	e010      	b.n	80105b8 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8010596:	693b      	ldr	r3, [r7, #16]
 8010598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801059c:	d303      	bcc.n	80105a6 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 801059e:	2306      	movs	r3, #6
 80105a0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80105a4:	e008      	b.n	80105b8 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80105a6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80105aa:	2b02      	cmp	r3, #2
 80105ac:	d101      	bne.n	80105b2 <f_mkfs+0x76a>
 80105ae:	2304      	movs	r3, #4
 80105b0:	e000      	b.n	80105b4 <f_mkfs+0x76c>
 80105b2:	2301      	movs	r3, #1
 80105b4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80105b8:	7afb      	ldrb	r3, [r7, #11]
 80105ba:	f003 0308 	and.w	r3, r3, #8
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d15b      	bne.n	801067a <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80105c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80105c4:	461a      	mov	r2, r3
 80105c6:	2100      	movs	r1, #0
 80105c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80105ca:	f7fd fb77 	bl	800dcbc <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80105ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105d0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80105d4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80105d8:	4618      	mov	r0, r3
 80105da:	f7fd fb07 	bl	800dbec <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 80105de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105e0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80105e4:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 80105e6:	69bb      	ldr	r3, [r7, #24]
 80105e8:	2200      	movs	r2, #0
 80105ea:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 80105ec:	69bb      	ldr	r3, [r7, #24]
 80105ee:	3301      	adds	r3, #1
 80105f0:	2201      	movs	r2, #1
 80105f2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 80105f4:	69bb      	ldr	r3, [r7, #24]
 80105f6:	3302      	adds	r3, #2
 80105f8:	2201      	movs	r2, #1
 80105fa:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 80105fc:	69bb      	ldr	r3, [r7, #24]
 80105fe:	3303      	adds	r3, #3
 8010600:	2200      	movs	r2, #0
 8010602:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8010604:	69bb      	ldr	r3, [r7, #24]
 8010606:	3304      	adds	r3, #4
 8010608:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 801060c:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801060e:	693a      	ldr	r2, [r7, #16]
 8010610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010612:	441a      	add	r2, r3
 8010614:	4b21      	ldr	r3, [pc, #132]	@ (801069c <f_mkfs+0x854>)
 8010616:	fba3 1302 	umull	r1, r3, r3, r2
 801061a:	1ad2      	subs	r2, r2, r3
 801061c:	0852      	lsrs	r2, r2, #1
 801061e:	4413      	add	r3, r2
 8010620:	0b5b      	lsrs	r3, r3, #13
 8010622:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8010624:	69bb      	ldr	r3, [r7, #24]
 8010626:	3305      	adds	r3, #5
 8010628:	22fe      	movs	r2, #254	@ 0xfe
 801062a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 801062c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801062e:	089b      	lsrs	r3, r3, #2
 8010630:	b2da      	uxtb	r2, r3
 8010632:	69bb      	ldr	r3, [r7, #24]
 8010634:	3306      	adds	r3, #6
 8010636:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 801063a:	b2d2      	uxtb	r2, r2
 801063c:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801063e:	69bb      	ldr	r3, [r7, #24]
 8010640:	3307      	adds	r3, #7
 8010642:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010644:	b2d2      	uxtb	r2, r2
 8010646:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8010648:	69bb      	ldr	r3, [r7, #24]
 801064a:	3308      	adds	r3, #8
 801064c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801064e:	4618      	mov	r0, r3
 8010650:	f7fd fae7 	bl	800dc22 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8010654:	69bb      	ldr	r3, [r7, #24]
 8010656:	330c      	adds	r3, #12
 8010658:	693a      	ldr	r2, [r7, #16]
 801065a:	4611      	mov	r1, r2
 801065c:	4618      	mov	r0, r3
 801065e:	f7fd fae0 	bl	800dc22 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8010662:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010666:	2301      	movs	r3, #1
 8010668:	2200      	movs	r2, #0
 801066a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801066c:	f7fd fa44 	bl	800daf8 <disk_write>
 8010670:	4603      	mov	r3, r0
 8010672:	2b00      	cmp	r3, #0
 8010674:	d001      	beq.n	801067a <f_mkfs+0x832>
 8010676:	2301      	movs	r3, #1
 8010678:	e00c      	b.n	8010694 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 801067a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801067e:	2200      	movs	r2, #0
 8010680:	2100      	movs	r1, #0
 8010682:	4618      	mov	r0, r3
 8010684:	f7fd fa58 	bl	800db38 <disk_ioctl>
 8010688:	4603      	mov	r3, r0
 801068a:	2b00      	cmp	r3, #0
 801068c:	d001      	beq.n	8010692 <f_mkfs+0x84a>
 801068e:	2301      	movs	r3, #1
 8010690:	e000      	b.n	8010694 <f_mkfs+0x84c>

	return FR_OK;
 8010692:	2300      	movs	r3, #0
}
 8010694:	4618      	mov	r0, r3
 8010696:	3774      	adds	r7, #116	@ 0x74
 8010698:	46bd      	mov	sp, r7
 801069a:	bd90      	pop	{r4, r7, pc}
 801069c:	0515565b 	.word	0x0515565b

080106a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80106a0:	b480      	push	{r7}
 80106a2:	b087      	sub	sp, #28
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	60f8      	str	r0, [r7, #12]
 80106a8:	60b9      	str	r1, [r7, #8]
 80106aa:	4613      	mov	r3, r2
 80106ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80106ae:	2301      	movs	r3, #1
 80106b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80106b2:	2300      	movs	r3, #0
 80106b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80106b6:	4b1f      	ldr	r3, [pc, #124]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106b8:	7a5b      	ldrb	r3, [r3, #9]
 80106ba:	b2db      	uxtb	r3, r3
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d131      	bne.n	8010724 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80106c0:	4b1c      	ldr	r3, [pc, #112]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106c2:	7a5b      	ldrb	r3, [r3, #9]
 80106c4:	b2db      	uxtb	r3, r3
 80106c6:	461a      	mov	r2, r3
 80106c8:	4b1a      	ldr	r3, [pc, #104]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106ca:	2100      	movs	r1, #0
 80106cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80106ce:	4b19      	ldr	r3, [pc, #100]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106d0:	7a5b      	ldrb	r3, [r3, #9]
 80106d2:	b2db      	uxtb	r3, r3
 80106d4:	4a17      	ldr	r2, [pc, #92]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106d6:	009b      	lsls	r3, r3, #2
 80106d8:	4413      	add	r3, r2
 80106da:	68fa      	ldr	r2, [r7, #12]
 80106dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80106de:	4b15      	ldr	r3, [pc, #84]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106e0:	7a5b      	ldrb	r3, [r3, #9]
 80106e2:	b2db      	uxtb	r3, r3
 80106e4:	461a      	mov	r2, r3
 80106e6:	4b13      	ldr	r3, [pc, #76]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106e8:	4413      	add	r3, r2
 80106ea:	79fa      	ldrb	r2, [r7, #7]
 80106ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80106ee:	4b11      	ldr	r3, [pc, #68]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106f0:	7a5b      	ldrb	r3, [r3, #9]
 80106f2:	b2db      	uxtb	r3, r3
 80106f4:	1c5a      	adds	r2, r3, #1
 80106f6:	b2d1      	uxtb	r1, r2
 80106f8:	4a0e      	ldr	r2, [pc, #56]	@ (8010734 <FATFS_LinkDriverEx+0x94>)
 80106fa:	7251      	strb	r1, [r2, #9]
 80106fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80106fe:	7dbb      	ldrb	r3, [r7, #22]
 8010700:	3330      	adds	r3, #48	@ 0x30
 8010702:	b2da      	uxtb	r2, r3
 8010704:	68bb      	ldr	r3, [r7, #8]
 8010706:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	3301      	adds	r3, #1
 801070c:	223a      	movs	r2, #58	@ 0x3a
 801070e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010710:	68bb      	ldr	r3, [r7, #8]
 8010712:	3302      	adds	r3, #2
 8010714:	222f      	movs	r2, #47	@ 0x2f
 8010716:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010718:	68bb      	ldr	r3, [r7, #8]
 801071a:	3303      	adds	r3, #3
 801071c:	2200      	movs	r2, #0
 801071e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010720:	2300      	movs	r3, #0
 8010722:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010724:	7dfb      	ldrb	r3, [r7, #23]
}
 8010726:	4618      	mov	r0, r3
 8010728:	371c      	adds	r7, #28
 801072a:	46bd      	mov	sp, r7
 801072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	200012c4 	.word	0x200012c4

08010738 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b082      	sub	sp, #8
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010742:	2200      	movs	r2, #0
 8010744:	6839      	ldr	r1, [r7, #0]
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f7ff ffaa 	bl	80106a0 <FATFS_LinkDriverEx>
 801074c:	4603      	mov	r3, r0
}
 801074e:	4618      	mov	r0, r3
 8010750:	3708      	adds	r7, #8
 8010752:	46bd      	mov	sp, r7
 8010754:	bd80      	pop	{r7, pc}

08010756 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010756:	b580      	push	{r7, lr}
 8010758:	b086      	sub	sp, #24
 801075a:	af00      	add	r7, sp, #0
 801075c:	4603      	mov	r3, r0
 801075e:	6039      	str	r1, [r7, #0]
 8010760:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8010762:	2300      	movs	r3, #0
 8010764:	60fb      	str	r3, [r7, #12]
 8010766:	2300      	movs	r3, #0
 8010768:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 801076a:	f107 030c 	add.w	r3, r7, #12
 801076e:	2101      	movs	r1, #1
 8010770:	4618      	mov	r0, r3
 8010772:	f000 f8e9 	bl	8010948 <osSemaphoreCreate>
 8010776:	4602      	mov	r2, r0
 8010778:	683b      	ldr	r3, [r7, #0]
 801077a:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 801077c:	683b      	ldr	r3, [r7, #0]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	2b00      	cmp	r3, #0
 8010782:	bf14      	ite	ne
 8010784:	2301      	movne	r3, #1
 8010786:	2300      	moveq	r3, #0
 8010788:	b2db      	uxtb	r3, r3
 801078a:	617b      	str	r3, [r7, #20]

    return ret;
 801078c:	697b      	ldr	r3, [r7, #20]
}
 801078e:	4618      	mov	r0, r3
 8010790:	3718      	adds	r7, #24
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}

08010796 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8010796:	b580      	push	{r7, lr}
 8010798:	b082      	sub	sp, #8
 801079a:	af00      	add	r7, sp, #0
 801079c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 801079e:	6878      	ldr	r0, [r7, #4]
 80107a0:	f000 f996 	bl	8010ad0 <osSemaphoreDelete>
#endif
    return 1;
 80107a4:	2301      	movs	r3, #1
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	3708      	adds	r7, #8
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}

080107ae <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80107ae:	b580      	push	{r7, lr}
 80107b0:	b084      	sub	sp, #16
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80107b6:	2300      	movs	r3, #0
 80107b8:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80107ba:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80107be:	6878      	ldr	r0, [r7, #4]
 80107c0:	f000 f902 	bl	80109c8 <osSemaphoreWait>
 80107c4:	4603      	mov	r3, r0
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d101      	bne.n	80107ce <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 80107ca:	2301      	movs	r3, #1
 80107cc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80107ce:	68fb      	ldr	r3, [r7, #12]
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3710      	adds	r7, #16
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}

080107d8 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f000 f93f 	bl	8010a64 <osSemaphoreRelease>
#endif
}
 80107e6:	bf00      	nop
 80107e8:	3708      	adds	r7, #8
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bd80      	pop	{r7, pc}

080107ee <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80107ee:	b480      	push	{r7}
 80107f0:	b085      	sub	sp, #20
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	4603      	mov	r3, r0
 80107f6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80107f8:	2300      	movs	r3, #0
 80107fa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80107fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010800:	2b84      	cmp	r3, #132	@ 0x84
 8010802:	d005      	beq.n	8010810 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8010804:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	4413      	add	r3, r2
 801080c:	3303      	adds	r3, #3
 801080e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010810:	68fb      	ldr	r3, [r7, #12]
}
 8010812:	4618      	mov	r0, r3
 8010814:	3714      	adds	r7, #20
 8010816:	46bd      	mov	sp, r7
 8010818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081c:	4770      	bx	lr

0801081e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 801081e:	b480      	push	{r7}
 8010820:	b083      	sub	sp, #12
 8010822:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010824:	f3ef 8305 	mrs	r3, IPSR
 8010828:	607b      	str	r3, [r7, #4]
  return(result);
 801082a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801082c:	2b00      	cmp	r3, #0
 801082e:	bf14      	ite	ne
 8010830:	2301      	movne	r3, #1
 8010832:	2300      	moveq	r3, #0
 8010834:	b2db      	uxtb	r3, r3
}
 8010836:	4618      	mov	r0, r3
 8010838:	370c      	adds	r7, #12
 801083a:	46bd      	mov	sp, r7
 801083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010840:	4770      	bx	lr

08010842 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8010846:	f001 fcdb 	bl	8012200 <vTaskStartScheduler>
  
  return osOK;
 801084a:	2300      	movs	r3, #0
}
 801084c:	4618      	mov	r0, r3
 801084e:	bd80      	pop	{r7, pc}

08010850 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8010854:	f002 f93c 	bl	8012ad0 <xTaskGetSchedulerState>
 8010858:	4603      	mov	r3, r0
 801085a:	2b01      	cmp	r3, #1
 801085c:	d101      	bne.n	8010862 <osKernelRunning+0x12>
    return 0;
 801085e:	2300      	movs	r3, #0
 8010860:	e000      	b.n	8010864 <osKernelRunning+0x14>
  else
    return 1;
 8010862:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8010864:	4618      	mov	r0, r3
 8010866:	bd80      	pop	{r7, pc}

08010868 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 801086c:	f7ff ffd7 	bl	801081e <inHandlerMode>
 8010870:	4603      	mov	r3, r0
 8010872:	2b00      	cmp	r3, #0
 8010874:	d003      	beq.n	801087e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8010876:	f001 fde7 	bl	8012448 <xTaskGetTickCountFromISR>
 801087a:	4603      	mov	r3, r0
 801087c:	e002      	b.n	8010884 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801087e:	f001 fdd3 	bl	8012428 <xTaskGetTickCount>
 8010882:	4603      	mov	r3, r0
  }
}
 8010884:	4618      	mov	r0, r3
 8010886:	bd80      	pop	{r7, pc}

08010888 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010888:	b5f0      	push	{r4, r5, r6, r7, lr}
 801088a:	b089      	sub	sp, #36	@ 0x24
 801088c:	af04      	add	r7, sp, #16
 801088e:	6078      	str	r0, [r7, #4]
 8010890:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	695b      	ldr	r3, [r3, #20]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d020      	beq.n	80108dc <osThreadCreate+0x54>
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	699b      	ldr	r3, [r3, #24]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d01c      	beq.n	80108dc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	685c      	ldr	r4, [r3, #4]
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	691e      	ldr	r6, [r3, #16]
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7ff ff9a 	bl	80107ee <makeFreeRtosPriority>
 80108ba:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	695b      	ldr	r3, [r3, #20]
 80108c0:	687a      	ldr	r2, [r7, #4]
 80108c2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108c4:	9202      	str	r2, [sp, #8]
 80108c6:	9301      	str	r3, [sp, #4]
 80108c8:	9100      	str	r1, [sp, #0]
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	4632      	mov	r2, r6
 80108ce:	4629      	mov	r1, r5
 80108d0:	4620      	mov	r0, r4
 80108d2:	f001 fab3 	bl	8011e3c <xTaskCreateStatic>
 80108d6:	4603      	mov	r3, r0
 80108d8:	60fb      	str	r3, [r7, #12]
 80108da:	e01c      	b.n	8010916 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	685c      	ldr	r4, [r3, #4]
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108e8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7ff ff7c 	bl	80107ee <makeFreeRtosPriority>
 80108f6:	4602      	mov	r2, r0
 80108f8:	f107 030c 	add.w	r3, r7, #12
 80108fc:	9301      	str	r3, [sp, #4]
 80108fe:	9200      	str	r2, [sp, #0]
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	4632      	mov	r2, r6
 8010904:	4629      	mov	r1, r5
 8010906:	4620      	mov	r0, r4
 8010908:	f001 fafe 	bl	8011f08 <xTaskCreate>
 801090c:	4603      	mov	r3, r0
 801090e:	2b01      	cmp	r3, #1
 8010910:	d001      	beq.n	8010916 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8010912:	2300      	movs	r3, #0
 8010914:	e000      	b.n	8010918 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8010916:	68fb      	ldr	r3, [r7, #12]
}
 8010918:	4618      	mov	r0, r3
 801091a:	3714      	adds	r7, #20
 801091c:	46bd      	mov	sp, r7
 801091e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010920 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b084      	sub	sp, #16
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d001      	beq.n	8010936 <osDelay+0x16>
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	e000      	b.n	8010938 <osDelay+0x18>
 8010936:	2301      	movs	r3, #1
 8010938:	4618      	mov	r0, r3
 801093a:	f001 fc29 	bl	8012190 <vTaskDelay>
  
  return osOK;
 801093e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8010940:	4618      	mov	r0, r3
 8010942:	3710      	adds	r7, #16
 8010944:	46bd      	mov	sp, r7
 8010946:	bd80      	pop	{r7, pc}

08010948 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8010948:	b580      	push	{r7, lr}
 801094a:	b086      	sub	sp, #24
 801094c:	af02      	add	r7, sp, #8
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	685b      	ldr	r3, [r3, #4]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d016      	beq.n	8010988 <osSemaphoreCreate+0x40>
    if (count == 1) {
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	2b01      	cmp	r3, #1
 801095e:	d10a      	bne.n	8010976 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	685b      	ldr	r3, [r3, #4]
 8010964:	2203      	movs	r2, #3
 8010966:	9200      	str	r2, [sp, #0]
 8010968:	2200      	movs	r2, #0
 801096a:	2100      	movs	r1, #0
 801096c:	2001      	movs	r0, #1
 801096e:	f000 fabf 	bl	8010ef0 <xQueueGenericCreateStatic>
 8010972:	4603      	mov	r3, r0
 8010974:	e023      	b.n	80109be <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8010976:	6838      	ldr	r0, [r7, #0]
 8010978:	6839      	ldr	r1, [r7, #0]
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	685b      	ldr	r3, [r3, #4]
 801097e:	461a      	mov	r2, r3
 8010980:	f000 fb9f 	bl	80110c2 <xQueueCreateCountingSemaphoreStatic>
 8010984:	4603      	mov	r3, r0
 8010986:	e01a      	b.n	80109be <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8010988:	683b      	ldr	r3, [r7, #0]
 801098a:	2b01      	cmp	r3, #1
 801098c:	d110      	bne.n	80109b0 <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 801098e:	2203      	movs	r2, #3
 8010990:	2100      	movs	r1, #0
 8010992:	2001      	movs	r0, #1
 8010994:	f000 fb33 	bl	8010ffe <xQueueGenericCreate>
 8010998:	60f8      	str	r0, [r7, #12]
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d005      	beq.n	80109ac <osSemaphoreCreate+0x64>
 80109a0:	2300      	movs	r3, #0
 80109a2:	2200      	movs	r2, #0
 80109a4:	2100      	movs	r1, #0
 80109a6:	68f8      	ldr	r0, [r7, #12]
 80109a8:	f000 fc02 	bl	80111b0 <xQueueGenericSend>
      return sema;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	e006      	b.n	80109be <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	683a      	ldr	r2, [r7, #0]
 80109b4:	4611      	mov	r1, r2
 80109b6:	4618      	mov	r0, r3
 80109b8:	f000 fbc0 	bl	801113c <xQueueCreateCountingSemaphore>
 80109bc:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 80109be:	4618      	mov	r0, r3
 80109c0:	3710      	adds	r7, #16
 80109c2:	46bd      	mov	sp, r7
 80109c4:	bd80      	pop	{r7, pc}
	...

080109c8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b084      	sub	sp, #16
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
 80109d0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80109d2:	2300      	movs	r3, #0
 80109d4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d101      	bne.n	80109e0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80109dc:	2380      	movs	r3, #128	@ 0x80
 80109de:	e03a      	b.n	8010a56 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80109e0:	2300      	movs	r3, #0
 80109e2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109ea:	d103      	bne.n	80109f4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80109ec:	f04f 33ff 	mov.w	r3, #4294967295
 80109f0:	60fb      	str	r3, [r7, #12]
 80109f2:	e009      	b.n	8010a08 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d006      	beq.n	8010a08 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d101      	bne.n	8010a08 <osSemaphoreWait+0x40>
      ticks = 1;
 8010a04:	2301      	movs	r3, #1
 8010a06:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8010a08:	f7ff ff09 	bl	801081e <inHandlerMode>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d017      	beq.n	8010a42 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8010a12:	f107 0308 	add.w	r3, r7, #8
 8010a16:	461a      	mov	r2, r3
 8010a18:	2100      	movs	r1, #0
 8010a1a:	6878      	ldr	r0, [r7, #4]
 8010a1c:	f001 f80e 	bl	8011a3c <xQueueReceiveFromISR>
 8010a20:	4603      	mov	r3, r0
 8010a22:	2b01      	cmp	r3, #1
 8010a24:	d001      	beq.n	8010a2a <osSemaphoreWait+0x62>
      return osErrorOS;
 8010a26:	23ff      	movs	r3, #255	@ 0xff
 8010a28:	e015      	b.n	8010a56 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8010a2a:	68bb      	ldr	r3, [r7, #8]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d011      	beq.n	8010a54 <osSemaphoreWait+0x8c>
 8010a30:	4b0b      	ldr	r3, [pc, #44]	@ (8010a60 <osSemaphoreWait+0x98>)
 8010a32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a36:	601a      	str	r2, [r3, #0]
 8010a38:	f3bf 8f4f 	dsb	sy
 8010a3c:	f3bf 8f6f 	isb	sy
 8010a40:	e008      	b.n	8010a54 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8010a42:	68f9      	ldr	r1, [r7, #12]
 8010a44:	6878      	ldr	r0, [r7, #4]
 8010a46:	f000 fee1 	bl	801180c <xQueueSemaphoreTake>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	d001      	beq.n	8010a54 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8010a50:	23ff      	movs	r3, #255	@ 0xff
 8010a52:	e000      	b.n	8010a56 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8010a54:	2300      	movs	r3, #0
}
 8010a56:	4618      	mov	r0, r3
 8010a58:	3710      	adds	r7, #16
 8010a5a:	46bd      	mov	sp, r7
 8010a5c:	bd80      	pop	{r7, pc}
 8010a5e:	bf00      	nop
 8010a60:	e000ed04 	.word	0xe000ed04

08010a64 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b084      	sub	sp, #16
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8010a70:	2300      	movs	r3, #0
 8010a72:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8010a74:	f7ff fed3 	bl	801081e <inHandlerMode>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d016      	beq.n	8010aac <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8010a7e:	f107 0308 	add.w	r3, r7, #8
 8010a82:	4619      	mov	r1, r3
 8010a84:	6878      	ldr	r0, [r7, #4]
 8010a86:	f000 fd40 	bl	801150a <xQueueGiveFromISR>
 8010a8a:	4603      	mov	r3, r0
 8010a8c:	2b01      	cmp	r3, #1
 8010a8e:	d001      	beq.n	8010a94 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8010a90:	23ff      	movs	r3, #255	@ 0xff
 8010a92:	e017      	b.n	8010ac4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d013      	beq.n	8010ac2 <osSemaphoreRelease+0x5e>
 8010a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8010acc <osSemaphoreRelease+0x68>)
 8010a9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010aa0:	601a      	str	r2, [r3, #0]
 8010aa2:	f3bf 8f4f 	dsb	sy
 8010aa6:	f3bf 8f6f 	isb	sy
 8010aaa:	e00a      	b.n	8010ac2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8010aac:	2300      	movs	r3, #0
 8010aae:	2200      	movs	r2, #0
 8010ab0:	2100      	movs	r1, #0
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f000 fb7c 	bl	80111b0 <xQueueGenericSend>
 8010ab8:	4603      	mov	r3, r0
 8010aba:	2b01      	cmp	r3, #1
 8010abc:	d001      	beq.n	8010ac2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8010abe:	23ff      	movs	r3, #255	@ 0xff
 8010ac0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
}
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	3710      	adds	r7, #16
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}
 8010acc:	e000ed04 	.word	0xe000ed04

08010ad0 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8010ad0:	b580      	push	{r7, lr}
 8010ad2:	b082      	sub	sp, #8
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8010ad8:	f7ff fea1 	bl	801081e <inHandlerMode>
 8010adc:	4603      	mov	r3, r0
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d001      	beq.n	8010ae6 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8010ae2:	2382      	movs	r3, #130	@ 0x82
 8010ae4:	e003      	b.n	8010aee <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8010ae6:	6878      	ldr	r0, [r7, #4]
 8010ae8:	f001 f830 	bl	8011b4c <vQueueDelete>

  return osOK; 
 8010aec:	2300      	movs	r3, #0
}
 8010aee:	4618      	mov	r0, r3
 8010af0:	3708      	adds	r7, #8
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bd80      	pop	{r7, pc}

08010af6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8010af6:	b590      	push	{r4, r7, lr}
 8010af8:	b085      	sub	sp, #20
 8010afa:	af02      	add	r7, sp, #8
 8010afc:	6078      	str	r0, [r7, #4]
 8010afe:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	689b      	ldr	r3, [r3, #8]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d011      	beq.n	8010b2c <osMessageCreate+0x36>
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	68db      	ldr	r3, [r3, #12]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d00d      	beq.n	8010b2c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	6818      	ldr	r0, [r3, #0]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6859      	ldr	r1, [r3, #4]
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	689a      	ldr	r2, [r3, #8]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	68db      	ldr	r3, [r3, #12]
 8010b20:	2400      	movs	r4, #0
 8010b22:	9400      	str	r4, [sp, #0]
 8010b24:	f000 f9e4 	bl	8010ef0 <xQueueGenericCreateStatic>
 8010b28:	4603      	mov	r3, r0
 8010b2a:	e008      	b.n	8010b3e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	6818      	ldr	r0, [r3, #0]
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	685b      	ldr	r3, [r3, #4]
 8010b34:	2200      	movs	r2, #0
 8010b36:	4619      	mov	r1, r3
 8010b38:	f000 fa61 	bl	8010ffe <xQueueGenericCreate>
 8010b3c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8010b3e:	4618      	mov	r0, r3
 8010b40:	370c      	adds	r7, #12
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bd90      	pop	{r4, r7, pc}
	...

08010b48 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b086      	sub	sp, #24
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	60f8      	str	r0, [r7, #12]
 8010b50:	60b9      	str	r1, [r7, #8]
 8010b52:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8010b54:	2300      	movs	r3, #0
 8010b56:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8010b5c:	697b      	ldr	r3, [r7, #20]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d101      	bne.n	8010b66 <osMessagePut+0x1e>
    ticks = 1;
 8010b62:	2301      	movs	r3, #1
 8010b64:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8010b66:	f7ff fe5a 	bl	801081e <inHandlerMode>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d018      	beq.n	8010ba2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8010b70:	f107 0210 	add.w	r2, r7, #16
 8010b74:	f107 0108 	add.w	r1, r7, #8
 8010b78:	2300      	movs	r3, #0
 8010b7a:	68f8      	ldr	r0, [r7, #12]
 8010b7c:	f000 fc22 	bl	80113c4 <xQueueGenericSendFromISR>
 8010b80:	4603      	mov	r3, r0
 8010b82:	2b01      	cmp	r3, #1
 8010b84:	d001      	beq.n	8010b8a <osMessagePut+0x42>
      return osErrorOS;
 8010b86:	23ff      	movs	r3, #255	@ 0xff
 8010b88:	e018      	b.n	8010bbc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010b8a:	693b      	ldr	r3, [r7, #16]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d014      	beq.n	8010bba <osMessagePut+0x72>
 8010b90:	4b0c      	ldr	r3, [pc, #48]	@ (8010bc4 <osMessagePut+0x7c>)
 8010b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b96:	601a      	str	r2, [r3, #0]
 8010b98:	f3bf 8f4f 	dsb	sy
 8010b9c:	f3bf 8f6f 	isb	sy
 8010ba0:	e00b      	b.n	8010bba <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8010ba2:	f107 0108 	add.w	r1, r7, #8
 8010ba6:	2300      	movs	r3, #0
 8010ba8:	697a      	ldr	r2, [r7, #20]
 8010baa:	68f8      	ldr	r0, [r7, #12]
 8010bac:	f000 fb00 	bl	80111b0 <xQueueGenericSend>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b01      	cmp	r3, #1
 8010bb4:	d001      	beq.n	8010bba <osMessagePut+0x72>
      return osErrorOS;
 8010bb6:	23ff      	movs	r3, #255	@ 0xff
 8010bb8:	e000      	b.n	8010bbc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8010bba:	2300      	movs	r3, #0
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	3718      	adds	r7, #24
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	e000ed04 	.word	0xe000ed04

08010bc8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8010bc8:	b590      	push	{r4, r7, lr}
 8010bca:	b08b      	sub	sp, #44	@ 0x2c
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	60f8      	str	r0, [r7, #12]
 8010bd0:	60b9      	str	r1, [r7, #8]
 8010bd2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8010bd8:	2300      	movs	r3, #0
 8010bda:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8010bdc:	68bb      	ldr	r3, [r7, #8]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d10a      	bne.n	8010bf8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8010be2:	2380      	movs	r3, #128	@ 0x80
 8010be4:	617b      	str	r3, [r7, #20]
    return event;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	461c      	mov	r4, r3
 8010bea:	f107 0314 	add.w	r3, r7, #20
 8010bee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010bf6:	e054      	b.n	8010ca2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c06:	d103      	bne.n	8010c10 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8010c08:	f04f 33ff 	mov.w	r3, #4294967295
 8010c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c0e:	e009      	b.n	8010c24 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d006      	beq.n	8010c24 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8010c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d101      	bne.n	8010c24 <osMessageGet+0x5c>
      ticks = 1;
 8010c20:	2301      	movs	r3, #1
 8010c22:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8010c24:	f7ff fdfb 	bl	801081e <inHandlerMode>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d01c      	beq.n	8010c68 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8010c2e:	f107 0220 	add.w	r2, r7, #32
 8010c32:	f107 0314 	add.w	r3, r7, #20
 8010c36:	3304      	adds	r3, #4
 8010c38:	4619      	mov	r1, r3
 8010c3a:	68b8      	ldr	r0, [r7, #8]
 8010c3c:	f000 fefe 	bl	8011a3c <xQueueReceiveFromISR>
 8010c40:	4603      	mov	r3, r0
 8010c42:	2b01      	cmp	r3, #1
 8010c44:	d102      	bne.n	8010c4c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8010c46:	2310      	movs	r3, #16
 8010c48:	617b      	str	r3, [r7, #20]
 8010c4a:	e001      	b.n	8010c50 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010c50:	6a3b      	ldr	r3, [r7, #32]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d01d      	beq.n	8010c92 <osMessageGet+0xca>
 8010c56:	4b15      	ldr	r3, [pc, #84]	@ (8010cac <osMessageGet+0xe4>)
 8010c58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c5c:	601a      	str	r2, [r3, #0]
 8010c5e:	f3bf 8f4f 	dsb	sy
 8010c62:	f3bf 8f6f 	isb	sy
 8010c66:	e014      	b.n	8010c92 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8010c68:	f107 0314 	add.w	r3, r7, #20
 8010c6c:	3304      	adds	r3, #4
 8010c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c70:	4619      	mov	r1, r3
 8010c72:	68b8      	ldr	r0, [r7, #8]
 8010c74:	f000 fce2 	bl	801163c <xQueueReceive>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	2b01      	cmp	r3, #1
 8010c7c:	d102      	bne.n	8010c84 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8010c7e:	2310      	movs	r3, #16
 8010c80:	617b      	str	r3, [r7, #20]
 8010c82:	e006      	b.n	8010c92 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8010c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d101      	bne.n	8010c8e <osMessageGet+0xc6>
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	e000      	b.n	8010c90 <osMessageGet+0xc8>
 8010c8e:	2340      	movs	r3, #64	@ 0x40
 8010c90:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	461c      	mov	r4, r3
 8010c96:	f107 0314 	add.w	r3, r7, #20
 8010c9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010c9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8010ca2:	68f8      	ldr	r0, [r7, #12]
 8010ca4:	372c      	adds	r7, #44	@ 0x2c
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd90      	pop	{r4, r7, pc}
 8010caa:	bf00      	nop
 8010cac:	e000ed04 	.word	0xe000ed04

08010cb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010cb0:	b480      	push	{r7}
 8010cb2:	b083      	sub	sp, #12
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f103 0208 	add.w	r2, r3, #8
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8010cc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	f103 0208 	add.w	r2, r3, #8
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	f103 0208 	add.w	r2, r3, #8
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010ce4:	bf00      	nop
 8010ce6:	370c      	adds	r7, #12
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010cf0:	b480      	push	{r7}
 8010cf2:	b083      	sub	sp, #12
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010cfe:	bf00      	nop
 8010d00:	370c      	adds	r7, #12
 8010d02:	46bd      	mov	sp, r7
 8010d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d08:	4770      	bx	lr

08010d0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010d0a:	b480      	push	{r7}
 8010d0c:	b085      	sub	sp, #20
 8010d0e:	af00      	add	r7, sp, #0
 8010d10:	6078      	str	r0, [r7, #4]
 8010d12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	685b      	ldr	r3, [r3, #4]
 8010d18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010d1a:	683b      	ldr	r3, [r7, #0]
 8010d1c:	68fa      	ldr	r2, [r7, #12]
 8010d1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	689a      	ldr	r2, [r3, #8]
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	689b      	ldr	r3, [r3, #8]
 8010d2c:	683a      	ldr	r2, [r7, #0]
 8010d2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	683a      	ldr	r2, [r7, #0]
 8010d34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	687a      	ldr	r2, [r7, #4]
 8010d3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	1c5a      	adds	r2, r3, #1
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	601a      	str	r2, [r3, #0]
}
 8010d46:	bf00      	nop
 8010d48:	3714      	adds	r7, #20
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr

08010d52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010d52:	b480      	push	{r7}
 8010d54:	b085      	sub	sp, #20
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
 8010d5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010d62:	68bb      	ldr	r3, [r7, #8]
 8010d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d68:	d103      	bne.n	8010d72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	691b      	ldr	r3, [r3, #16]
 8010d6e:	60fb      	str	r3, [r7, #12]
 8010d70:	e00c      	b.n	8010d8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	3308      	adds	r3, #8
 8010d76:	60fb      	str	r3, [r7, #12]
 8010d78:	e002      	b.n	8010d80 <vListInsert+0x2e>
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	685b      	ldr	r3, [r3, #4]
 8010d7e:	60fb      	str	r3, [r7, #12]
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	685b      	ldr	r3, [r3, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	68ba      	ldr	r2, [r7, #8]
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	d2f6      	bcs.n	8010d7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	685a      	ldr	r2, [r3, #4]
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	685b      	ldr	r3, [r3, #4]
 8010d98:	683a      	ldr	r2, [r7, #0]
 8010d9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010d9c:	683b      	ldr	r3, [r7, #0]
 8010d9e:	68fa      	ldr	r2, [r7, #12]
 8010da0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	683a      	ldr	r2, [r7, #0]
 8010da6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010da8:	683b      	ldr	r3, [r7, #0]
 8010daa:	687a      	ldr	r2, [r7, #4]
 8010dac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	1c5a      	adds	r2, r3, #1
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	601a      	str	r2, [r3, #0]
}
 8010db8:	bf00      	nop
 8010dba:	3714      	adds	r7, #20
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc2:	4770      	bx	lr

08010dc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b085      	sub	sp, #20
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	691b      	ldr	r3, [r3, #16]
 8010dd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	685b      	ldr	r3, [r3, #4]
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	6892      	ldr	r2, [r2, #8]
 8010dda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	689b      	ldr	r3, [r3, #8]
 8010de0:	687a      	ldr	r2, [r7, #4]
 8010de2:	6852      	ldr	r2, [r2, #4]
 8010de4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	685b      	ldr	r3, [r3, #4]
 8010dea:	687a      	ldr	r2, [r7, #4]
 8010dec:	429a      	cmp	r2, r3
 8010dee:	d103      	bne.n	8010df8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	689a      	ldr	r2, [r3, #8]
 8010df4:	68fb      	ldr	r3, [r7, #12]
 8010df6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	1e5a      	subs	r2, r3, #1
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	681b      	ldr	r3, [r3, #0]
}
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	3714      	adds	r7, #20
 8010e10:	46bd      	mov	sp, r7
 8010e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e16:	4770      	bx	lr

08010e18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b084      	sub	sp, #16
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
 8010e20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d10d      	bne.n	8010e48 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e30:	b672      	cpsid	i
 8010e32:	f383 8811 	msr	BASEPRI, r3
 8010e36:	f3bf 8f6f 	isb	sy
 8010e3a:	f3bf 8f4f 	dsb	sy
 8010e3e:	b662      	cpsie	i
 8010e40:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010e42:	bf00      	nop
 8010e44:	bf00      	nop
 8010e46:	e7fd      	b.n	8010e44 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8010e48:	f002 f998 	bl	801317c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	681a      	ldr	r2, [r3, #0]
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e54:	68f9      	ldr	r1, [r7, #12]
 8010e56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010e58:	fb01 f303 	mul.w	r3, r1, r3
 8010e5c:	441a      	add	r2, r3
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	2200      	movs	r2, #0
 8010e66:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	681a      	ldr	r2, [r3, #0]
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e78:	3b01      	subs	r3, #1
 8010e7a:	68f9      	ldr	r1, [r7, #12]
 8010e7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010e7e:	fb01 f303 	mul.w	r3, r1, r3
 8010e82:	441a      	add	r2, r3
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	22ff      	movs	r2, #255	@ 0xff
 8010e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	22ff      	movs	r2, #255	@ 0xff
 8010e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d114      	bne.n	8010ec8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	691b      	ldr	r3, [r3, #16]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d01a      	beq.n	8010edc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	3310      	adds	r3, #16
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f001 fc46 	bl	801273c <xTaskRemoveFromEventList>
 8010eb0:	4603      	mov	r3, r0
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d012      	beq.n	8010edc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8010eec <xQueueGenericReset+0xd4>)
 8010eb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ebc:	601a      	str	r2, [r3, #0]
 8010ebe:	f3bf 8f4f 	dsb	sy
 8010ec2:	f3bf 8f6f 	isb	sy
 8010ec6:	e009      	b.n	8010edc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	3310      	adds	r3, #16
 8010ecc:	4618      	mov	r0, r3
 8010ece:	f7ff feef 	bl	8010cb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	3324      	adds	r3, #36	@ 0x24
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	f7ff feea 	bl	8010cb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010edc:	f002 f984 	bl	80131e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010ee0:	2301      	movs	r3, #1
}
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	3710      	adds	r7, #16
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bd80      	pop	{r7, pc}
 8010eea:	bf00      	nop
 8010eec:	e000ed04 	.word	0xe000ed04

08010ef0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b08e      	sub	sp, #56	@ 0x38
 8010ef4:	af02      	add	r7, sp, #8
 8010ef6:	60f8      	str	r0, [r7, #12]
 8010ef8:	60b9      	str	r1, [r7, #8]
 8010efa:	607a      	str	r2, [r7, #4]
 8010efc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d10d      	bne.n	8010f20 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8010f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f08:	b672      	cpsid	i
 8010f0a:	f383 8811 	msr	BASEPRI, r3
 8010f0e:	f3bf 8f6f 	isb	sy
 8010f12:	f3bf 8f4f 	dsb	sy
 8010f16:	b662      	cpsie	i
 8010f18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010f1a:	bf00      	nop
 8010f1c:	bf00      	nop
 8010f1e:	e7fd      	b.n	8010f1c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d10d      	bne.n	8010f42 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8010f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f2a:	b672      	cpsid	i
 8010f2c:	f383 8811 	msr	BASEPRI, r3
 8010f30:	f3bf 8f6f 	isb	sy
 8010f34:	f3bf 8f4f 	dsb	sy
 8010f38:	b662      	cpsie	i
 8010f3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010f3c:	bf00      	nop
 8010f3e:	bf00      	nop
 8010f40:	e7fd      	b.n	8010f3e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d002      	beq.n	8010f4e <xQueueGenericCreateStatic+0x5e>
 8010f48:	68bb      	ldr	r3, [r7, #8]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d001      	beq.n	8010f52 <xQueueGenericCreateStatic+0x62>
 8010f4e:	2301      	movs	r3, #1
 8010f50:	e000      	b.n	8010f54 <xQueueGenericCreateStatic+0x64>
 8010f52:	2300      	movs	r3, #0
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d10d      	bne.n	8010f74 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8010f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f5c:	b672      	cpsid	i
 8010f5e:	f383 8811 	msr	BASEPRI, r3
 8010f62:	f3bf 8f6f 	isb	sy
 8010f66:	f3bf 8f4f 	dsb	sy
 8010f6a:	b662      	cpsie	i
 8010f6c:	623b      	str	r3, [r7, #32]
}
 8010f6e:	bf00      	nop
 8010f70:	bf00      	nop
 8010f72:	e7fd      	b.n	8010f70 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d102      	bne.n	8010f80 <xQueueGenericCreateStatic+0x90>
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d101      	bne.n	8010f84 <xQueueGenericCreateStatic+0x94>
 8010f80:	2301      	movs	r3, #1
 8010f82:	e000      	b.n	8010f86 <xQueueGenericCreateStatic+0x96>
 8010f84:	2300      	movs	r3, #0
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d10d      	bne.n	8010fa6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8010f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f8e:	b672      	cpsid	i
 8010f90:	f383 8811 	msr	BASEPRI, r3
 8010f94:	f3bf 8f6f 	isb	sy
 8010f98:	f3bf 8f4f 	dsb	sy
 8010f9c:	b662      	cpsie	i
 8010f9e:	61fb      	str	r3, [r7, #28]
}
 8010fa0:	bf00      	nop
 8010fa2:	bf00      	nop
 8010fa4:	e7fd      	b.n	8010fa2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010fa6:	2348      	movs	r3, #72	@ 0x48
 8010fa8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010faa:	697b      	ldr	r3, [r7, #20]
 8010fac:	2b48      	cmp	r3, #72	@ 0x48
 8010fae:	d00d      	beq.n	8010fcc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8010fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fb4:	b672      	cpsid	i
 8010fb6:	f383 8811 	msr	BASEPRI, r3
 8010fba:	f3bf 8f6f 	isb	sy
 8010fbe:	f3bf 8f4f 	dsb	sy
 8010fc2:	b662      	cpsie	i
 8010fc4:	61bb      	str	r3, [r7, #24]
}
 8010fc6:	bf00      	nop
 8010fc8:	bf00      	nop
 8010fca:	e7fd      	b.n	8010fc8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010fcc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010fce:	683b      	ldr	r3, [r7, #0]
 8010fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d00d      	beq.n	8010ff4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fda:	2201      	movs	r2, #1
 8010fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010fe0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fe6:	9300      	str	r3, [sp, #0]
 8010fe8:	4613      	mov	r3, r2
 8010fea:	687a      	ldr	r2, [r7, #4]
 8010fec:	68b9      	ldr	r1, [r7, #8]
 8010fee:	68f8      	ldr	r0, [r7, #12]
 8010ff0:	f000 f848 	bl	8011084 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	3730      	adds	r7, #48	@ 0x30
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bd80      	pop	{r7, pc}

08010ffe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010ffe:	b580      	push	{r7, lr}
 8011000:	b08a      	sub	sp, #40	@ 0x28
 8011002:	af02      	add	r7, sp, #8
 8011004:	60f8      	str	r0, [r7, #12]
 8011006:	60b9      	str	r1, [r7, #8]
 8011008:	4613      	mov	r3, r2
 801100a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d10d      	bne.n	801102e <xQueueGenericCreate+0x30>
	__asm volatile
 8011012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011016:	b672      	cpsid	i
 8011018:	f383 8811 	msr	BASEPRI, r3
 801101c:	f3bf 8f6f 	isb	sy
 8011020:	f3bf 8f4f 	dsb	sy
 8011024:	b662      	cpsie	i
 8011026:	613b      	str	r3, [r7, #16]
}
 8011028:	bf00      	nop
 801102a:	bf00      	nop
 801102c:	e7fd      	b.n	801102a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801102e:	68bb      	ldr	r3, [r7, #8]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d102      	bne.n	801103a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011034:	2300      	movs	r3, #0
 8011036:	61fb      	str	r3, [r7, #28]
 8011038:	e004      	b.n	8011044 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	68ba      	ldr	r2, [r7, #8]
 801103e:	fb02 f303 	mul.w	r3, r2, r3
 8011042:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011044:	69fb      	ldr	r3, [r7, #28]
 8011046:	3348      	adds	r3, #72	@ 0x48
 8011048:	4618      	mov	r0, r3
 801104a:	f002 f9c5 	bl	80133d8 <pvPortMalloc>
 801104e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011050:	69bb      	ldr	r3, [r7, #24]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d011      	beq.n	801107a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011056:	69bb      	ldr	r3, [r7, #24]
 8011058:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801105a:	697b      	ldr	r3, [r7, #20]
 801105c:	3348      	adds	r3, #72	@ 0x48
 801105e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011060:	69bb      	ldr	r3, [r7, #24]
 8011062:	2200      	movs	r2, #0
 8011064:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011068:	79fa      	ldrb	r2, [r7, #7]
 801106a:	69bb      	ldr	r3, [r7, #24]
 801106c:	9300      	str	r3, [sp, #0]
 801106e:	4613      	mov	r3, r2
 8011070:	697a      	ldr	r2, [r7, #20]
 8011072:	68b9      	ldr	r1, [r7, #8]
 8011074:	68f8      	ldr	r0, [r7, #12]
 8011076:	f000 f805 	bl	8011084 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801107a:	69bb      	ldr	r3, [r7, #24]
	}
 801107c:	4618      	mov	r0, r3
 801107e:	3720      	adds	r7, #32
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}

08011084 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b084      	sub	sp, #16
 8011088:	af00      	add	r7, sp, #0
 801108a:	60f8      	str	r0, [r7, #12]
 801108c:	60b9      	str	r1, [r7, #8]
 801108e:	607a      	str	r2, [r7, #4]
 8011090:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011092:	68bb      	ldr	r3, [r7, #8]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d103      	bne.n	80110a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011098:	69bb      	ldr	r3, [r7, #24]
 801109a:	69ba      	ldr	r2, [r7, #24]
 801109c:	601a      	str	r2, [r3, #0]
 801109e:	e002      	b.n	80110a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80110a0:	69bb      	ldr	r3, [r7, #24]
 80110a2:	687a      	ldr	r2, [r7, #4]
 80110a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80110a6:	69bb      	ldr	r3, [r7, #24]
 80110a8:	68fa      	ldr	r2, [r7, #12]
 80110aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80110ac:	69bb      	ldr	r3, [r7, #24]
 80110ae:	68ba      	ldr	r2, [r7, #8]
 80110b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80110b2:	2101      	movs	r1, #1
 80110b4:	69b8      	ldr	r0, [r7, #24]
 80110b6:	f7ff feaf 	bl	8010e18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80110ba:	bf00      	nop
 80110bc:	3710      	adds	r7, #16
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}

080110c2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80110c2:	b580      	push	{r7, lr}
 80110c4:	b08a      	sub	sp, #40	@ 0x28
 80110c6:	af02      	add	r7, sp, #8
 80110c8:	60f8      	str	r0, [r7, #12]
 80110ca:	60b9      	str	r1, [r7, #8]
 80110cc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d10d      	bne.n	80110f0 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 80110d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d8:	b672      	cpsid	i
 80110da:	f383 8811 	msr	BASEPRI, r3
 80110de:	f3bf 8f6f 	isb	sy
 80110e2:	f3bf 8f4f 	dsb	sy
 80110e6:	b662      	cpsie	i
 80110e8:	61bb      	str	r3, [r7, #24]
}
 80110ea:	bf00      	nop
 80110ec:	bf00      	nop
 80110ee:	e7fd      	b.n	80110ec <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 80110f0:	68ba      	ldr	r2, [r7, #8]
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	429a      	cmp	r2, r3
 80110f6:	d90d      	bls.n	8011114 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 80110f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110fc:	b672      	cpsid	i
 80110fe:	f383 8811 	msr	BASEPRI, r3
 8011102:	f3bf 8f6f 	isb	sy
 8011106:	f3bf 8f4f 	dsb	sy
 801110a:	b662      	cpsie	i
 801110c:	617b      	str	r3, [r7, #20]
}
 801110e:	bf00      	nop
 8011110:	bf00      	nop
 8011112:	e7fd      	b.n	8011110 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011114:	2302      	movs	r3, #2
 8011116:	9300      	str	r3, [sp, #0]
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2200      	movs	r2, #0
 801111c:	2100      	movs	r1, #0
 801111e:	68f8      	ldr	r0, [r7, #12]
 8011120:	f7ff fee6 	bl	8010ef0 <xQueueGenericCreateStatic>
 8011124:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8011126:	69fb      	ldr	r3, [r7, #28]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d002      	beq.n	8011132 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801112c:	69fb      	ldr	r3, [r7, #28]
 801112e:	68ba      	ldr	r2, [r7, #8]
 8011130:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011132:	69fb      	ldr	r3, [r7, #28]
	}
 8011134:	4618      	mov	r0, r3
 8011136:	3720      	adds	r7, #32
 8011138:	46bd      	mov	sp, r7
 801113a:	bd80      	pop	{r7, pc}

0801113c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801113c:	b580      	push	{r7, lr}
 801113e:	b086      	sub	sp, #24
 8011140:	af00      	add	r7, sp, #0
 8011142:	6078      	str	r0, [r7, #4]
 8011144:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d10d      	bne.n	8011168 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 801114c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011150:	b672      	cpsid	i
 8011152:	f383 8811 	msr	BASEPRI, r3
 8011156:	f3bf 8f6f 	isb	sy
 801115a:	f3bf 8f4f 	dsb	sy
 801115e:	b662      	cpsie	i
 8011160:	613b      	str	r3, [r7, #16]
}
 8011162:	bf00      	nop
 8011164:	bf00      	nop
 8011166:	e7fd      	b.n	8011164 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011168:	683a      	ldr	r2, [r7, #0]
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	429a      	cmp	r2, r3
 801116e:	d90d      	bls.n	801118c <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8011170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011174:	b672      	cpsid	i
 8011176:	f383 8811 	msr	BASEPRI, r3
 801117a:	f3bf 8f6f 	isb	sy
 801117e:	f3bf 8f4f 	dsb	sy
 8011182:	b662      	cpsie	i
 8011184:	60fb      	str	r3, [r7, #12]
}
 8011186:	bf00      	nop
 8011188:	bf00      	nop
 801118a:	e7fd      	b.n	8011188 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801118c:	2202      	movs	r2, #2
 801118e:	2100      	movs	r1, #0
 8011190:	6878      	ldr	r0, [r7, #4]
 8011192:	f7ff ff34 	bl	8010ffe <xQueueGenericCreate>
 8011196:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	2b00      	cmp	r3, #0
 801119c:	d002      	beq.n	80111a4 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	683a      	ldr	r2, [r7, #0]
 80111a2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80111a4:	697b      	ldr	r3, [r7, #20]
	}
 80111a6:	4618      	mov	r0, r3
 80111a8:	3718      	adds	r7, #24
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
	...

080111b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b08e      	sub	sp, #56	@ 0x38
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	60f8      	str	r0, [r7, #12]
 80111b8:	60b9      	str	r1, [r7, #8]
 80111ba:	607a      	str	r2, [r7, #4]
 80111bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80111be:	2300      	movs	r3, #0
 80111c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80111c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d10d      	bne.n	80111e8 <xQueueGenericSend+0x38>
	__asm volatile
 80111cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111d0:	b672      	cpsid	i
 80111d2:	f383 8811 	msr	BASEPRI, r3
 80111d6:	f3bf 8f6f 	isb	sy
 80111da:	f3bf 8f4f 	dsb	sy
 80111de:	b662      	cpsie	i
 80111e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80111e2:	bf00      	nop
 80111e4:	bf00      	nop
 80111e6:	e7fd      	b.n	80111e4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111e8:	68bb      	ldr	r3, [r7, #8]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d103      	bne.n	80111f6 <xQueueGenericSend+0x46>
 80111ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d101      	bne.n	80111fa <xQueueGenericSend+0x4a>
 80111f6:	2301      	movs	r3, #1
 80111f8:	e000      	b.n	80111fc <xQueueGenericSend+0x4c>
 80111fa:	2300      	movs	r3, #0
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d10d      	bne.n	801121c <xQueueGenericSend+0x6c>
	__asm volatile
 8011200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011204:	b672      	cpsid	i
 8011206:	f383 8811 	msr	BASEPRI, r3
 801120a:	f3bf 8f6f 	isb	sy
 801120e:	f3bf 8f4f 	dsb	sy
 8011212:	b662      	cpsie	i
 8011214:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011216:	bf00      	nop
 8011218:	bf00      	nop
 801121a:	e7fd      	b.n	8011218 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	2b02      	cmp	r3, #2
 8011220:	d103      	bne.n	801122a <xQueueGenericSend+0x7a>
 8011222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011226:	2b01      	cmp	r3, #1
 8011228:	d101      	bne.n	801122e <xQueueGenericSend+0x7e>
 801122a:	2301      	movs	r3, #1
 801122c:	e000      	b.n	8011230 <xQueueGenericSend+0x80>
 801122e:	2300      	movs	r3, #0
 8011230:	2b00      	cmp	r3, #0
 8011232:	d10d      	bne.n	8011250 <xQueueGenericSend+0xa0>
	__asm volatile
 8011234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011238:	b672      	cpsid	i
 801123a:	f383 8811 	msr	BASEPRI, r3
 801123e:	f3bf 8f6f 	isb	sy
 8011242:	f3bf 8f4f 	dsb	sy
 8011246:	b662      	cpsie	i
 8011248:	623b      	str	r3, [r7, #32]
}
 801124a:	bf00      	nop
 801124c:	bf00      	nop
 801124e:	e7fd      	b.n	801124c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011250:	f001 fc3e 	bl	8012ad0 <xTaskGetSchedulerState>
 8011254:	4603      	mov	r3, r0
 8011256:	2b00      	cmp	r3, #0
 8011258:	d102      	bne.n	8011260 <xQueueGenericSend+0xb0>
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2b00      	cmp	r3, #0
 801125e:	d101      	bne.n	8011264 <xQueueGenericSend+0xb4>
 8011260:	2301      	movs	r3, #1
 8011262:	e000      	b.n	8011266 <xQueueGenericSend+0xb6>
 8011264:	2300      	movs	r3, #0
 8011266:	2b00      	cmp	r3, #0
 8011268:	d10d      	bne.n	8011286 <xQueueGenericSend+0xd6>
	__asm volatile
 801126a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801126e:	b672      	cpsid	i
 8011270:	f383 8811 	msr	BASEPRI, r3
 8011274:	f3bf 8f6f 	isb	sy
 8011278:	f3bf 8f4f 	dsb	sy
 801127c:	b662      	cpsie	i
 801127e:	61fb      	str	r3, [r7, #28]
}
 8011280:	bf00      	nop
 8011282:	bf00      	nop
 8011284:	e7fd      	b.n	8011282 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011286:	f001 ff79 	bl	801317c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801128a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801128c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801128e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011292:	429a      	cmp	r2, r3
 8011294:	d302      	bcc.n	801129c <xQueueGenericSend+0xec>
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	2b02      	cmp	r3, #2
 801129a:	d129      	bne.n	80112f0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801129c:	683a      	ldr	r2, [r7, #0]
 801129e:	68b9      	ldr	r1, [r7, #8]
 80112a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80112a2:	f000 fc91 	bl	8011bc8 <prvCopyDataToQueue>
 80112a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80112a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d010      	beq.n	80112d2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80112b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112b2:	3324      	adds	r3, #36	@ 0x24
 80112b4:	4618      	mov	r0, r3
 80112b6:	f001 fa41 	bl	801273c <xTaskRemoveFromEventList>
 80112ba:	4603      	mov	r3, r0
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d013      	beq.n	80112e8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80112c0:	4b3f      	ldr	r3, [pc, #252]	@ (80113c0 <xQueueGenericSend+0x210>)
 80112c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80112c6:	601a      	str	r2, [r3, #0]
 80112c8:	f3bf 8f4f 	dsb	sy
 80112cc:	f3bf 8f6f 	isb	sy
 80112d0:	e00a      	b.n	80112e8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80112d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d007      	beq.n	80112e8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80112d8:	4b39      	ldr	r3, [pc, #228]	@ (80113c0 <xQueueGenericSend+0x210>)
 80112da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80112de:	601a      	str	r2, [r3, #0]
 80112e0:	f3bf 8f4f 	dsb	sy
 80112e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80112e8:	f001 ff7e 	bl	80131e8 <vPortExitCritical>
				return pdPASS;
 80112ec:	2301      	movs	r3, #1
 80112ee:	e063      	b.n	80113b8 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d103      	bne.n	80112fe <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80112f6:	f001 ff77 	bl	80131e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80112fa:	2300      	movs	r3, #0
 80112fc:	e05c      	b.n	80113b8 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80112fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011300:	2b00      	cmp	r3, #0
 8011302:	d106      	bne.n	8011312 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011304:	f107 0314 	add.w	r3, r7, #20
 8011308:	4618      	mov	r0, r3
 801130a:	f001 fa7d 	bl	8012808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801130e:	2301      	movs	r3, #1
 8011310:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011312:	f001 ff69 	bl	80131e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011316:	f000 ffd9 	bl	80122cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801131a:	f001 ff2f 	bl	801317c <vPortEnterCritical>
 801131e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011320:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011324:	b25b      	sxtb	r3, r3
 8011326:	f1b3 3fff 	cmp.w	r3, #4294967295
 801132a:	d103      	bne.n	8011334 <xQueueGenericSend+0x184>
 801132c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801132e:	2200      	movs	r2, #0
 8011330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011336:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801133a:	b25b      	sxtb	r3, r3
 801133c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011340:	d103      	bne.n	801134a <xQueueGenericSend+0x19a>
 8011342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011344:	2200      	movs	r2, #0
 8011346:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801134a:	f001 ff4d 	bl	80131e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801134e:	1d3a      	adds	r2, r7, #4
 8011350:	f107 0314 	add.w	r3, r7, #20
 8011354:	4611      	mov	r1, r2
 8011356:	4618      	mov	r0, r3
 8011358:	f001 fa6c 	bl	8012834 <xTaskCheckForTimeOut>
 801135c:	4603      	mov	r3, r0
 801135e:	2b00      	cmp	r3, #0
 8011360:	d124      	bne.n	80113ac <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011362:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011364:	f000 fd28 	bl	8011db8 <prvIsQueueFull>
 8011368:	4603      	mov	r3, r0
 801136a:	2b00      	cmp	r3, #0
 801136c:	d018      	beq.n	80113a0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801136e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011370:	3310      	adds	r3, #16
 8011372:	687a      	ldr	r2, [r7, #4]
 8011374:	4611      	mov	r1, r2
 8011376:	4618      	mov	r0, r3
 8011378:	f001 f9b8 	bl	80126ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801137c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801137e:	f000 fcb3 	bl	8011ce8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011382:	f000 ffb1 	bl	80122e8 <xTaskResumeAll>
 8011386:	4603      	mov	r3, r0
 8011388:	2b00      	cmp	r3, #0
 801138a:	f47f af7c 	bne.w	8011286 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 801138e:	4b0c      	ldr	r3, [pc, #48]	@ (80113c0 <xQueueGenericSend+0x210>)
 8011390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011394:	601a      	str	r2, [r3, #0]
 8011396:	f3bf 8f4f 	dsb	sy
 801139a:	f3bf 8f6f 	isb	sy
 801139e:	e772      	b.n	8011286 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80113a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80113a2:	f000 fca1 	bl	8011ce8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80113a6:	f000 ff9f 	bl	80122e8 <xTaskResumeAll>
 80113aa:	e76c      	b.n	8011286 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80113ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80113ae:	f000 fc9b 	bl	8011ce8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80113b2:	f000 ff99 	bl	80122e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80113b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80113b8:	4618      	mov	r0, r3
 80113ba:	3738      	adds	r7, #56	@ 0x38
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}
 80113c0:	e000ed04 	.word	0xe000ed04

080113c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b08e      	sub	sp, #56	@ 0x38
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	60f8      	str	r0, [r7, #12]
 80113cc:	60b9      	str	r1, [r7, #8]
 80113ce:	607a      	str	r2, [r7, #4]
 80113d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80113d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d10d      	bne.n	80113f8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80113dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113e0:	b672      	cpsid	i
 80113e2:	f383 8811 	msr	BASEPRI, r3
 80113e6:	f3bf 8f6f 	isb	sy
 80113ea:	f3bf 8f4f 	dsb	sy
 80113ee:	b662      	cpsie	i
 80113f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80113f2:	bf00      	nop
 80113f4:	bf00      	nop
 80113f6:	e7fd      	b.n	80113f4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80113f8:	68bb      	ldr	r3, [r7, #8]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d103      	bne.n	8011406 <xQueueGenericSendFromISR+0x42>
 80113fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011402:	2b00      	cmp	r3, #0
 8011404:	d101      	bne.n	801140a <xQueueGenericSendFromISR+0x46>
 8011406:	2301      	movs	r3, #1
 8011408:	e000      	b.n	801140c <xQueueGenericSendFromISR+0x48>
 801140a:	2300      	movs	r3, #0
 801140c:	2b00      	cmp	r3, #0
 801140e:	d10d      	bne.n	801142c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8011410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011414:	b672      	cpsid	i
 8011416:	f383 8811 	msr	BASEPRI, r3
 801141a:	f3bf 8f6f 	isb	sy
 801141e:	f3bf 8f4f 	dsb	sy
 8011422:	b662      	cpsie	i
 8011424:	623b      	str	r3, [r7, #32]
}
 8011426:	bf00      	nop
 8011428:	bf00      	nop
 801142a:	e7fd      	b.n	8011428 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801142c:	683b      	ldr	r3, [r7, #0]
 801142e:	2b02      	cmp	r3, #2
 8011430:	d103      	bne.n	801143a <xQueueGenericSendFromISR+0x76>
 8011432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011436:	2b01      	cmp	r3, #1
 8011438:	d101      	bne.n	801143e <xQueueGenericSendFromISR+0x7a>
 801143a:	2301      	movs	r3, #1
 801143c:	e000      	b.n	8011440 <xQueueGenericSendFromISR+0x7c>
 801143e:	2300      	movs	r3, #0
 8011440:	2b00      	cmp	r3, #0
 8011442:	d10d      	bne.n	8011460 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8011444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011448:	b672      	cpsid	i
 801144a:	f383 8811 	msr	BASEPRI, r3
 801144e:	f3bf 8f6f 	isb	sy
 8011452:	f3bf 8f4f 	dsb	sy
 8011456:	b662      	cpsie	i
 8011458:	61fb      	str	r3, [r7, #28]
}
 801145a:	bf00      	nop
 801145c:	bf00      	nop
 801145e:	e7fd      	b.n	801145c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011460:	f001 ff74 	bl	801334c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011464:	f3ef 8211 	mrs	r2, BASEPRI
 8011468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801146c:	b672      	cpsid	i
 801146e:	f383 8811 	msr	BASEPRI, r3
 8011472:	f3bf 8f6f 	isb	sy
 8011476:	f3bf 8f4f 	dsb	sy
 801147a:	b662      	cpsie	i
 801147c:	61ba      	str	r2, [r7, #24]
 801147e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011480:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011482:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011486:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801148a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801148c:	429a      	cmp	r2, r3
 801148e:	d302      	bcc.n	8011496 <xQueueGenericSendFromISR+0xd2>
 8011490:	683b      	ldr	r3, [r7, #0]
 8011492:	2b02      	cmp	r3, #2
 8011494:	d12c      	bne.n	80114f0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011498:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801149c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80114a0:	683a      	ldr	r2, [r7, #0]
 80114a2:	68b9      	ldr	r1, [r7, #8]
 80114a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80114a6:	f000 fb8f 	bl	8011bc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80114aa:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80114ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114b2:	d112      	bne.n	80114da <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80114b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d016      	beq.n	80114ea <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80114bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114be:	3324      	adds	r3, #36	@ 0x24
 80114c0:	4618      	mov	r0, r3
 80114c2:	f001 f93b 	bl	801273c <xTaskRemoveFromEventList>
 80114c6:	4603      	mov	r3, r0
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d00e      	beq.n	80114ea <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d00b      	beq.n	80114ea <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	2201      	movs	r2, #1
 80114d6:	601a      	str	r2, [r3, #0]
 80114d8:	e007      	b.n	80114ea <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80114da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80114de:	3301      	adds	r3, #1
 80114e0:	b2db      	uxtb	r3, r3
 80114e2:	b25a      	sxtb	r2, r3
 80114e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80114ea:	2301      	movs	r3, #1
 80114ec:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80114ee:	e001      	b.n	80114f4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80114f0:	2300      	movs	r3, #0
 80114f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80114f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114f6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80114fe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011502:	4618      	mov	r0, r3
 8011504:	3738      	adds	r7, #56	@ 0x38
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}

0801150a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801150a:	b580      	push	{r7, lr}
 801150c:	b08e      	sub	sp, #56	@ 0x38
 801150e:	af00      	add	r7, sp, #0
 8011510:	6078      	str	r0, [r7, #4]
 8011512:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801151a:	2b00      	cmp	r3, #0
 801151c:	d10d      	bne.n	801153a <xQueueGiveFromISR+0x30>
	__asm volatile
 801151e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011522:	b672      	cpsid	i
 8011524:	f383 8811 	msr	BASEPRI, r3
 8011528:	f3bf 8f6f 	isb	sy
 801152c:	f3bf 8f4f 	dsb	sy
 8011530:	b662      	cpsie	i
 8011532:	623b      	str	r3, [r7, #32]
}
 8011534:	bf00      	nop
 8011536:	bf00      	nop
 8011538:	e7fd      	b.n	8011536 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801153a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801153c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801153e:	2b00      	cmp	r3, #0
 8011540:	d00d      	beq.n	801155e <xQueueGiveFromISR+0x54>
	__asm volatile
 8011542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011546:	b672      	cpsid	i
 8011548:	f383 8811 	msr	BASEPRI, r3
 801154c:	f3bf 8f6f 	isb	sy
 8011550:	f3bf 8f4f 	dsb	sy
 8011554:	b662      	cpsie	i
 8011556:	61fb      	str	r3, [r7, #28]
}
 8011558:	bf00      	nop
 801155a:	bf00      	nop
 801155c:	e7fd      	b.n	801155a <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801155e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d103      	bne.n	801156e <xQueueGiveFromISR+0x64>
 8011566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011568:	689b      	ldr	r3, [r3, #8]
 801156a:	2b00      	cmp	r3, #0
 801156c:	d101      	bne.n	8011572 <xQueueGiveFromISR+0x68>
 801156e:	2301      	movs	r3, #1
 8011570:	e000      	b.n	8011574 <xQueueGiveFromISR+0x6a>
 8011572:	2300      	movs	r3, #0
 8011574:	2b00      	cmp	r3, #0
 8011576:	d10d      	bne.n	8011594 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8011578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801157c:	b672      	cpsid	i
 801157e:	f383 8811 	msr	BASEPRI, r3
 8011582:	f3bf 8f6f 	isb	sy
 8011586:	f3bf 8f4f 	dsb	sy
 801158a:	b662      	cpsie	i
 801158c:	61bb      	str	r3, [r7, #24]
}
 801158e:	bf00      	nop
 8011590:	bf00      	nop
 8011592:	e7fd      	b.n	8011590 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011594:	f001 feda 	bl	801334c <vPortValidateInterruptPriority>
	__asm volatile
 8011598:	f3ef 8211 	mrs	r2, BASEPRI
 801159c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115a0:	b672      	cpsid	i
 80115a2:	f383 8811 	msr	BASEPRI, r3
 80115a6:	f3bf 8f6f 	isb	sy
 80115aa:	f3bf 8f4f 	dsb	sy
 80115ae:	b662      	cpsie	i
 80115b0:	617a      	str	r2, [r7, #20]
 80115b2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80115b4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80115b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80115b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115bc:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80115be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80115c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80115c4:	429a      	cmp	r2, r3
 80115c6:	d22b      	bcs.n	8011620 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80115c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80115ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80115d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115d4:	1c5a      	adds	r2, r3, #1
 80115d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115d8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80115da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80115de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115e2:	d112      	bne.n	801160a <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80115e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d016      	beq.n	801161a <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80115ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115ee:	3324      	adds	r3, #36	@ 0x24
 80115f0:	4618      	mov	r0, r3
 80115f2:	f001 f8a3 	bl	801273c <xTaskRemoveFromEventList>
 80115f6:	4603      	mov	r3, r0
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d00e      	beq.n	801161a <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80115fc:	683b      	ldr	r3, [r7, #0]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d00b      	beq.n	801161a <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	2201      	movs	r2, #1
 8011606:	601a      	str	r2, [r3, #0]
 8011608:	e007      	b.n	801161a <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801160a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801160e:	3301      	adds	r3, #1
 8011610:	b2db      	uxtb	r3, r3
 8011612:	b25a      	sxtb	r2, r3
 8011614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011616:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801161a:	2301      	movs	r3, #1
 801161c:	637b      	str	r3, [r7, #52]	@ 0x34
 801161e:	e001      	b.n	8011624 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011620:	2300      	movs	r3, #0
 8011622:	637b      	str	r3, [r7, #52]	@ 0x34
 8011624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011626:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	f383 8811 	msr	BASEPRI, r3
}
 801162e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011632:	4618      	mov	r0, r3
 8011634:	3738      	adds	r7, #56	@ 0x38
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}
	...

0801163c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b08c      	sub	sp, #48	@ 0x30
 8011640:	af00      	add	r7, sp, #0
 8011642:	60f8      	str	r0, [r7, #12]
 8011644:	60b9      	str	r1, [r7, #8]
 8011646:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011648:	2300      	movs	r3, #0
 801164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011652:	2b00      	cmp	r3, #0
 8011654:	d10d      	bne.n	8011672 <xQueueReceive+0x36>
	__asm volatile
 8011656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801165a:	b672      	cpsid	i
 801165c:	f383 8811 	msr	BASEPRI, r3
 8011660:	f3bf 8f6f 	isb	sy
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	b662      	cpsie	i
 801166a:	623b      	str	r3, [r7, #32]
}
 801166c:	bf00      	nop
 801166e:	bf00      	nop
 8011670:	e7fd      	b.n	801166e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d103      	bne.n	8011680 <xQueueReceive+0x44>
 8011678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801167a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801167c:	2b00      	cmp	r3, #0
 801167e:	d101      	bne.n	8011684 <xQueueReceive+0x48>
 8011680:	2301      	movs	r3, #1
 8011682:	e000      	b.n	8011686 <xQueueReceive+0x4a>
 8011684:	2300      	movs	r3, #0
 8011686:	2b00      	cmp	r3, #0
 8011688:	d10d      	bne.n	80116a6 <xQueueReceive+0x6a>
	__asm volatile
 801168a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801168e:	b672      	cpsid	i
 8011690:	f383 8811 	msr	BASEPRI, r3
 8011694:	f3bf 8f6f 	isb	sy
 8011698:	f3bf 8f4f 	dsb	sy
 801169c:	b662      	cpsie	i
 801169e:	61fb      	str	r3, [r7, #28]
}
 80116a0:	bf00      	nop
 80116a2:	bf00      	nop
 80116a4:	e7fd      	b.n	80116a2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80116a6:	f001 fa13 	bl	8012ad0 <xTaskGetSchedulerState>
 80116aa:	4603      	mov	r3, r0
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d102      	bne.n	80116b6 <xQueueReceive+0x7a>
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d101      	bne.n	80116ba <xQueueReceive+0x7e>
 80116b6:	2301      	movs	r3, #1
 80116b8:	e000      	b.n	80116bc <xQueueReceive+0x80>
 80116ba:	2300      	movs	r3, #0
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d10d      	bne.n	80116dc <xQueueReceive+0xa0>
	__asm volatile
 80116c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c4:	b672      	cpsid	i
 80116c6:	f383 8811 	msr	BASEPRI, r3
 80116ca:	f3bf 8f6f 	isb	sy
 80116ce:	f3bf 8f4f 	dsb	sy
 80116d2:	b662      	cpsie	i
 80116d4:	61bb      	str	r3, [r7, #24]
}
 80116d6:	bf00      	nop
 80116d8:	bf00      	nop
 80116da:	e7fd      	b.n	80116d8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80116dc:	f001 fd4e 	bl	801317c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80116e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80116e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d01f      	beq.n	801172c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80116ec:	68b9      	ldr	r1, [r7, #8]
 80116ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80116f0:	f000 fad4 	bl	8011c9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80116f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f6:	1e5a      	subs	r2, r3, #1
 80116f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80116fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116fe:	691b      	ldr	r3, [r3, #16]
 8011700:	2b00      	cmp	r3, #0
 8011702:	d00f      	beq.n	8011724 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011706:	3310      	adds	r3, #16
 8011708:	4618      	mov	r0, r3
 801170a:	f001 f817 	bl	801273c <xTaskRemoveFromEventList>
 801170e:	4603      	mov	r3, r0
 8011710:	2b00      	cmp	r3, #0
 8011712:	d007      	beq.n	8011724 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011714:	4b3c      	ldr	r3, [pc, #240]	@ (8011808 <xQueueReceive+0x1cc>)
 8011716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801171a:	601a      	str	r2, [r3, #0]
 801171c:	f3bf 8f4f 	dsb	sy
 8011720:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011724:	f001 fd60 	bl	80131e8 <vPortExitCritical>
				return pdPASS;
 8011728:	2301      	movs	r3, #1
 801172a:	e069      	b.n	8011800 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d103      	bne.n	801173a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011732:	f001 fd59 	bl	80131e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011736:	2300      	movs	r3, #0
 8011738:	e062      	b.n	8011800 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801173a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801173c:	2b00      	cmp	r3, #0
 801173e:	d106      	bne.n	801174e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011740:	f107 0310 	add.w	r3, r7, #16
 8011744:	4618      	mov	r0, r3
 8011746:	f001 f85f 	bl	8012808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801174a:	2301      	movs	r3, #1
 801174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801174e:	f001 fd4b 	bl	80131e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011752:	f000 fdbb 	bl	80122cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011756:	f001 fd11 	bl	801317c <vPortEnterCritical>
 801175a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801175c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011760:	b25b      	sxtb	r3, r3
 8011762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011766:	d103      	bne.n	8011770 <xQueueReceive+0x134>
 8011768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801176a:	2200      	movs	r2, #0
 801176c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011776:	b25b      	sxtb	r3, r3
 8011778:	f1b3 3fff 	cmp.w	r3, #4294967295
 801177c:	d103      	bne.n	8011786 <xQueueReceive+0x14a>
 801177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011780:	2200      	movs	r2, #0
 8011782:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011786:	f001 fd2f 	bl	80131e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801178a:	1d3a      	adds	r2, r7, #4
 801178c:	f107 0310 	add.w	r3, r7, #16
 8011790:	4611      	mov	r1, r2
 8011792:	4618      	mov	r0, r3
 8011794:	f001 f84e 	bl	8012834 <xTaskCheckForTimeOut>
 8011798:	4603      	mov	r3, r0
 801179a:	2b00      	cmp	r3, #0
 801179c:	d123      	bne.n	80117e6 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801179e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117a0:	f000 faf4 	bl	8011d8c <prvIsQueueEmpty>
 80117a4:	4603      	mov	r3, r0
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d017      	beq.n	80117da <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80117aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117ac:	3324      	adds	r3, #36	@ 0x24
 80117ae:	687a      	ldr	r2, [r7, #4]
 80117b0:	4611      	mov	r1, r2
 80117b2:	4618      	mov	r0, r3
 80117b4:	f000 ff9a 	bl	80126ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80117b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117ba:	f000 fa95 	bl	8011ce8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80117be:	f000 fd93 	bl	80122e8 <xTaskResumeAll>
 80117c2:	4603      	mov	r3, r0
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d189      	bne.n	80116dc <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80117c8:	4b0f      	ldr	r3, [pc, #60]	@ (8011808 <xQueueReceive+0x1cc>)
 80117ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80117ce:	601a      	str	r2, [r3, #0]
 80117d0:	f3bf 8f4f 	dsb	sy
 80117d4:	f3bf 8f6f 	isb	sy
 80117d8:	e780      	b.n	80116dc <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80117da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117dc:	f000 fa84 	bl	8011ce8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80117e0:	f000 fd82 	bl	80122e8 <xTaskResumeAll>
 80117e4:	e77a      	b.n	80116dc <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80117e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117e8:	f000 fa7e 	bl	8011ce8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80117ec:	f000 fd7c 	bl	80122e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80117f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117f2:	f000 facb 	bl	8011d8c <prvIsQueueEmpty>
 80117f6:	4603      	mov	r3, r0
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	f43f af6f 	beq.w	80116dc <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80117fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011800:	4618      	mov	r0, r3
 8011802:	3730      	adds	r7, #48	@ 0x30
 8011804:	46bd      	mov	sp, r7
 8011806:	bd80      	pop	{r7, pc}
 8011808:	e000ed04 	.word	0xe000ed04

0801180c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801180c:	b580      	push	{r7, lr}
 801180e:	b08e      	sub	sp, #56	@ 0x38
 8011810:	af00      	add	r7, sp, #0
 8011812:	6078      	str	r0, [r7, #4]
 8011814:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011816:	2300      	movs	r3, #0
 8011818:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801181e:	2300      	movs	r3, #0
 8011820:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011824:	2b00      	cmp	r3, #0
 8011826:	d10d      	bne.n	8011844 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8011828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801182c:	b672      	cpsid	i
 801182e:	f383 8811 	msr	BASEPRI, r3
 8011832:	f3bf 8f6f 	isb	sy
 8011836:	f3bf 8f4f 	dsb	sy
 801183a:	b662      	cpsie	i
 801183c:	623b      	str	r3, [r7, #32]
}
 801183e:	bf00      	nop
 8011840:	bf00      	nop
 8011842:	e7fd      	b.n	8011840 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011848:	2b00      	cmp	r3, #0
 801184a:	d00d      	beq.n	8011868 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 801184c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011850:	b672      	cpsid	i
 8011852:	f383 8811 	msr	BASEPRI, r3
 8011856:	f3bf 8f6f 	isb	sy
 801185a:	f3bf 8f4f 	dsb	sy
 801185e:	b662      	cpsie	i
 8011860:	61fb      	str	r3, [r7, #28]
}
 8011862:	bf00      	nop
 8011864:	bf00      	nop
 8011866:	e7fd      	b.n	8011864 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011868:	f001 f932 	bl	8012ad0 <xTaskGetSchedulerState>
 801186c:	4603      	mov	r3, r0
 801186e:	2b00      	cmp	r3, #0
 8011870:	d102      	bne.n	8011878 <xQueueSemaphoreTake+0x6c>
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d101      	bne.n	801187c <xQueueSemaphoreTake+0x70>
 8011878:	2301      	movs	r3, #1
 801187a:	e000      	b.n	801187e <xQueueSemaphoreTake+0x72>
 801187c:	2300      	movs	r3, #0
 801187e:	2b00      	cmp	r3, #0
 8011880:	d10d      	bne.n	801189e <xQueueSemaphoreTake+0x92>
	__asm volatile
 8011882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011886:	b672      	cpsid	i
 8011888:	f383 8811 	msr	BASEPRI, r3
 801188c:	f3bf 8f6f 	isb	sy
 8011890:	f3bf 8f4f 	dsb	sy
 8011894:	b662      	cpsie	i
 8011896:	61bb      	str	r3, [r7, #24]
}
 8011898:	bf00      	nop
 801189a:	bf00      	nop
 801189c:	e7fd      	b.n	801189a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801189e:	f001 fc6d 	bl	801317c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80118a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80118a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d024      	beq.n	80118f8 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80118ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118b0:	1e5a      	subs	r2, r3, #1
 80118b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80118b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d104      	bne.n	80118c8 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80118be:	f001 fad1 	bl	8012e64 <pvTaskIncrementMutexHeldCount>
 80118c2:	4602      	mov	r2, r0
 80118c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80118c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118ca:	691b      	ldr	r3, [r3, #16]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d00f      	beq.n	80118f0 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80118d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118d2:	3310      	adds	r3, #16
 80118d4:	4618      	mov	r0, r3
 80118d6:	f000 ff31 	bl	801273c <xTaskRemoveFromEventList>
 80118da:	4603      	mov	r3, r0
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d007      	beq.n	80118f0 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80118e0:	4b55      	ldr	r3, [pc, #340]	@ (8011a38 <xQueueSemaphoreTake+0x22c>)
 80118e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118e6:	601a      	str	r2, [r3, #0]
 80118e8:	f3bf 8f4f 	dsb	sy
 80118ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80118f0:	f001 fc7a 	bl	80131e8 <vPortExitCritical>
				return pdPASS;
 80118f4:	2301      	movs	r3, #1
 80118f6:	e09a      	b.n	8011a2e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d114      	bne.n	8011928 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80118fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011900:	2b00      	cmp	r3, #0
 8011902:	d00d      	beq.n	8011920 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8011904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011908:	b672      	cpsid	i
 801190a:	f383 8811 	msr	BASEPRI, r3
 801190e:	f3bf 8f6f 	isb	sy
 8011912:	f3bf 8f4f 	dsb	sy
 8011916:	b662      	cpsie	i
 8011918:	617b      	str	r3, [r7, #20]
}
 801191a:	bf00      	nop
 801191c:	bf00      	nop
 801191e:	e7fd      	b.n	801191c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011920:	f001 fc62 	bl	80131e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011924:	2300      	movs	r3, #0
 8011926:	e082      	b.n	8011a2e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801192a:	2b00      	cmp	r3, #0
 801192c:	d106      	bne.n	801193c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801192e:	f107 030c 	add.w	r3, r7, #12
 8011932:	4618      	mov	r0, r3
 8011934:	f000 ff68 	bl	8012808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011938:	2301      	movs	r3, #1
 801193a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801193c:	f001 fc54 	bl	80131e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011940:	f000 fcc4 	bl	80122cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011944:	f001 fc1a 	bl	801317c <vPortEnterCritical>
 8011948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801194a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801194e:	b25b      	sxtb	r3, r3
 8011950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011954:	d103      	bne.n	801195e <xQueueSemaphoreTake+0x152>
 8011956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011958:	2200      	movs	r2, #0
 801195a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801195e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011960:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011964:	b25b      	sxtb	r3, r3
 8011966:	f1b3 3fff 	cmp.w	r3, #4294967295
 801196a:	d103      	bne.n	8011974 <xQueueSemaphoreTake+0x168>
 801196c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801196e:	2200      	movs	r2, #0
 8011970:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011974:	f001 fc38 	bl	80131e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011978:	463a      	mov	r2, r7
 801197a:	f107 030c 	add.w	r3, r7, #12
 801197e:	4611      	mov	r1, r2
 8011980:	4618      	mov	r0, r3
 8011982:	f000 ff57 	bl	8012834 <xTaskCheckForTimeOut>
 8011986:	4603      	mov	r3, r0
 8011988:	2b00      	cmp	r3, #0
 801198a:	d132      	bne.n	80119f2 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801198c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801198e:	f000 f9fd 	bl	8011d8c <prvIsQueueEmpty>
 8011992:	4603      	mov	r3, r0
 8011994:	2b00      	cmp	r3, #0
 8011996:	d026      	beq.n	80119e6 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d109      	bne.n	80119b4 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80119a0:	f001 fbec 	bl	801317c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80119a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119a6:	689b      	ldr	r3, [r3, #8]
 80119a8:	4618      	mov	r0, r3
 80119aa:	f001 f8af 	bl	8012b0c <xTaskPriorityInherit>
 80119ae:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80119b0:	f001 fc1a 	bl	80131e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80119b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119b6:	3324      	adds	r3, #36	@ 0x24
 80119b8:	683a      	ldr	r2, [r7, #0]
 80119ba:	4611      	mov	r1, r2
 80119bc:	4618      	mov	r0, r3
 80119be:	f000 fe95 	bl	80126ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80119c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80119c4:	f000 f990 	bl	8011ce8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80119c8:	f000 fc8e 	bl	80122e8 <xTaskResumeAll>
 80119cc:	4603      	mov	r3, r0
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	f47f af65 	bne.w	801189e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 80119d4:	4b18      	ldr	r3, [pc, #96]	@ (8011a38 <xQueueSemaphoreTake+0x22c>)
 80119d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119da:	601a      	str	r2, [r3, #0]
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	f3bf 8f6f 	isb	sy
 80119e4:	e75b      	b.n	801189e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80119e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80119e8:	f000 f97e 	bl	8011ce8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80119ec:	f000 fc7c 	bl	80122e8 <xTaskResumeAll>
 80119f0:	e755      	b.n	801189e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80119f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80119f4:	f000 f978 	bl	8011ce8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80119f8:	f000 fc76 	bl	80122e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80119fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80119fe:	f000 f9c5 	bl	8011d8c <prvIsQueueEmpty>
 8011a02:	4603      	mov	r3, r0
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	f43f af4a 	beq.w	801189e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d00d      	beq.n	8011a2c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8011a10:	f001 fbb4 	bl	801317c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011a14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011a16:	f000 f8bf 	bl	8011b98 <prvGetDisinheritPriorityAfterTimeout>
 8011a1a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a22:	4618      	mov	r0, r3
 8011a24:	f001 f97e 	bl	8012d24 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011a28:	f001 fbde 	bl	80131e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011a2c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011a2e:	4618      	mov	r0, r3
 8011a30:	3738      	adds	r7, #56	@ 0x38
 8011a32:	46bd      	mov	sp, r7
 8011a34:	bd80      	pop	{r7, pc}
 8011a36:	bf00      	nop
 8011a38:	e000ed04 	.word	0xe000ed04

08011a3c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b08e      	sub	sp, #56	@ 0x38
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	60f8      	str	r0, [r7, #12]
 8011a44:	60b9      	str	r1, [r7, #8]
 8011a46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d10d      	bne.n	8011a6e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8011a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a56:	b672      	cpsid	i
 8011a58:	f383 8811 	msr	BASEPRI, r3
 8011a5c:	f3bf 8f6f 	isb	sy
 8011a60:	f3bf 8f4f 	dsb	sy
 8011a64:	b662      	cpsie	i
 8011a66:	623b      	str	r3, [r7, #32]
}
 8011a68:	bf00      	nop
 8011a6a:	bf00      	nop
 8011a6c:	e7fd      	b.n	8011a6a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011a6e:	68bb      	ldr	r3, [r7, #8]
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d103      	bne.n	8011a7c <xQueueReceiveFromISR+0x40>
 8011a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d101      	bne.n	8011a80 <xQueueReceiveFromISR+0x44>
 8011a7c:	2301      	movs	r3, #1
 8011a7e:	e000      	b.n	8011a82 <xQueueReceiveFromISR+0x46>
 8011a80:	2300      	movs	r3, #0
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d10d      	bne.n	8011aa2 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8011a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a8a:	b672      	cpsid	i
 8011a8c:	f383 8811 	msr	BASEPRI, r3
 8011a90:	f3bf 8f6f 	isb	sy
 8011a94:	f3bf 8f4f 	dsb	sy
 8011a98:	b662      	cpsie	i
 8011a9a:	61fb      	str	r3, [r7, #28]
}
 8011a9c:	bf00      	nop
 8011a9e:	bf00      	nop
 8011aa0:	e7fd      	b.n	8011a9e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011aa2:	f001 fc53 	bl	801334c <vPortValidateInterruptPriority>
	__asm volatile
 8011aa6:	f3ef 8211 	mrs	r2, BASEPRI
 8011aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aae:	b672      	cpsid	i
 8011ab0:	f383 8811 	msr	BASEPRI, r3
 8011ab4:	f3bf 8f6f 	isb	sy
 8011ab8:	f3bf 8f4f 	dsb	sy
 8011abc:	b662      	cpsie	i
 8011abe:	61ba      	str	r2, [r7, #24]
 8011ac0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011ac2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011aca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d02f      	beq.n	8011b32 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ad4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011ad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011adc:	68b9      	ldr	r1, [r7, #8]
 8011ade:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ae0:	f000 f8dc 	bl	8011c9c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ae6:	1e5a      	subs	r2, r3, #1
 8011ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011aea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011aec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011af4:	d112      	bne.n	8011b1c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011af8:	691b      	ldr	r3, [r3, #16]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d016      	beq.n	8011b2c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b00:	3310      	adds	r3, #16
 8011b02:	4618      	mov	r0, r3
 8011b04:	f000 fe1a 	bl	801273c <xTaskRemoveFromEventList>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d00e      	beq.n	8011b2c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d00b      	beq.n	8011b2c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	2201      	movs	r2, #1
 8011b18:	601a      	str	r2, [r3, #0]
 8011b1a:	e007      	b.n	8011b2c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011b20:	3301      	adds	r3, #1
 8011b22:	b2db      	uxtb	r3, r3
 8011b24:	b25a      	sxtb	r2, r3
 8011b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b30:	e001      	b.n	8011b36 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8011b32:	2300      	movs	r3, #0
 8011b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011b3a:	693b      	ldr	r3, [r7, #16]
 8011b3c:	f383 8811 	msr	BASEPRI, r3
}
 8011b40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011b44:	4618      	mov	r0, r3
 8011b46:	3738      	adds	r7, #56	@ 0x38
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	bd80      	pop	{r7, pc}

08011b4c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b084      	sub	sp, #16
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d10d      	bne.n	8011b7a <vQueueDelete+0x2e>
	__asm volatile
 8011b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b62:	b672      	cpsid	i
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	b662      	cpsie	i
 8011b72:	60bb      	str	r3, [r7, #8]
}
 8011b74:	bf00      	nop
 8011b76:	bf00      	nop
 8011b78:	e7fd      	b.n	8011b76 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011b7a:	68f8      	ldr	r0, [r7, #12]
 8011b7c:	f000 f934 	bl	8011de8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d102      	bne.n	8011b90 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8011b8a:	68f8      	ldr	r0, [r7, #12]
 8011b8c:	f001 fcf6 	bl	801357c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8011b90:	bf00      	nop
 8011b92:	3710      	adds	r7, #16
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}

08011b98 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011b98:	b480      	push	{r7}
 8011b9a:	b085      	sub	sp, #20
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d006      	beq.n	8011bb6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	f1c3 0307 	rsb	r3, r3, #7
 8011bb2:	60fb      	str	r3, [r7, #12]
 8011bb4:	e001      	b.n	8011bba <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011bba:	68fb      	ldr	r3, [r7, #12]
	}
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	3714      	adds	r7, #20
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc6:	4770      	bx	lr

08011bc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b086      	sub	sp, #24
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	60f8      	str	r0, [r7, #12]
 8011bd0:	60b9      	str	r1, [r7, #8]
 8011bd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011bdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d10d      	bne.n	8011c02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d14d      	bne.n	8011c8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	689b      	ldr	r3, [r3, #8]
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	f001 f80a 	bl	8012c0c <xTaskPriorityDisinherit>
 8011bf8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	609a      	str	r2, [r3, #8]
 8011c00:	e043      	b.n	8011c8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d119      	bne.n	8011c3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	6858      	ldr	r0, [r3, #4]
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c10:	461a      	mov	r2, r3
 8011c12:	68b9      	ldr	r1, [r7, #8]
 8011c14:	f001 fe9a 	bl	801394c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	685a      	ldr	r2, [r3, #4]
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c20:	441a      	add	r2, r3
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	685a      	ldr	r2, [r3, #4]
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	689b      	ldr	r3, [r3, #8]
 8011c2e:	429a      	cmp	r2, r3
 8011c30:	d32b      	bcc.n	8011c8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	681a      	ldr	r2, [r3, #0]
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	605a      	str	r2, [r3, #4]
 8011c3a:	e026      	b.n	8011c8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	68d8      	ldr	r0, [r3, #12]
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c44:	461a      	mov	r2, r3
 8011c46:	68b9      	ldr	r1, [r7, #8]
 8011c48:	f001 fe80 	bl	801394c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	68da      	ldr	r2, [r3, #12]
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c54:	425b      	negs	r3, r3
 8011c56:	441a      	add	r2, r3
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	68da      	ldr	r2, [r3, #12]
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d207      	bcs.n	8011c78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	689a      	ldr	r2, [r3, #8]
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c70:	425b      	negs	r3, r3
 8011c72:	441a      	add	r2, r3
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	2b02      	cmp	r3, #2
 8011c7c:	d105      	bne.n	8011c8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011c7e:	693b      	ldr	r3, [r7, #16]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d002      	beq.n	8011c8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011c84:	693b      	ldr	r3, [r7, #16]
 8011c86:	3b01      	subs	r3, #1
 8011c88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011c8a:	693b      	ldr	r3, [r7, #16]
 8011c8c:	1c5a      	adds	r2, r3, #1
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8011c92:	697b      	ldr	r3, [r7, #20]
}
 8011c94:	4618      	mov	r0, r3
 8011c96:	3718      	adds	r7, #24
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}

08011c9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b082      	sub	sp, #8
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d018      	beq.n	8011ce0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	68da      	ldr	r2, [r3, #12]
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cb6:	441a      	add	r2, r3
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	68da      	ldr	r2, [r3, #12]
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	689b      	ldr	r3, [r3, #8]
 8011cc4:	429a      	cmp	r2, r3
 8011cc6:	d303      	bcc.n	8011cd0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681a      	ldr	r2, [r3, #0]
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	68d9      	ldr	r1, [r3, #12]
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cd8:	461a      	mov	r2, r3
 8011cda:	6838      	ldr	r0, [r7, #0]
 8011cdc:	f001 fe36 	bl	801394c <memcpy>
	}
}
 8011ce0:	bf00      	nop
 8011ce2:	3708      	adds	r7, #8
 8011ce4:	46bd      	mov	sp, r7
 8011ce6:	bd80      	pop	{r7, pc}

08011ce8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b084      	sub	sp, #16
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011cf0:	f001 fa44 	bl	801317c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011cfa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011cfc:	e011      	b.n	8011d22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d012      	beq.n	8011d2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	3324      	adds	r3, #36	@ 0x24
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f000 fd16 	bl	801273c <xTaskRemoveFromEventList>
 8011d10:	4603      	mov	r3, r0
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d001      	beq.n	8011d1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011d16:	f000 fdf5 	bl	8012904 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011d1a:	7bfb      	ldrb	r3, [r7, #15]
 8011d1c:	3b01      	subs	r3, #1
 8011d1e:	b2db      	uxtb	r3, r3
 8011d20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	dce9      	bgt.n	8011cfe <prvUnlockQueue+0x16>
 8011d2a:	e000      	b.n	8011d2e <prvUnlockQueue+0x46>
					break;
 8011d2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	22ff      	movs	r2, #255	@ 0xff
 8011d32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011d36:	f001 fa57 	bl	80131e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011d3a:	f001 fa1f 	bl	801317c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011d44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011d46:	e011      	b.n	8011d6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	691b      	ldr	r3, [r3, #16]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d012      	beq.n	8011d76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	3310      	adds	r3, #16
 8011d54:	4618      	mov	r0, r3
 8011d56:	f000 fcf1 	bl	801273c <xTaskRemoveFromEventList>
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d001      	beq.n	8011d64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011d60:	f000 fdd0 	bl	8012904 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011d64:	7bbb      	ldrb	r3, [r7, #14]
 8011d66:	3b01      	subs	r3, #1
 8011d68:	b2db      	uxtb	r3, r3
 8011d6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011d6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	dce9      	bgt.n	8011d48 <prvUnlockQueue+0x60>
 8011d74:	e000      	b.n	8011d78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011d76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	22ff      	movs	r2, #255	@ 0xff
 8011d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011d80:	f001 fa32 	bl	80131e8 <vPortExitCritical>
}
 8011d84:	bf00      	nop
 8011d86:	3710      	adds	r7, #16
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bd80      	pop	{r7, pc}

08011d8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b084      	sub	sp, #16
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011d94:	f001 f9f2 	bl	801317c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d102      	bne.n	8011da6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011da0:	2301      	movs	r3, #1
 8011da2:	60fb      	str	r3, [r7, #12]
 8011da4:	e001      	b.n	8011daa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011da6:	2300      	movs	r3, #0
 8011da8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011daa:	f001 fa1d 	bl	80131e8 <vPortExitCritical>

	return xReturn;
 8011dae:	68fb      	ldr	r3, [r7, #12]
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	3710      	adds	r7, #16
 8011db4:	46bd      	mov	sp, r7
 8011db6:	bd80      	pop	{r7, pc}

08011db8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b084      	sub	sp, #16
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011dc0:	f001 f9dc 	bl	801317c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011dcc:	429a      	cmp	r2, r3
 8011dce:	d102      	bne.n	8011dd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	60fb      	str	r3, [r7, #12]
 8011dd4:	e001      	b.n	8011dda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011dda:	f001 fa05 	bl	80131e8 <vPortExitCritical>

	return xReturn;
 8011dde:	68fb      	ldr	r3, [r7, #12]
}
 8011de0:	4618      	mov	r0, r3
 8011de2:	3710      	adds	r7, #16
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd80      	pop	{r7, pc}

08011de8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011de8:	b480      	push	{r7}
 8011dea:	b085      	sub	sp, #20
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011df0:	2300      	movs	r3, #0
 8011df2:	60fb      	str	r3, [r7, #12]
 8011df4:	e016      	b.n	8011e24 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011df6:	4a10      	ldr	r2, [pc, #64]	@ (8011e38 <vQueueUnregisterQueue+0x50>)
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	00db      	lsls	r3, r3, #3
 8011dfc:	4413      	add	r3, r2
 8011dfe:	685b      	ldr	r3, [r3, #4]
 8011e00:	687a      	ldr	r2, [r7, #4]
 8011e02:	429a      	cmp	r2, r3
 8011e04:	d10b      	bne.n	8011e1e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011e06:	4a0c      	ldr	r2, [pc, #48]	@ (8011e38 <vQueueUnregisterQueue+0x50>)
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	2100      	movs	r1, #0
 8011e0c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011e10:	4a09      	ldr	r2, [pc, #36]	@ (8011e38 <vQueueUnregisterQueue+0x50>)
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	00db      	lsls	r3, r3, #3
 8011e16:	4413      	add	r3, r2
 8011e18:	2200      	movs	r2, #0
 8011e1a:	605a      	str	r2, [r3, #4]
				break;
 8011e1c:	e006      	b.n	8011e2c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	3301      	adds	r3, #1
 8011e22:	60fb      	str	r3, [r7, #12]
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	2b07      	cmp	r3, #7
 8011e28:	d9e5      	bls.n	8011df6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8011e2a:	bf00      	nop
 8011e2c:	bf00      	nop
 8011e2e:	3714      	adds	r7, #20
 8011e30:	46bd      	mov	sp, r7
 8011e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e36:	4770      	bx	lr
 8011e38:	200012d0 	.word	0x200012d0

08011e3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b08e      	sub	sp, #56	@ 0x38
 8011e40:	af04      	add	r7, sp, #16
 8011e42:	60f8      	str	r0, [r7, #12]
 8011e44:	60b9      	str	r1, [r7, #8]
 8011e46:	607a      	str	r2, [r7, #4]
 8011e48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d10d      	bne.n	8011e6c <xTaskCreateStatic+0x30>
	__asm volatile
 8011e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e54:	b672      	cpsid	i
 8011e56:	f383 8811 	msr	BASEPRI, r3
 8011e5a:	f3bf 8f6f 	isb	sy
 8011e5e:	f3bf 8f4f 	dsb	sy
 8011e62:	b662      	cpsie	i
 8011e64:	623b      	str	r3, [r7, #32]
}
 8011e66:	bf00      	nop
 8011e68:	bf00      	nop
 8011e6a:	e7fd      	b.n	8011e68 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8011e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d10d      	bne.n	8011e8e <xTaskCreateStatic+0x52>
	__asm volatile
 8011e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e76:	b672      	cpsid	i
 8011e78:	f383 8811 	msr	BASEPRI, r3
 8011e7c:	f3bf 8f6f 	isb	sy
 8011e80:	f3bf 8f4f 	dsb	sy
 8011e84:	b662      	cpsie	i
 8011e86:	61fb      	str	r3, [r7, #28]
}
 8011e88:	bf00      	nop
 8011e8a:	bf00      	nop
 8011e8c:	e7fd      	b.n	8011e8a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011e8e:	2358      	movs	r3, #88	@ 0x58
 8011e90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011e92:	693b      	ldr	r3, [r7, #16]
 8011e94:	2b58      	cmp	r3, #88	@ 0x58
 8011e96:	d00d      	beq.n	8011eb4 <xTaskCreateStatic+0x78>
	__asm volatile
 8011e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e9c:	b672      	cpsid	i
 8011e9e:	f383 8811 	msr	BASEPRI, r3
 8011ea2:	f3bf 8f6f 	isb	sy
 8011ea6:	f3bf 8f4f 	dsb	sy
 8011eaa:	b662      	cpsie	i
 8011eac:	61bb      	str	r3, [r7, #24]
}
 8011eae:	bf00      	nop
 8011eb0:	bf00      	nop
 8011eb2:	e7fd      	b.n	8011eb0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011eb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d01e      	beq.n	8011efa <xTaskCreateStatic+0xbe>
 8011ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d01b      	beq.n	8011efa <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ec4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ec8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011eca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ece:	2202      	movs	r2, #2
 8011ed0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	9303      	str	r3, [sp, #12]
 8011ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eda:	9302      	str	r3, [sp, #8]
 8011edc:	f107 0314 	add.w	r3, r7, #20
 8011ee0:	9301      	str	r3, [sp, #4]
 8011ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ee4:	9300      	str	r3, [sp, #0]
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	687a      	ldr	r2, [r7, #4]
 8011eea:	68b9      	ldr	r1, [r7, #8]
 8011eec:	68f8      	ldr	r0, [r7, #12]
 8011eee:	f000 f850 	bl	8011f92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011ef2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011ef4:	f000 f8e2 	bl	80120bc <prvAddNewTaskToReadyList>
 8011ef8:	e001      	b.n	8011efe <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8011efa:	2300      	movs	r3, #0
 8011efc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011efe:	697b      	ldr	r3, [r7, #20]
	}
 8011f00:	4618      	mov	r0, r3
 8011f02:	3728      	adds	r7, #40	@ 0x28
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}

08011f08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b08c      	sub	sp, #48	@ 0x30
 8011f0c:	af04      	add	r7, sp, #16
 8011f0e:	60f8      	str	r0, [r7, #12]
 8011f10:	60b9      	str	r1, [r7, #8]
 8011f12:	603b      	str	r3, [r7, #0]
 8011f14:	4613      	mov	r3, r2
 8011f16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011f18:	88fb      	ldrh	r3, [r7, #6]
 8011f1a:	009b      	lsls	r3, r3, #2
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	f001 fa5b 	bl	80133d8 <pvPortMalloc>
 8011f22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011f24:	697b      	ldr	r3, [r7, #20]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d00e      	beq.n	8011f48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011f2a:	2058      	movs	r0, #88	@ 0x58
 8011f2c:	f001 fa54 	bl	80133d8 <pvPortMalloc>
 8011f30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011f32:	69fb      	ldr	r3, [r7, #28]
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d003      	beq.n	8011f40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011f38:	69fb      	ldr	r3, [r7, #28]
 8011f3a:	697a      	ldr	r2, [r7, #20]
 8011f3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8011f3e:	e005      	b.n	8011f4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011f40:	6978      	ldr	r0, [r7, #20]
 8011f42:	f001 fb1b 	bl	801357c <vPortFree>
 8011f46:	e001      	b.n	8011f4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011f48:	2300      	movs	r3, #0
 8011f4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011f4c:	69fb      	ldr	r3, [r7, #28]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d017      	beq.n	8011f82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011f52:	69fb      	ldr	r3, [r7, #28]
 8011f54:	2200      	movs	r2, #0
 8011f56:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011f5a:	88fa      	ldrh	r2, [r7, #6]
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	9303      	str	r3, [sp, #12]
 8011f60:	69fb      	ldr	r3, [r7, #28]
 8011f62:	9302      	str	r3, [sp, #8]
 8011f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f66:	9301      	str	r3, [sp, #4]
 8011f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f6a:	9300      	str	r3, [sp, #0]
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	68b9      	ldr	r1, [r7, #8]
 8011f70:	68f8      	ldr	r0, [r7, #12]
 8011f72:	f000 f80e 	bl	8011f92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011f76:	69f8      	ldr	r0, [r7, #28]
 8011f78:	f000 f8a0 	bl	80120bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011f7c:	2301      	movs	r3, #1
 8011f7e:	61bb      	str	r3, [r7, #24]
 8011f80:	e002      	b.n	8011f88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011f82:	f04f 33ff 	mov.w	r3, #4294967295
 8011f86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011f88:	69bb      	ldr	r3, [r7, #24]
	}
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	3720      	adds	r7, #32
 8011f8e:	46bd      	mov	sp, r7
 8011f90:	bd80      	pop	{r7, pc}

08011f92 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011f92:	b580      	push	{r7, lr}
 8011f94:	b088      	sub	sp, #32
 8011f96:	af00      	add	r7, sp, #0
 8011f98:	60f8      	str	r0, [r7, #12]
 8011f9a:	60b9      	str	r1, [r7, #8]
 8011f9c:	607a      	str	r2, [r7, #4]
 8011f9e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fa2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	009b      	lsls	r3, r3, #2
 8011fa8:	461a      	mov	r2, r3
 8011faa:	21a5      	movs	r1, #165	@ 0xa5
 8011fac:	f001 fca2 	bl	80138f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011fb4:	6879      	ldr	r1, [r7, #4]
 8011fb6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011fba:	440b      	add	r3, r1
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	4413      	add	r3, r2
 8011fc0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011fc2:	69bb      	ldr	r3, [r7, #24]
 8011fc4:	f023 0307 	bic.w	r3, r3, #7
 8011fc8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011fca:	69bb      	ldr	r3, [r7, #24]
 8011fcc:	f003 0307 	and.w	r3, r3, #7
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d00d      	beq.n	8011ff0 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8011fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fd8:	b672      	cpsid	i
 8011fda:	f383 8811 	msr	BASEPRI, r3
 8011fde:	f3bf 8f6f 	isb	sy
 8011fe2:	f3bf 8f4f 	dsb	sy
 8011fe6:	b662      	cpsie	i
 8011fe8:	617b      	str	r3, [r7, #20]
}
 8011fea:	bf00      	nop
 8011fec:	bf00      	nop
 8011fee:	e7fd      	b.n	8011fec <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011ff0:	68bb      	ldr	r3, [r7, #8]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d01f      	beq.n	8012036 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	61fb      	str	r3, [r7, #28]
 8011ffa:	e012      	b.n	8012022 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011ffc:	68ba      	ldr	r2, [r7, #8]
 8011ffe:	69fb      	ldr	r3, [r7, #28]
 8012000:	4413      	add	r3, r2
 8012002:	7819      	ldrb	r1, [r3, #0]
 8012004:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012006:	69fb      	ldr	r3, [r7, #28]
 8012008:	4413      	add	r3, r2
 801200a:	3334      	adds	r3, #52	@ 0x34
 801200c:	460a      	mov	r2, r1
 801200e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012010:	68ba      	ldr	r2, [r7, #8]
 8012012:	69fb      	ldr	r3, [r7, #28]
 8012014:	4413      	add	r3, r2
 8012016:	781b      	ldrb	r3, [r3, #0]
 8012018:	2b00      	cmp	r3, #0
 801201a:	d006      	beq.n	801202a <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801201c:	69fb      	ldr	r3, [r7, #28]
 801201e:	3301      	adds	r3, #1
 8012020:	61fb      	str	r3, [r7, #28]
 8012022:	69fb      	ldr	r3, [r7, #28]
 8012024:	2b0f      	cmp	r3, #15
 8012026:	d9e9      	bls.n	8011ffc <prvInitialiseNewTask+0x6a>
 8012028:	e000      	b.n	801202c <prvInitialiseNewTask+0x9a>
			{
				break;
 801202a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801202c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801202e:	2200      	movs	r2, #0
 8012030:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012034:	e003      	b.n	801203e <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012038:	2200      	movs	r2, #0
 801203a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012040:	2b06      	cmp	r3, #6
 8012042:	d901      	bls.n	8012048 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012044:	2306      	movs	r3, #6
 8012046:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801204a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801204c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801204e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012050:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012052:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012056:	2200      	movs	r2, #0
 8012058:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801205a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801205c:	3304      	adds	r3, #4
 801205e:	4618      	mov	r0, r3
 8012060:	f7fe fe46 	bl	8010cf0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012066:	3318      	adds	r3, #24
 8012068:	4618      	mov	r0, r3
 801206a:	f7fe fe41 	bl	8010cf0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801206e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012070:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012072:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012076:	f1c3 0207 	rsb	r2, r3, #7
 801207a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801207c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801207e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012082:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8012084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012086:	2200      	movs	r2, #0
 8012088:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801208a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801208c:	2200      	movs	r2, #0
 801208e:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012092:	2200      	movs	r2, #0
 8012094:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012098:	683a      	ldr	r2, [r7, #0]
 801209a:	68f9      	ldr	r1, [r7, #12]
 801209c:	69b8      	ldr	r0, [r7, #24]
 801209e:	f000 ff5b 	bl	8012f58 <pxPortInitialiseStack>
 80120a2:	4602      	mov	r2, r0
 80120a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80120a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d002      	beq.n	80120b4 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80120ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80120b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80120b4:	bf00      	nop
 80120b6:	3720      	adds	r7, #32
 80120b8:	46bd      	mov	sp, r7
 80120ba:	bd80      	pop	{r7, pc}

080120bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b082      	sub	sp, #8
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80120c4:	f001 f85a 	bl	801317c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80120c8:	4b2a      	ldr	r3, [pc, #168]	@ (8012174 <prvAddNewTaskToReadyList+0xb8>)
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	3301      	adds	r3, #1
 80120ce:	4a29      	ldr	r2, [pc, #164]	@ (8012174 <prvAddNewTaskToReadyList+0xb8>)
 80120d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80120d2:	4b29      	ldr	r3, [pc, #164]	@ (8012178 <prvAddNewTaskToReadyList+0xbc>)
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d109      	bne.n	80120ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80120da:	4a27      	ldr	r2, [pc, #156]	@ (8012178 <prvAddNewTaskToReadyList+0xbc>)
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80120e0:	4b24      	ldr	r3, [pc, #144]	@ (8012174 <prvAddNewTaskToReadyList+0xb8>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	d110      	bne.n	801210a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80120e8:	f000 fc32 	bl	8012950 <prvInitialiseTaskLists>
 80120ec:	e00d      	b.n	801210a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80120ee:	4b23      	ldr	r3, [pc, #140]	@ (801217c <prvAddNewTaskToReadyList+0xc0>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d109      	bne.n	801210a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80120f6:	4b20      	ldr	r3, [pc, #128]	@ (8012178 <prvAddNewTaskToReadyList+0xbc>)
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012100:	429a      	cmp	r2, r3
 8012102:	d802      	bhi.n	801210a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012104:	4a1c      	ldr	r2, [pc, #112]	@ (8012178 <prvAddNewTaskToReadyList+0xbc>)
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801210a:	4b1d      	ldr	r3, [pc, #116]	@ (8012180 <prvAddNewTaskToReadyList+0xc4>)
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	3301      	adds	r3, #1
 8012110:	4a1b      	ldr	r2, [pc, #108]	@ (8012180 <prvAddNewTaskToReadyList+0xc4>)
 8012112:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012118:	2201      	movs	r2, #1
 801211a:	409a      	lsls	r2, r3
 801211c:	4b19      	ldr	r3, [pc, #100]	@ (8012184 <prvAddNewTaskToReadyList+0xc8>)
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	4313      	orrs	r3, r2
 8012122:	4a18      	ldr	r2, [pc, #96]	@ (8012184 <prvAddNewTaskToReadyList+0xc8>)
 8012124:	6013      	str	r3, [r2, #0]
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801212a:	4613      	mov	r3, r2
 801212c:	009b      	lsls	r3, r3, #2
 801212e:	4413      	add	r3, r2
 8012130:	009b      	lsls	r3, r3, #2
 8012132:	4a15      	ldr	r2, [pc, #84]	@ (8012188 <prvAddNewTaskToReadyList+0xcc>)
 8012134:	441a      	add	r2, r3
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	3304      	adds	r3, #4
 801213a:	4619      	mov	r1, r3
 801213c:	4610      	mov	r0, r2
 801213e:	f7fe fde4 	bl	8010d0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012142:	f001 f851 	bl	80131e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012146:	4b0d      	ldr	r3, [pc, #52]	@ (801217c <prvAddNewTaskToReadyList+0xc0>)
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d00e      	beq.n	801216c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801214e:	4b0a      	ldr	r3, [pc, #40]	@ (8012178 <prvAddNewTaskToReadyList+0xbc>)
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012158:	429a      	cmp	r2, r3
 801215a:	d207      	bcs.n	801216c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801215c:	4b0b      	ldr	r3, [pc, #44]	@ (801218c <prvAddNewTaskToReadyList+0xd0>)
 801215e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012162:	601a      	str	r2, [r3, #0]
 8012164:	f3bf 8f4f 	dsb	sy
 8012168:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801216c:	bf00      	nop
 801216e:	3708      	adds	r7, #8
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}
 8012174:	20001410 	.word	0x20001410
 8012178:	20001310 	.word	0x20001310
 801217c:	2000141c 	.word	0x2000141c
 8012180:	2000142c 	.word	0x2000142c
 8012184:	20001418 	.word	0x20001418
 8012188:	20001314 	.word	0x20001314
 801218c:	e000ed04 	.word	0xe000ed04

08012190 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012198:	2300      	movs	r3, #0
 801219a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d01a      	beq.n	80121d8 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80121a2:	4b15      	ldr	r3, [pc, #84]	@ (80121f8 <vTaskDelay+0x68>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d00d      	beq.n	80121c6 <vTaskDelay+0x36>
	__asm volatile
 80121aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121ae:	b672      	cpsid	i
 80121b0:	f383 8811 	msr	BASEPRI, r3
 80121b4:	f3bf 8f6f 	isb	sy
 80121b8:	f3bf 8f4f 	dsb	sy
 80121bc:	b662      	cpsie	i
 80121be:	60bb      	str	r3, [r7, #8]
}
 80121c0:	bf00      	nop
 80121c2:	bf00      	nop
 80121c4:	e7fd      	b.n	80121c2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80121c6:	f000 f881 	bl	80122cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80121ca:	2100      	movs	r1, #0
 80121cc:	6878      	ldr	r0, [r7, #4]
 80121ce:	f000 fe5d 	bl	8012e8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80121d2:	f000 f889 	bl	80122e8 <xTaskResumeAll>
 80121d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d107      	bne.n	80121ee <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80121de:	4b07      	ldr	r3, [pc, #28]	@ (80121fc <vTaskDelay+0x6c>)
 80121e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80121e4:	601a      	str	r2, [r3, #0]
 80121e6:	f3bf 8f4f 	dsb	sy
 80121ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80121ee:	bf00      	nop
 80121f0:	3710      	adds	r7, #16
 80121f2:	46bd      	mov	sp, r7
 80121f4:	bd80      	pop	{r7, pc}
 80121f6:	bf00      	nop
 80121f8:	20001438 	.word	0x20001438
 80121fc:	e000ed04 	.word	0xe000ed04

08012200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b08a      	sub	sp, #40	@ 0x28
 8012204:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012206:	2300      	movs	r3, #0
 8012208:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801220a:	2300      	movs	r3, #0
 801220c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801220e:	463a      	mov	r2, r7
 8012210:	1d39      	adds	r1, r7, #4
 8012212:	f107 0308 	add.w	r3, r7, #8
 8012216:	4618      	mov	r0, r3
 8012218:	f7ee f9b2 	bl	8000580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801221c:	6839      	ldr	r1, [r7, #0]
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	68ba      	ldr	r2, [r7, #8]
 8012222:	9202      	str	r2, [sp, #8]
 8012224:	9301      	str	r3, [sp, #4]
 8012226:	2300      	movs	r3, #0
 8012228:	9300      	str	r3, [sp, #0]
 801222a:	2300      	movs	r3, #0
 801222c:	460a      	mov	r2, r1
 801222e:	4921      	ldr	r1, [pc, #132]	@ (80122b4 <vTaskStartScheduler+0xb4>)
 8012230:	4821      	ldr	r0, [pc, #132]	@ (80122b8 <vTaskStartScheduler+0xb8>)
 8012232:	f7ff fe03 	bl	8011e3c <xTaskCreateStatic>
 8012236:	4603      	mov	r3, r0
 8012238:	4a20      	ldr	r2, [pc, #128]	@ (80122bc <vTaskStartScheduler+0xbc>)
 801223a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801223c:	4b1f      	ldr	r3, [pc, #124]	@ (80122bc <vTaskStartScheduler+0xbc>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d002      	beq.n	801224a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012244:	2301      	movs	r3, #1
 8012246:	617b      	str	r3, [r7, #20]
 8012248:	e001      	b.n	801224e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801224a:	2300      	movs	r3, #0
 801224c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801224e:	697b      	ldr	r3, [r7, #20]
 8012250:	2b01      	cmp	r3, #1
 8012252:	d118      	bne.n	8012286 <vTaskStartScheduler+0x86>
	__asm volatile
 8012254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012258:	b672      	cpsid	i
 801225a:	f383 8811 	msr	BASEPRI, r3
 801225e:	f3bf 8f6f 	isb	sy
 8012262:	f3bf 8f4f 	dsb	sy
 8012266:	b662      	cpsie	i
 8012268:	613b      	str	r3, [r7, #16]
}
 801226a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801226c:	4b14      	ldr	r3, [pc, #80]	@ (80122c0 <vTaskStartScheduler+0xc0>)
 801226e:	f04f 32ff 	mov.w	r2, #4294967295
 8012272:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012274:	4b13      	ldr	r3, [pc, #76]	@ (80122c4 <vTaskStartScheduler+0xc4>)
 8012276:	2201      	movs	r2, #1
 8012278:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801227a:	4b13      	ldr	r3, [pc, #76]	@ (80122c8 <vTaskStartScheduler+0xc8>)
 801227c:	2200      	movs	r2, #0
 801227e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012280:	f000 fefe 	bl	8013080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012284:	e011      	b.n	80122aa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012286:	697b      	ldr	r3, [r7, #20]
 8012288:	f1b3 3fff 	cmp.w	r3, #4294967295
 801228c:	d10d      	bne.n	80122aa <vTaskStartScheduler+0xaa>
	__asm volatile
 801228e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012292:	b672      	cpsid	i
 8012294:	f383 8811 	msr	BASEPRI, r3
 8012298:	f3bf 8f6f 	isb	sy
 801229c:	f3bf 8f4f 	dsb	sy
 80122a0:	b662      	cpsie	i
 80122a2:	60fb      	str	r3, [r7, #12]
}
 80122a4:	bf00      	nop
 80122a6:	bf00      	nop
 80122a8:	e7fd      	b.n	80122a6 <vTaskStartScheduler+0xa6>
}
 80122aa:	bf00      	nop
 80122ac:	3718      	adds	r7, #24
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	08013a20 	.word	0x08013a20
 80122b8:	0801291d 	.word	0x0801291d
 80122bc:	20001434 	.word	0x20001434
 80122c0:	20001430 	.word	0x20001430
 80122c4:	2000141c 	.word	0x2000141c
 80122c8:	20001414 	.word	0x20001414

080122cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80122cc:	b480      	push	{r7}
 80122ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80122d0:	4b04      	ldr	r3, [pc, #16]	@ (80122e4 <vTaskSuspendAll+0x18>)
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	3301      	adds	r3, #1
 80122d6:	4a03      	ldr	r2, [pc, #12]	@ (80122e4 <vTaskSuspendAll+0x18>)
 80122d8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80122da:	bf00      	nop
 80122dc:	46bd      	mov	sp, r7
 80122de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e2:	4770      	bx	lr
 80122e4:	20001438 	.word	0x20001438

080122e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b084      	sub	sp, #16
 80122ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80122ee:	2300      	movs	r3, #0
 80122f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80122f2:	2300      	movs	r3, #0
 80122f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80122f6:	4b43      	ldr	r3, [pc, #268]	@ (8012404 <xTaskResumeAll+0x11c>)
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d10d      	bne.n	801231a <xTaskResumeAll+0x32>
	__asm volatile
 80122fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012302:	b672      	cpsid	i
 8012304:	f383 8811 	msr	BASEPRI, r3
 8012308:	f3bf 8f6f 	isb	sy
 801230c:	f3bf 8f4f 	dsb	sy
 8012310:	b662      	cpsie	i
 8012312:	603b      	str	r3, [r7, #0]
}
 8012314:	bf00      	nop
 8012316:	bf00      	nop
 8012318:	e7fd      	b.n	8012316 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801231a:	f000 ff2f 	bl	801317c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801231e:	4b39      	ldr	r3, [pc, #228]	@ (8012404 <xTaskResumeAll+0x11c>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	3b01      	subs	r3, #1
 8012324:	4a37      	ldr	r2, [pc, #220]	@ (8012404 <xTaskResumeAll+0x11c>)
 8012326:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012328:	4b36      	ldr	r3, [pc, #216]	@ (8012404 <xTaskResumeAll+0x11c>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d161      	bne.n	80123f4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012330:	4b35      	ldr	r3, [pc, #212]	@ (8012408 <xTaskResumeAll+0x120>)
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d05d      	beq.n	80123f4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012338:	e02e      	b.n	8012398 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801233a:	4b34      	ldr	r3, [pc, #208]	@ (801240c <xTaskResumeAll+0x124>)
 801233c:	68db      	ldr	r3, [r3, #12]
 801233e:	68db      	ldr	r3, [r3, #12]
 8012340:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	3318      	adds	r3, #24
 8012346:	4618      	mov	r0, r3
 8012348:	f7fe fd3c 	bl	8010dc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	3304      	adds	r3, #4
 8012350:	4618      	mov	r0, r3
 8012352:	f7fe fd37 	bl	8010dc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801235a:	2201      	movs	r2, #1
 801235c:	409a      	lsls	r2, r3
 801235e:	4b2c      	ldr	r3, [pc, #176]	@ (8012410 <xTaskResumeAll+0x128>)
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	4313      	orrs	r3, r2
 8012364:	4a2a      	ldr	r2, [pc, #168]	@ (8012410 <xTaskResumeAll+0x128>)
 8012366:	6013      	str	r3, [r2, #0]
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801236c:	4613      	mov	r3, r2
 801236e:	009b      	lsls	r3, r3, #2
 8012370:	4413      	add	r3, r2
 8012372:	009b      	lsls	r3, r3, #2
 8012374:	4a27      	ldr	r2, [pc, #156]	@ (8012414 <xTaskResumeAll+0x12c>)
 8012376:	441a      	add	r2, r3
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	3304      	adds	r3, #4
 801237c:	4619      	mov	r1, r3
 801237e:	4610      	mov	r0, r2
 8012380:	f7fe fcc3 	bl	8010d0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012388:	4b23      	ldr	r3, [pc, #140]	@ (8012418 <xTaskResumeAll+0x130>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801238e:	429a      	cmp	r2, r3
 8012390:	d302      	bcc.n	8012398 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8012392:	4b22      	ldr	r3, [pc, #136]	@ (801241c <xTaskResumeAll+0x134>)
 8012394:	2201      	movs	r2, #1
 8012396:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012398:	4b1c      	ldr	r3, [pc, #112]	@ (801240c <xTaskResumeAll+0x124>)
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	2b00      	cmp	r3, #0
 801239e:	d1cc      	bne.n	801233a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d001      	beq.n	80123aa <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80123a6:	f000 fb73 	bl	8012a90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80123aa:	4b1d      	ldr	r3, [pc, #116]	@ (8012420 <xTaskResumeAll+0x138>)
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d010      	beq.n	80123d8 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80123b6:	f000 f859 	bl	801246c <xTaskIncrementTick>
 80123ba:	4603      	mov	r3, r0
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d002      	beq.n	80123c6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80123c0:	4b16      	ldr	r3, [pc, #88]	@ (801241c <xTaskResumeAll+0x134>)
 80123c2:	2201      	movs	r2, #1
 80123c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	3b01      	subs	r3, #1
 80123ca:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d1f1      	bne.n	80123b6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80123d2:	4b13      	ldr	r3, [pc, #76]	@ (8012420 <xTaskResumeAll+0x138>)
 80123d4:	2200      	movs	r2, #0
 80123d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80123d8:	4b10      	ldr	r3, [pc, #64]	@ (801241c <xTaskResumeAll+0x134>)
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d009      	beq.n	80123f4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80123e0:	2301      	movs	r3, #1
 80123e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80123e4:	4b0f      	ldr	r3, [pc, #60]	@ (8012424 <xTaskResumeAll+0x13c>)
 80123e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123ea:	601a      	str	r2, [r3, #0]
 80123ec:	f3bf 8f4f 	dsb	sy
 80123f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80123f4:	f000 fef8 	bl	80131e8 <vPortExitCritical>

	return xAlreadyYielded;
 80123f8:	68bb      	ldr	r3, [r7, #8]
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	3710      	adds	r7, #16
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}
 8012402:	bf00      	nop
 8012404:	20001438 	.word	0x20001438
 8012408:	20001410 	.word	0x20001410
 801240c:	200013d0 	.word	0x200013d0
 8012410:	20001418 	.word	0x20001418
 8012414:	20001314 	.word	0x20001314
 8012418:	20001310 	.word	0x20001310
 801241c:	20001424 	.word	0x20001424
 8012420:	20001420 	.word	0x20001420
 8012424:	e000ed04 	.word	0xe000ed04

08012428 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012428:	b480      	push	{r7}
 801242a:	b083      	sub	sp, #12
 801242c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801242e:	4b05      	ldr	r3, [pc, #20]	@ (8012444 <xTaskGetTickCount+0x1c>)
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012434:	687b      	ldr	r3, [r7, #4]
}
 8012436:	4618      	mov	r0, r3
 8012438:	370c      	adds	r7, #12
 801243a:	46bd      	mov	sp, r7
 801243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012440:	4770      	bx	lr
 8012442:	bf00      	nop
 8012444:	20001414 	.word	0x20001414

08012448 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b082      	sub	sp, #8
 801244c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801244e:	f000 ff7d 	bl	801334c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012452:	2300      	movs	r3, #0
 8012454:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012456:	4b04      	ldr	r3, [pc, #16]	@ (8012468 <xTaskGetTickCountFromISR+0x20>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801245c:	683b      	ldr	r3, [r7, #0]
}
 801245e:	4618      	mov	r0, r3
 8012460:	3708      	adds	r7, #8
 8012462:	46bd      	mov	sp, r7
 8012464:	bd80      	pop	{r7, pc}
 8012466:	bf00      	nop
 8012468:	20001414 	.word	0x20001414

0801246c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b086      	sub	sp, #24
 8012470:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012472:	2300      	movs	r3, #0
 8012474:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012476:	4b50      	ldr	r3, [pc, #320]	@ (80125b8 <xTaskIncrementTick+0x14c>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	2b00      	cmp	r3, #0
 801247c:	f040 808b 	bne.w	8012596 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012480:	4b4e      	ldr	r3, [pc, #312]	@ (80125bc <xTaskIncrementTick+0x150>)
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	3301      	adds	r3, #1
 8012486:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012488:	4a4c      	ldr	r2, [pc, #304]	@ (80125bc <xTaskIncrementTick+0x150>)
 801248a:	693b      	ldr	r3, [r7, #16]
 801248c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801248e:	693b      	ldr	r3, [r7, #16]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d123      	bne.n	80124dc <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8012494:	4b4a      	ldr	r3, [pc, #296]	@ (80125c0 <xTaskIncrementTick+0x154>)
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d00d      	beq.n	80124ba <xTaskIncrementTick+0x4e>
	__asm volatile
 801249e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124a2:	b672      	cpsid	i
 80124a4:	f383 8811 	msr	BASEPRI, r3
 80124a8:	f3bf 8f6f 	isb	sy
 80124ac:	f3bf 8f4f 	dsb	sy
 80124b0:	b662      	cpsie	i
 80124b2:	603b      	str	r3, [r7, #0]
}
 80124b4:	bf00      	nop
 80124b6:	bf00      	nop
 80124b8:	e7fd      	b.n	80124b6 <xTaskIncrementTick+0x4a>
 80124ba:	4b41      	ldr	r3, [pc, #260]	@ (80125c0 <xTaskIncrementTick+0x154>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	60fb      	str	r3, [r7, #12]
 80124c0:	4b40      	ldr	r3, [pc, #256]	@ (80125c4 <xTaskIncrementTick+0x158>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	4a3e      	ldr	r2, [pc, #248]	@ (80125c0 <xTaskIncrementTick+0x154>)
 80124c6:	6013      	str	r3, [r2, #0]
 80124c8:	4a3e      	ldr	r2, [pc, #248]	@ (80125c4 <xTaskIncrementTick+0x158>)
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	6013      	str	r3, [r2, #0]
 80124ce:	4b3e      	ldr	r3, [pc, #248]	@ (80125c8 <xTaskIncrementTick+0x15c>)
 80124d0:	681b      	ldr	r3, [r3, #0]
 80124d2:	3301      	adds	r3, #1
 80124d4:	4a3c      	ldr	r2, [pc, #240]	@ (80125c8 <xTaskIncrementTick+0x15c>)
 80124d6:	6013      	str	r3, [r2, #0]
 80124d8:	f000 fada 	bl	8012a90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80124dc:	4b3b      	ldr	r3, [pc, #236]	@ (80125cc <xTaskIncrementTick+0x160>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	693a      	ldr	r2, [r7, #16]
 80124e2:	429a      	cmp	r2, r3
 80124e4:	d348      	bcc.n	8012578 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80124e6:	4b36      	ldr	r3, [pc, #216]	@ (80125c0 <xTaskIncrementTick+0x154>)
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d104      	bne.n	80124fa <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124f0:	4b36      	ldr	r3, [pc, #216]	@ (80125cc <xTaskIncrementTick+0x160>)
 80124f2:	f04f 32ff 	mov.w	r2, #4294967295
 80124f6:	601a      	str	r2, [r3, #0]
					break;
 80124f8:	e03e      	b.n	8012578 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124fa:	4b31      	ldr	r3, [pc, #196]	@ (80125c0 <xTaskIncrementTick+0x154>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	68db      	ldr	r3, [r3, #12]
 8012500:	68db      	ldr	r3, [r3, #12]
 8012502:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012504:	68bb      	ldr	r3, [r7, #8]
 8012506:	685b      	ldr	r3, [r3, #4]
 8012508:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801250a:	693a      	ldr	r2, [r7, #16]
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	429a      	cmp	r2, r3
 8012510:	d203      	bcs.n	801251a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012512:	4a2e      	ldr	r2, [pc, #184]	@ (80125cc <xTaskIncrementTick+0x160>)
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012518:	e02e      	b.n	8012578 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801251a:	68bb      	ldr	r3, [r7, #8]
 801251c:	3304      	adds	r3, #4
 801251e:	4618      	mov	r0, r3
 8012520:	f7fe fc50 	bl	8010dc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012528:	2b00      	cmp	r3, #0
 801252a:	d004      	beq.n	8012536 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801252c:	68bb      	ldr	r3, [r7, #8]
 801252e:	3318      	adds	r3, #24
 8012530:	4618      	mov	r0, r3
 8012532:	f7fe fc47 	bl	8010dc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012536:	68bb      	ldr	r3, [r7, #8]
 8012538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801253a:	2201      	movs	r2, #1
 801253c:	409a      	lsls	r2, r3
 801253e:	4b24      	ldr	r3, [pc, #144]	@ (80125d0 <xTaskIncrementTick+0x164>)
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	4313      	orrs	r3, r2
 8012544:	4a22      	ldr	r2, [pc, #136]	@ (80125d0 <xTaskIncrementTick+0x164>)
 8012546:	6013      	str	r3, [r2, #0]
 8012548:	68bb      	ldr	r3, [r7, #8]
 801254a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801254c:	4613      	mov	r3, r2
 801254e:	009b      	lsls	r3, r3, #2
 8012550:	4413      	add	r3, r2
 8012552:	009b      	lsls	r3, r3, #2
 8012554:	4a1f      	ldr	r2, [pc, #124]	@ (80125d4 <xTaskIncrementTick+0x168>)
 8012556:	441a      	add	r2, r3
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	3304      	adds	r3, #4
 801255c:	4619      	mov	r1, r3
 801255e:	4610      	mov	r0, r2
 8012560:	f7fe fbd3 	bl	8010d0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012564:	68bb      	ldr	r3, [r7, #8]
 8012566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012568:	4b1b      	ldr	r3, [pc, #108]	@ (80125d8 <xTaskIncrementTick+0x16c>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801256e:	429a      	cmp	r2, r3
 8012570:	d3b9      	bcc.n	80124e6 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8012572:	2301      	movs	r3, #1
 8012574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012576:	e7b6      	b.n	80124e6 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012578:	4b17      	ldr	r3, [pc, #92]	@ (80125d8 <xTaskIncrementTick+0x16c>)
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801257e:	4915      	ldr	r1, [pc, #84]	@ (80125d4 <xTaskIncrementTick+0x168>)
 8012580:	4613      	mov	r3, r2
 8012582:	009b      	lsls	r3, r3, #2
 8012584:	4413      	add	r3, r2
 8012586:	009b      	lsls	r3, r3, #2
 8012588:	440b      	add	r3, r1
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	2b01      	cmp	r3, #1
 801258e:	d907      	bls.n	80125a0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8012590:	2301      	movs	r3, #1
 8012592:	617b      	str	r3, [r7, #20]
 8012594:	e004      	b.n	80125a0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012596:	4b11      	ldr	r3, [pc, #68]	@ (80125dc <xTaskIncrementTick+0x170>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	3301      	adds	r3, #1
 801259c:	4a0f      	ldr	r2, [pc, #60]	@ (80125dc <xTaskIncrementTick+0x170>)
 801259e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80125a0:	4b0f      	ldr	r3, [pc, #60]	@ (80125e0 <xTaskIncrementTick+0x174>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d001      	beq.n	80125ac <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80125a8:	2301      	movs	r3, #1
 80125aa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80125ac:	697b      	ldr	r3, [r7, #20]
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3718      	adds	r7, #24
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}
 80125b6:	bf00      	nop
 80125b8:	20001438 	.word	0x20001438
 80125bc:	20001414 	.word	0x20001414
 80125c0:	200013c8 	.word	0x200013c8
 80125c4:	200013cc 	.word	0x200013cc
 80125c8:	20001428 	.word	0x20001428
 80125cc:	20001430 	.word	0x20001430
 80125d0:	20001418 	.word	0x20001418
 80125d4:	20001314 	.word	0x20001314
 80125d8:	20001310 	.word	0x20001310
 80125dc:	20001420 	.word	0x20001420
 80125e0:	20001424 	.word	0x20001424

080125e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b088      	sub	sp, #32
 80125e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80125ea:	4b3b      	ldr	r3, [pc, #236]	@ (80126d8 <vTaskSwitchContext+0xf4>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d003      	beq.n	80125fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80125f2:	4b3a      	ldr	r3, [pc, #232]	@ (80126dc <vTaskSwitchContext+0xf8>)
 80125f4:	2201      	movs	r2, #1
 80125f6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80125f8:	e069      	b.n	80126ce <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80125fa:	4b38      	ldr	r3, [pc, #224]	@ (80126dc <vTaskSwitchContext+0xf8>)
 80125fc:	2200      	movs	r2, #0
 80125fe:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012600:	4b37      	ldr	r3, [pc, #220]	@ (80126e0 <vTaskSwitchContext+0xfc>)
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012606:	61fb      	str	r3, [r7, #28]
 8012608:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 801260c:	61bb      	str	r3, [r7, #24]
 801260e:	69fb      	ldr	r3, [r7, #28]
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	69ba      	ldr	r2, [r7, #24]
 8012614:	429a      	cmp	r2, r3
 8012616:	d111      	bne.n	801263c <vTaskSwitchContext+0x58>
 8012618:	69fb      	ldr	r3, [r7, #28]
 801261a:	3304      	adds	r3, #4
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	69ba      	ldr	r2, [r7, #24]
 8012620:	429a      	cmp	r2, r3
 8012622:	d10b      	bne.n	801263c <vTaskSwitchContext+0x58>
 8012624:	69fb      	ldr	r3, [r7, #28]
 8012626:	3308      	adds	r3, #8
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	69ba      	ldr	r2, [r7, #24]
 801262c:	429a      	cmp	r2, r3
 801262e:	d105      	bne.n	801263c <vTaskSwitchContext+0x58>
 8012630:	69fb      	ldr	r3, [r7, #28]
 8012632:	330c      	adds	r3, #12
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	69ba      	ldr	r2, [r7, #24]
 8012638:	429a      	cmp	r2, r3
 801263a:	d008      	beq.n	801264e <vTaskSwitchContext+0x6a>
 801263c:	4b28      	ldr	r3, [pc, #160]	@ (80126e0 <vTaskSwitchContext+0xfc>)
 801263e:	681a      	ldr	r2, [r3, #0]
 8012640:	4b27      	ldr	r3, [pc, #156]	@ (80126e0 <vTaskSwitchContext+0xfc>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	3334      	adds	r3, #52	@ 0x34
 8012646:	4619      	mov	r1, r3
 8012648:	4610      	mov	r0, r2
 801264a:	f7ed ff86 	bl	800055a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801264e:	4b25      	ldr	r3, [pc, #148]	@ (80126e4 <vTaskSwitchContext+0x100>)
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	fab3 f383 	clz	r3, r3
 801265a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801265c:	7afb      	ldrb	r3, [r7, #11]
 801265e:	f1c3 031f 	rsb	r3, r3, #31
 8012662:	617b      	str	r3, [r7, #20]
 8012664:	4920      	ldr	r1, [pc, #128]	@ (80126e8 <vTaskSwitchContext+0x104>)
 8012666:	697a      	ldr	r2, [r7, #20]
 8012668:	4613      	mov	r3, r2
 801266a:	009b      	lsls	r3, r3, #2
 801266c:	4413      	add	r3, r2
 801266e:	009b      	lsls	r3, r3, #2
 8012670:	440b      	add	r3, r1
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d10d      	bne.n	8012694 <vTaskSwitchContext+0xb0>
	__asm volatile
 8012678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801267c:	b672      	cpsid	i
 801267e:	f383 8811 	msr	BASEPRI, r3
 8012682:	f3bf 8f6f 	isb	sy
 8012686:	f3bf 8f4f 	dsb	sy
 801268a:	b662      	cpsie	i
 801268c:	607b      	str	r3, [r7, #4]
}
 801268e:	bf00      	nop
 8012690:	bf00      	nop
 8012692:	e7fd      	b.n	8012690 <vTaskSwitchContext+0xac>
 8012694:	697a      	ldr	r2, [r7, #20]
 8012696:	4613      	mov	r3, r2
 8012698:	009b      	lsls	r3, r3, #2
 801269a:	4413      	add	r3, r2
 801269c:	009b      	lsls	r3, r3, #2
 801269e:	4a12      	ldr	r2, [pc, #72]	@ (80126e8 <vTaskSwitchContext+0x104>)
 80126a0:	4413      	add	r3, r2
 80126a2:	613b      	str	r3, [r7, #16]
 80126a4:	693b      	ldr	r3, [r7, #16]
 80126a6:	685b      	ldr	r3, [r3, #4]
 80126a8:	685a      	ldr	r2, [r3, #4]
 80126aa:	693b      	ldr	r3, [r7, #16]
 80126ac:	605a      	str	r2, [r3, #4]
 80126ae:	693b      	ldr	r3, [r7, #16]
 80126b0:	685a      	ldr	r2, [r3, #4]
 80126b2:	693b      	ldr	r3, [r7, #16]
 80126b4:	3308      	adds	r3, #8
 80126b6:	429a      	cmp	r2, r3
 80126b8:	d104      	bne.n	80126c4 <vTaskSwitchContext+0xe0>
 80126ba:	693b      	ldr	r3, [r7, #16]
 80126bc:	685b      	ldr	r3, [r3, #4]
 80126be:	685a      	ldr	r2, [r3, #4]
 80126c0:	693b      	ldr	r3, [r7, #16]
 80126c2:	605a      	str	r2, [r3, #4]
 80126c4:	693b      	ldr	r3, [r7, #16]
 80126c6:	685b      	ldr	r3, [r3, #4]
 80126c8:	68db      	ldr	r3, [r3, #12]
 80126ca:	4a05      	ldr	r2, [pc, #20]	@ (80126e0 <vTaskSwitchContext+0xfc>)
 80126cc:	6013      	str	r3, [r2, #0]
}
 80126ce:	bf00      	nop
 80126d0:	3720      	adds	r7, #32
 80126d2:	46bd      	mov	sp, r7
 80126d4:	bd80      	pop	{r7, pc}
 80126d6:	bf00      	nop
 80126d8:	20001438 	.word	0x20001438
 80126dc:	20001424 	.word	0x20001424
 80126e0:	20001310 	.word	0x20001310
 80126e4:	20001418 	.word	0x20001418
 80126e8:	20001314 	.word	0x20001314

080126ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80126ec:	b580      	push	{r7, lr}
 80126ee:	b084      	sub	sp, #16
 80126f0:	af00      	add	r7, sp, #0
 80126f2:	6078      	str	r0, [r7, #4]
 80126f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d10d      	bne.n	8012718 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80126fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012700:	b672      	cpsid	i
 8012702:	f383 8811 	msr	BASEPRI, r3
 8012706:	f3bf 8f6f 	isb	sy
 801270a:	f3bf 8f4f 	dsb	sy
 801270e:	b662      	cpsie	i
 8012710:	60fb      	str	r3, [r7, #12]
}
 8012712:	bf00      	nop
 8012714:	bf00      	nop
 8012716:	e7fd      	b.n	8012714 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012718:	4b07      	ldr	r3, [pc, #28]	@ (8012738 <vTaskPlaceOnEventList+0x4c>)
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	3318      	adds	r3, #24
 801271e:	4619      	mov	r1, r3
 8012720:	6878      	ldr	r0, [r7, #4]
 8012722:	f7fe fb16 	bl	8010d52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012726:	2101      	movs	r1, #1
 8012728:	6838      	ldr	r0, [r7, #0]
 801272a:	f000 fbaf 	bl	8012e8c <prvAddCurrentTaskToDelayedList>
}
 801272e:	bf00      	nop
 8012730:	3710      	adds	r7, #16
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}
 8012736:	bf00      	nop
 8012738:	20001310 	.word	0x20001310

0801273c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b086      	sub	sp, #24
 8012740:	af00      	add	r7, sp, #0
 8012742:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	68db      	ldr	r3, [r3, #12]
 8012748:	68db      	ldr	r3, [r3, #12]
 801274a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801274c:	693b      	ldr	r3, [r7, #16]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d10d      	bne.n	801276e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8012752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012756:	b672      	cpsid	i
 8012758:	f383 8811 	msr	BASEPRI, r3
 801275c:	f3bf 8f6f 	isb	sy
 8012760:	f3bf 8f4f 	dsb	sy
 8012764:	b662      	cpsie	i
 8012766:	60fb      	str	r3, [r7, #12]
}
 8012768:	bf00      	nop
 801276a:	bf00      	nop
 801276c:	e7fd      	b.n	801276a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801276e:	693b      	ldr	r3, [r7, #16]
 8012770:	3318      	adds	r3, #24
 8012772:	4618      	mov	r0, r3
 8012774:	f7fe fb26 	bl	8010dc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012778:	4b1d      	ldr	r3, [pc, #116]	@ (80127f0 <xTaskRemoveFromEventList+0xb4>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d11c      	bne.n	80127ba <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012780:	693b      	ldr	r3, [r7, #16]
 8012782:	3304      	adds	r3, #4
 8012784:	4618      	mov	r0, r3
 8012786:	f7fe fb1d 	bl	8010dc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801278a:	693b      	ldr	r3, [r7, #16]
 801278c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801278e:	2201      	movs	r2, #1
 8012790:	409a      	lsls	r2, r3
 8012792:	4b18      	ldr	r3, [pc, #96]	@ (80127f4 <xTaskRemoveFromEventList+0xb8>)
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	4313      	orrs	r3, r2
 8012798:	4a16      	ldr	r2, [pc, #88]	@ (80127f4 <xTaskRemoveFromEventList+0xb8>)
 801279a:	6013      	str	r3, [r2, #0]
 801279c:	693b      	ldr	r3, [r7, #16]
 801279e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127a0:	4613      	mov	r3, r2
 80127a2:	009b      	lsls	r3, r3, #2
 80127a4:	4413      	add	r3, r2
 80127a6:	009b      	lsls	r3, r3, #2
 80127a8:	4a13      	ldr	r2, [pc, #76]	@ (80127f8 <xTaskRemoveFromEventList+0xbc>)
 80127aa:	441a      	add	r2, r3
 80127ac:	693b      	ldr	r3, [r7, #16]
 80127ae:	3304      	adds	r3, #4
 80127b0:	4619      	mov	r1, r3
 80127b2:	4610      	mov	r0, r2
 80127b4:	f7fe faa9 	bl	8010d0a <vListInsertEnd>
 80127b8:	e005      	b.n	80127c6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80127ba:	693b      	ldr	r3, [r7, #16]
 80127bc:	3318      	adds	r3, #24
 80127be:	4619      	mov	r1, r3
 80127c0:	480e      	ldr	r0, [pc, #56]	@ (80127fc <xTaskRemoveFromEventList+0xc0>)
 80127c2:	f7fe faa2 	bl	8010d0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80127c6:	693b      	ldr	r3, [r7, #16]
 80127c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127ca:	4b0d      	ldr	r3, [pc, #52]	@ (8012800 <xTaskRemoveFromEventList+0xc4>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127d0:	429a      	cmp	r2, r3
 80127d2:	d905      	bls.n	80127e0 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80127d4:	2301      	movs	r3, #1
 80127d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80127d8:	4b0a      	ldr	r3, [pc, #40]	@ (8012804 <xTaskRemoveFromEventList+0xc8>)
 80127da:	2201      	movs	r2, #1
 80127dc:	601a      	str	r2, [r3, #0]
 80127de:	e001      	b.n	80127e4 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80127e0:	2300      	movs	r3, #0
 80127e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80127e4:	697b      	ldr	r3, [r7, #20]
}
 80127e6:	4618      	mov	r0, r3
 80127e8:	3718      	adds	r7, #24
 80127ea:	46bd      	mov	sp, r7
 80127ec:	bd80      	pop	{r7, pc}
 80127ee:	bf00      	nop
 80127f0:	20001438 	.word	0x20001438
 80127f4:	20001418 	.word	0x20001418
 80127f8:	20001314 	.word	0x20001314
 80127fc:	200013d0 	.word	0x200013d0
 8012800:	20001310 	.word	0x20001310
 8012804:	20001424 	.word	0x20001424

08012808 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012808:	b480      	push	{r7}
 801280a:	b083      	sub	sp, #12
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012810:	4b06      	ldr	r3, [pc, #24]	@ (801282c <vTaskInternalSetTimeOutState+0x24>)
 8012812:	681a      	ldr	r2, [r3, #0]
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012818:	4b05      	ldr	r3, [pc, #20]	@ (8012830 <vTaskInternalSetTimeOutState+0x28>)
 801281a:	681a      	ldr	r2, [r3, #0]
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	605a      	str	r2, [r3, #4]
}
 8012820:	bf00      	nop
 8012822:	370c      	adds	r7, #12
 8012824:	46bd      	mov	sp, r7
 8012826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282a:	4770      	bx	lr
 801282c:	20001428 	.word	0x20001428
 8012830:	20001414 	.word	0x20001414

08012834 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012834:	b580      	push	{r7, lr}
 8012836:	b088      	sub	sp, #32
 8012838:	af00      	add	r7, sp, #0
 801283a:	6078      	str	r0, [r7, #4]
 801283c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d10d      	bne.n	8012860 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8012844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012848:	b672      	cpsid	i
 801284a:	f383 8811 	msr	BASEPRI, r3
 801284e:	f3bf 8f6f 	isb	sy
 8012852:	f3bf 8f4f 	dsb	sy
 8012856:	b662      	cpsie	i
 8012858:	613b      	str	r3, [r7, #16]
}
 801285a:	bf00      	nop
 801285c:	bf00      	nop
 801285e:	e7fd      	b.n	801285c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8012860:	683b      	ldr	r3, [r7, #0]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d10d      	bne.n	8012882 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8012866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801286a:	b672      	cpsid	i
 801286c:	f383 8811 	msr	BASEPRI, r3
 8012870:	f3bf 8f6f 	isb	sy
 8012874:	f3bf 8f4f 	dsb	sy
 8012878:	b662      	cpsie	i
 801287a:	60fb      	str	r3, [r7, #12]
}
 801287c:	bf00      	nop
 801287e:	bf00      	nop
 8012880:	e7fd      	b.n	801287e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8012882:	f000 fc7b 	bl	801317c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012886:	4b1d      	ldr	r3, [pc, #116]	@ (80128fc <xTaskCheckForTimeOut+0xc8>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	685b      	ldr	r3, [r3, #4]
 8012890:	69ba      	ldr	r2, [r7, #24]
 8012892:	1ad3      	subs	r3, r2, r3
 8012894:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012896:	683b      	ldr	r3, [r7, #0]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801289e:	d102      	bne.n	80128a6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80128a0:	2300      	movs	r3, #0
 80128a2:	61fb      	str	r3, [r7, #28]
 80128a4:	e023      	b.n	80128ee <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	4b15      	ldr	r3, [pc, #84]	@ (8012900 <xTaskCheckForTimeOut+0xcc>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	429a      	cmp	r2, r3
 80128b0:	d007      	beq.n	80128c2 <xTaskCheckForTimeOut+0x8e>
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	685b      	ldr	r3, [r3, #4]
 80128b6:	69ba      	ldr	r2, [r7, #24]
 80128b8:	429a      	cmp	r2, r3
 80128ba:	d302      	bcc.n	80128c2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80128bc:	2301      	movs	r3, #1
 80128be:	61fb      	str	r3, [r7, #28]
 80128c0:	e015      	b.n	80128ee <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	697a      	ldr	r2, [r7, #20]
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d20b      	bcs.n	80128e4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	681a      	ldr	r2, [r3, #0]
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	1ad2      	subs	r2, r2, r3
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80128d8:	6878      	ldr	r0, [r7, #4]
 80128da:	f7ff ff95 	bl	8012808 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80128de:	2300      	movs	r3, #0
 80128e0:	61fb      	str	r3, [r7, #28]
 80128e2:	e004      	b.n	80128ee <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80128e4:	683b      	ldr	r3, [r7, #0]
 80128e6:	2200      	movs	r2, #0
 80128e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80128ea:	2301      	movs	r3, #1
 80128ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80128ee:	f000 fc7b 	bl	80131e8 <vPortExitCritical>

	return xReturn;
 80128f2:	69fb      	ldr	r3, [r7, #28]
}
 80128f4:	4618      	mov	r0, r3
 80128f6:	3720      	adds	r7, #32
 80128f8:	46bd      	mov	sp, r7
 80128fa:	bd80      	pop	{r7, pc}
 80128fc:	20001414 	.word	0x20001414
 8012900:	20001428 	.word	0x20001428

08012904 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012904:	b480      	push	{r7}
 8012906:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012908:	4b03      	ldr	r3, [pc, #12]	@ (8012918 <vTaskMissedYield+0x14>)
 801290a:	2201      	movs	r2, #1
 801290c:	601a      	str	r2, [r3, #0]
}
 801290e:	bf00      	nop
 8012910:	46bd      	mov	sp, r7
 8012912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012916:	4770      	bx	lr
 8012918:	20001424 	.word	0x20001424

0801291c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801291c:	b580      	push	{r7, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012924:	f000 f854 	bl	80129d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012928:	4b07      	ldr	r3, [pc, #28]	@ (8012948 <prvIdleTask+0x2c>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2b01      	cmp	r3, #1
 801292e:	d907      	bls.n	8012940 <prvIdleTask+0x24>
			{
				taskYIELD();
 8012930:	4b06      	ldr	r3, [pc, #24]	@ (801294c <prvIdleTask+0x30>)
 8012932:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012936:	601a      	str	r2, [r3, #0]
 8012938:	f3bf 8f4f 	dsb	sy
 801293c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8012940:	f7ed fe04 	bl	800054c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8012944:	e7ee      	b.n	8012924 <prvIdleTask+0x8>
 8012946:	bf00      	nop
 8012948:	20001314 	.word	0x20001314
 801294c:	e000ed04 	.word	0xe000ed04

08012950 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b082      	sub	sp, #8
 8012954:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012956:	2300      	movs	r3, #0
 8012958:	607b      	str	r3, [r7, #4]
 801295a:	e00c      	b.n	8012976 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801295c:	687a      	ldr	r2, [r7, #4]
 801295e:	4613      	mov	r3, r2
 8012960:	009b      	lsls	r3, r3, #2
 8012962:	4413      	add	r3, r2
 8012964:	009b      	lsls	r3, r3, #2
 8012966:	4a12      	ldr	r2, [pc, #72]	@ (80129b0 <prvInitialiseTaskLists+0x60>)
 8012968:	4413      	add	r3, r2
 801296a:	4618      	mov	r0, r3
 801296c:	f7fe f9a0 	bl	8010cb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	3301      	adds	r3, #1
 8012974:	607b      	str	r3, [r7, #4]
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	2b06      	cmp	r3, #6
 801297a:	d9ef      	bls.n	801295c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801297c:	480d      	ldr	r0, [pc, #52]	@ (80129b4 <prvInitialiseTaskLists+0x64>)
 801297e:	f7fe f997 	bl	8010cb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012982:	480d      	ldr	r0, [pc, #52]	@ (80129b8 <prvInitialiseTaskLists+0x68>)
 8012984:	f7fe f994 	bl	8010cb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012988:	480c      	ldr	r0, [pc, #48]	@ (80129bc <prvInitialiseTaskLists+0x6c>)
 801298a:	f7fe f991 	bl	8010cb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801298e:	480c      	ldr	r0, [pc, #48]	@ (80129c0 <prvInitialiseTaskLists+0x70>)
 8012990:	f7fe f98e 	bl	8010cb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012994:	480b      	ldr	r0, [pc, #44]	@ (80129c4 <prvInitialiseTaskLists+0x74>)
 8012996:	f7fe f98b 	bl	8010cb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801299a:	4b0b      	ldr	r3, [pc, #44]	@ (80129c8 <prvInitialiseTaskLists+0x78>)
 801299c:	4a05      	ldr	r2, [pc, #20]	@ (80129b4 <prvInitialiseTaskLists+0x64>)
 801299e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80129a0:	4b0a      	ldr	r3, [pc, #40]	@ (80129cc <prvInitialiseTaskLists+0x7c>)
 80129a2:	4a05      	ldr	r2, [pc, #20]	@ (80129b8 <prvInitialiseTaskLists+0x68>)
 80129a4:	601a      	str	r2, [r3, #0]
}
 80129a6:	bf00      	nop
 80129a8:	3708      	adds	r7, #8
 80129aa:	46bd      	mov	sp, r7
 80129ac:	bd80      	pop	{r7, pc}
 80129ae:	bf00      	nop
 80129b0:	20001314 	.word	0x20001314
 80129b4:	200013a0 	.word	0x200013a0
 80129b8:	200013b4 	.word	0x200013b4
 80129bc:	200013d0 	.word	0x200013d0
 80129c0:	200013e4 	.word	0x200013e4
 80129c4:	200013fc 	.word	0x200013fc
 80129c8:	200013c8 	.word	0x200013c8
 80129cc:	200013cc 	.word	0x200013cc

080129d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b082      	sub	sp, #8
 80129d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80129d6:	e019      	b.n	8012a0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80129d8:	f000 fbd0 	bl	801317c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80129dc:	4b10      	ldr	r3, [pc, #64]	@ (8012a20 <prvCheckTasksWaitingTermination+0x50>)
 80129de:	68db      	ldr	r3, [r3, #12]
 80129e0:	68db      	ldr	r3, [r3, #12]
 80129e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	3304      	adds	r3, #4
 80129e8:	4618      	mov	r0, r3
 80129ea:	f7fe f9eb 	bl	8010dc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80129ee:	4b0d      	ldr	r3, [pc, #52]	@ (8012a24 <prvCheckTasksWaitingTermination+0x54>)
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	3b01      	subs	r3, #1
 80129f4:	4a0b      	ldr	r2, [pc, #44]	@ (8012a24 <prvCheckTasksWaitingTermination+0x54>)
 80129f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80129f8:	4b0b      	ldr	r3, [pc, #44]	@ (8012a28 <prvCheckTasksWaitingTermination+0x58>)
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	3b01      	subs	r3, #1
 80129fe:	4a0a      	ldr	r2, [pc, #40]	@ (8012a28 <prvCheckTasksWaitingTermination+0x58>)
 8012a00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012a02:	f000 fbf1 	bl	80131e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f000 f810 	bl	8012a2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012a0c:	4b06      	ldr	r3, [pc, #24]	@ (8012a28 <prvCheckTasksWaitingTermination+0x58>)
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d1e1      	bne.n	80129d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012a14:	bf00      	nop
 8012a16:	bf00      	nop
 8012a18:	3708      	adds	r7, #8
 8012a1a:	46bd      	mov	sp, r7
 8012a1c:	bd80      	pop	{r7, pc}
 8012a1e:	bf00      	nop
 8012a20:	200013e4 	.word	0x200013e4
 8012a24:	20001410 	.word	0x20001410
 8012a28:	200013f8 	.word	0x200013f8

08012a2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012a2c:	b580      	push	{r7, lr}
 8012a2e:	b084      	sub	sp, #16
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d108      	bne.n	8012a50 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a42:	4618      	mov	r0, r3
 8012a44:	f000 fd9a 	bl	801357c <vPortFree>
				vPortFree( pxTCB );
 8012a48:	6878      	ldr	r0, [r7, #4]
 8012a4a:	f000 fd97 	bl	801357c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012a4e:	e01b      	b.n	8012a88 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8012a56:	2b01      	cmp	r3, #1
 8012a58:	d103      	bne.n	8012a62 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012a5a:	6878      	ldr	r0, [r7, #4]
 8012a5c:	f000 fd8e 	bl	801357c <vPortFree>
	}
 8012a60:	e012      	b.n	8012a88 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8012a68:	2b02      	cmp	r3, #2
 8012a6a:	d00d      	beq.n	8012a88 <prvDeleteTCB+0x5c>
	__asm volatile
 8012a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a70:	b672      	cpsid	i
 8012a72:	f383 8811 	msr	BASEPRI, r3
 8012a76:	f3bf 8f6f 	isb	sy
 8012a7a:	f3bf 8f4f 	dsb	sy
 8012a7e:	b662      	cpsie	i
 8012a80:	60fb      	str	r3, [r7, #12]
}
 8012a82:	bf00      	nop
 8012a84:	bf00      	nop
 8012a86:	e7fd      	b.n	8012a84 <prvDeleteTCB+0x58>
	}
 8012a88:	bf00      	nop
 8012a8a:	3710      	adds	r7, #16
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	bd80      	pop	{r7, pc}

08012a90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012a90:	b480      	push	{r7}
 8012a92:	b083      	sub	sp, #12
 8012a94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012a96:	4b0c      	ldr	r3, [pc, #48]	@ (8012ac8 <prvResetNextTaskUnblockTime+0x38>)
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d104      	bne.n	8012aaa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8012acc <prvResetNextTaskUnblockTime+0x3c>)
 8012aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8012aa6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012aa8:	e008      	b.n	8012abc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012aaa:	4b07      	ldr	r3, [pc, #28]	@ (8012ac8 <prvResetNextTaskUnblockTime+0x38>)
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	68db      	ldr	r3, [r3, #12]
 8012ab0:	68db      	ldr	r3, [r3, #12]
 8012ab2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	685b      	ldr	r3, [r3, #4]
 8012ab8:	4a04      	ldr	r2, [pc, #16]	@ (8012acc <prvResetNextTaskUnblockTime+0x3c>)
 8012aba:	6013      	str	r3, [r2, #0]
}
 8012abc:	bf00      	nop
 8012abe:	370c      	adds	r7, #12
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac6:	4770      	bx	lr
 8012ac8:	200013c8 	.word	0x200013c8
 8012acc:	20001430 	.word	0x20001430

08012ad0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012ad0:	b480      	push	{r7}
 8012ad2:	b083      	sub	sp, #12
 8012ad4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8012b04 <xTaskGetSchedulerState+0x34>)
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d102      	bne.n	8012ae4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012ade:	2301      	movs	r3, #1
 8012ae0:	607b      	str	r3, [r7, #4]
 8012ae2:	e008      	b.n	8012af6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ae4:	4b08      	ldr	r3, [pc, #32]	@ (8012b08 <xTaskGetSchedulerState+0x38>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d102      	bne.n	8012af2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012aec:	2302      	movs	r3, #2
 8012aee:	607b      	str	r3, [r7, #4]
 8012af0:	e001      	b.n	8012af6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012af2:	2300      	movs	r3, #0
 8012af4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012af6:	687b      	ldr	r3, [r7, #4]
	}
 8012af8:	4618      	mov	r0, r3
 8012afa:	370c      	adds	r7, #12
 8012afc:	46bd      	mov	sp, r7
 8012afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b02:	4770      	bx	lr
 8012b04:	2000141c 	.word	0x2000141c
 8012b08:	20001438 	.word	0x20001438

08012b0c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b084      	sub	sp, #16
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012b18:	2300      	movs	r3, #0
 8012b1a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d069      	beq.n	8012bf6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b26:	4b36      	ldr	r3, [pc, #216]	@ (8012c00 <xTaskPriorityInherit+0xf4>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b2c:	429a      	cmp	r2, r3
 8012b2e:	d259      	bcs.n	8012be4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012b30:	68bb      	ldr	r3, [r7, #8]
 8012b32:	699b      	ldr	r3, [r3, #24]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	db06      	blt.n	8012b46 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b38:	4b31      	ldr	r3, [pc, #196]	@ (8012c00 <xTaskPriorityInherit+0xf4>)
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b3e:	f1c3 0207 	rsb	r2, r3, #7
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	6959      	ldr	r1, [r3, #20]
 8012b4a:	68bb      	ldr	r3, [r7, #8]
 8012b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b4e:	4613      	mov	r3, r2
 8012b50:	009b      	lsls	r3, r3, #2
 8012b52:	4413      	add	r3, r2
 8012b54:	009b      	lsls	r3, r3, #2
 8012b56:	4a2b      	ldr	r2, [pc, #172]	@ (8012c04 <xTaskPriorityInherit+0xf8>)
 8012b58:	4413      	add	r3, r2
 8012b5a:	4299      	cmp	r1, r3
 8012b5c:	d13a      	bne.n	8012bd4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	3304      	adds	r3, #4
 8012b62:	4618      	mov	r0, r3
 8012b64:	f7fe f92e 	bl	8010dc4 <uxListRemove>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d115      	bne.n	8012b9a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b72:	4924      	ldr	r1, [pc, #144]	@ (8012c04 <xTaskPriorityInherit+0xf8>)
 8012b74:	4613      	mov	r3, r2
 8012b76:	009b      	lsls	r3, r3, #2
 8012b78:	4413      	add	r3, r2
 8012b7a:	009b      	lsls	r3, r3, #2
 8012b7c:	440b      	add	r3, r1
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d10a      	bne.n	8012b9a <xTaskPriorityInherit+0x8e>
 8012b84:	68bb      	ldr	r3, [r7, #8]
 8012b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b88:	2201      	movs	r2, #1
 8012b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8012b8e:	43da      	mvns	r2, r3
 8012b90:	4b1d      	ldr	r3, [pc, #116]	@ (8012c08 <xTaskPriorityInherit+0xfc>)
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	4013      	ands	r3, r2
 8012b96:	4a1c      	ldr	r2, [pc, #112]	@ (8012c08 <xTaskPriorityInherit+0xfc>)
 8012b98:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012b9a:	4b19      	ldr	r3, [pc, #100]	@ (8012c00 <xTaskPriorityInherit+0xf4>)
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ba0:	68bb      	ldr	r3, [r7, #8]
 8012ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012ba4:	68bb      	ldr	r3, [r7, #8]
 8012ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ba8:	2201      	movs	r2, #1
 8012baa:	409a      	lsls	r2, r3
 8012bac:	4b16      	ldr	r3, [pc, #88]	@ (8012c08 <xTaskPriorityInherit+0xfc>)
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	4313      	orrs	r3, r2
 8012bb2:	4a15      	ldr	r2, [pc, #84]	@ (8012c08 <xTaskPriorityInherit+0xfc>)
 8012bb4:	6013      	str	r3, [r2, #0]
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bba:	4613      	mov	r3, r2
 8012bbc:	009b      	lsls	r3, r3, #2
 8012bbe:	4413      	add	r3, r2
 8012bc0:	009b      	lsls	r3, r3, #2
 8012bc2:	4a10      	ldr	r2, [pc, #64]	@ (8012c04 <xTaskPriorityInherit+0xf8>)
 8012bc4:	441a      	add	r2, r3
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	3304      	adds	r3, #4
 8012bca:	4619      	mov	r1, r3
 8012bcc:	4610      	mov	r0, r2
 8012bce:	f7fe f89c 	bl	8010d0a <vListInsertEnd>
 8012bd2:	e004      	b.n	8012bde <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8012c00 <xTaskPriorityInherit+0xf4>)
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bda:	68bb      	ldr	r3, [r7, #8]
 8012bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012bde:	2301      	movs	r3, #1
 8012be0:	60fb      	str	r3, [r7, #12]
 8012be2:	e008      	b.n	8012bf6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012be4:	68bb      	ldr	r3, [r7, #8]
 8012be6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012be8:	4b05      	ldr	r3, [pc, #20]	@ (8012c00 <xTaskPriorityInherit+0xf4>)
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bee:	429a      	cmp	r2, r3
 8012bf0:	d201      	bcs.n	8012bf6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012bf2:	2301      	movs	r3, #1
 8012bf4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012bf6:	68fb      	ldr	r3, [r7, #12]
	}
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	3710      	adds	r7, #16
 8012bfc:	46bd      	mov	sp, r7
 8012bfe:	bd80      	pop	{r7, pc}
 8012c00:	20001310 	.word	0x20001310
 8012c04:	20001314 	.word	0x20001314
 8012c08:	20001418 	.word	0x20001418

08012c0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b086      	sub	sp, #24
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012c18:	2300      	movs	r3, #0
 8012c1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d074      	beq.n	8012d0c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012c22:	4b3d      	ldr	r3, [pc, #244]	@ (8012d18 <xTaskPriorityDisinherit+0x10c>)
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	693a      	ldr	r2, [r7, #16]
 8012c28:	429a      	cmp	r2, r3
 8012c2a:	d00d      	beq.n	8012c48 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8012c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c30:	b672      	cpsid	i
 8012c32:	f383 8811 	msr	BASEPRI, r3
 8012c36:	f3bf 8f6f 	isb	sy
 8012c3a:	f3bf 8f4f 	dsb	sy
 8012c3e:	b662      	cpsie	i
 8012c40:	60fb      	str	r3, [r7, #12]
}
 8012c42:	bf00      	nop
 8012c44:	bf00      	nop
 8012c46:	e7fd      	b.n	8012c44 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8012c48:	693b      	ldr	r3, [r7, #16]
 8012c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d10d      	bne.n	8012c6c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8012c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c54:	b672      	cpsid	i
 8012c56:	f383 8811 	msr	BASEPRI, r3
 8012c5a:	f3bf 8f6f 	isb	sy
 8012c5e:	f3bf 8f4f 	dsb	sy
 8012c62:	b662      	cpsie	i
 8012c64:	60bb      	str	r3, [r7, #8]
}
 8012c66:	bf00      	nop
 8012c68:	bf00      	nop
 8012c6a:	e7fd      	b.n	8012c68 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8012c6c:	693b      	ldr	r3, [r7, #16]
 8012c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012c70:	1e5a      	subs	r2, r3, #1
 8012c72:	693b      	ldr	r3, [r7, #16]
 8012c74:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012c76:	693b      	ldr	r3, [r7, #16]
 8012c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c7a:	693b      	ldr	r3, [r7, #16]
 8012c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c7e:	429a      	cmp	r2, r3
 8012c80:	d044      	beq.n	8012d0c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012c82:	693b      	ldr	r3, [r7, #16]
 8012c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d140      	bne.n	8012d0c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c8a:	693b      	ldr	r3, [r7, #16]
 8012c8c:	3304      	adds	r3, #4
 8012c8e:	4618      	mov	r0, r3
 8012c90:	f7fe f898 	bl	8010dc4 <uxListRemove>
 8012c94:	4603      	mov	r3, r0
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d115      	bne.n	8012cc6 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012c9a:	693b      	ldr	r3, [r7, #16]
 8012c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c9e:	491f      	ldr	r1, [pc, #124]	@ (8012d1c <xTaskPriorityDisinherit+0x110>)
 8012ca0:	4613      	mov	r3, r2
 8012ca2:	009b      	lsls	r3, r3, #2
 8012ca4:	4413      	add	r3, r2
 8012ca6:	009b      	lsls	r3, r3, #2
 8012ca8:	440b      	add	r3, r1
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d10a      	bne.n	8012cc6 <xTaskPriorityDisinherit+0xba>
 8012cb0:	693b      	ldr	r3, [r7, #16]
 8012cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cb4:	2201      	movs	r2, #1
 8012cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8012cba:	43da      	mvns	r2, r3
 8012cbc:	4b18      	ldr	r3, [pc, #96]	@ (8012d20 <xTaskPriorityDisinherit+0x114>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	4013      	ands	r3, r2
 8012cc2:	4a17      	ldr	r2, [pc, #92]	@ (8012d20 <xTaskPriorityDisinherit+0x114>)
 8012cc4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012cc6:	693b      	ldr	r3, [r7, #16]
 8012cc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012cce:	693b      	ldr	r3, [r7, #16]
 8012cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cd2:	f1c3 0207 	rsb	r2, r3, #7
 8012cd6:	693b      	ldr	r3, [r7, #16]
 8012cd8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012cda:	693b      	ldr	r3, [r7, #16]
 8012cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cde:	2201      	movs	r2, #1
 8012ce0:	409a      	lsls	r2, r3
 8012ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8012d20 <xTaskPriorityDisinherit+0x114>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	4313      	orrs	r3, r2
 8012ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8012d20 <xTaskPriorityDisinherit+0x114>)
 8012cea:	6013      	str	r3, [r2, #0]
 8012cec:	693b      	ldr	r3, [r7, #16]
 8012cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cf0:	4613      	mov	r3, r2
 8012cf2:	009b      	lsls	r3, r3, #2
 8012cf4:	4413      	add	r3, r2
 8012cf6:	009b      	lsls	r3, r3, #2
 8012cf8:	4a08      	ldr	r2, [pc, #32]	@ (8012d1c <xTaskPriorityDisinherit+0x110>)
 8012cfa:	441a      	add	r2, r3
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	3304      	adds	r3, #4
 8012d00:	4619      	mov	r1, r3
 8012d02:	4610      	mov	r0, r2
 8012d04:	f7fe f801 	bl	8010d0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012d08:	2301      	movs	r3, #1
 8012d0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012d0c:	697b      	ldr	r3, [r7, #20]
	}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	3718      	adds	r7, #24
 8012d12:	46bd      	mov	sp, r7
 8012d14:	bd80      	pop	{r7, pc}
 8012d16:	bf00      	nop
 8012d18:	20001310 	.word	0x20001310
 8012d1c:	20001314 	.word	0x20001314
 8012d20:	20001418 	.word	0x20001418

08012d24 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012d24:	b580      	push	{r7, lr}
 8012d26:	b088      	sub	sp, #32
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	6078      	str	r0, [r7, #4]
 8012d2c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012d32:	2301      	movs	r3, #1
 8012d34:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	f000 8089 	beq.w	8012e50 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012d3e:	69bb      	ldr	r3, [r7, #24]
 8012d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d10d      	bne.n	8012d62 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8012d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d4a:	b672      	cpsid	i
 8012d4c:	f383 8811 	msr	BASEPRI, r3
 8012d50:	f3bf 8f6f 	isb	sy
 8012d54:	f3bf 8f4f 	dsb	sy
 8012d58:	b662      	cpsie	i
 8012d5a:	60fb      	str	r3, [r7, #12]
}
 8012d5c:	bf00      	nop
 8012d5e:	bf00      	nop
 8012d60:	e7fd      	b.n	8012d5e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012d62:	69bb      	ldr	r3, [r7, #24]
 8012d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d66:	683a      	ldr	r2, [r7, #0]
 8012d68:	429a      	cmp	r2, r3
 8012d6a:	d902      	bls.n	8012d72 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012d6c:	683b      	ldr	r3, [r7, #0]
 8012d6e:	61fb      	str	r3, [r7, #28]
 8012d70:	e002      	b.n	8012d78 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012d72:	69bb      	ldr	r3, [r7, #24]
 8012d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d76:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012d78:	69bb      	ldr	r3, [r7, #24]
 8012d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d7c:	69fa      	ldr	r2, [r7, #28]
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	d066      	beq.n	8012e50 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012d82:	69bb      	ldr	r3, [r7, #24]
 8012d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d86:	697a      	ldr	r2, [r7, #20]
 8012d88:	429a      	cmp	r2, r3
 8012d8a:	d161      	bne.n	8012e50 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012d8c:	4b32      	ldr	r3, [pc, #200]	@ (8012e58 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	69ba      	ldr	r2, [r7, #24]
 8012d92:	429a      	cmp	r2, r3
 8012d94:	d10d      	bne.n	8012db2 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8012d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d9a:	b672      	cpsid	i
 8012d9c:	f383 8811 	msr	BASEPRI, r3
 8012da0:	f3bf 8f6f 	isb	sy
 8012da4:	f3bf 8f4f 	dsb	sy
 8012da8:	b662      	cpsie	i
 8012daa:	60bb      	str	r3, [r7, #8]
}
 8012dac:	bf00      	nop
 8012dae:	bf00      	nop
 8012db0:	e7fd      	b.n	8012dae <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012db2:	69bb      	ldr	r3, [r7, #24]
 8012db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012db6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012db8:	69bb      	ldr	r3, [r7, #24]
 8012dba:	69fa      	ldr	r2, [r7, #28]
 8012dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012dbe:	69bb      	ldr	r3, [r7, #24]
 8012dc0:	699b      	ldr	r3, [r3, #24]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	db04      	blt.n	8012dd0 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012dc6:	69fb      	ldr	r3, [r7, #28]
 8012dc8:	f1c3 0207 	rsb	r2, r3, #7
 8012dcc:	69bb      	ldr	r3, [r7, #24]
 8012dce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012dd0:	69bb      	ldr	r3, [r7, #24]
 8012dd2:	6959      	ldr	r1, [r3, #20]
 8012dd4:	693a      	ldr	r2, [r7, #16]
 8012dd6:	4613      	mov	r3, r2
 8012dd8:	009b      	lsls	r3, r3, #2
 8012dda:	4413      	add	r3, r2
 8012ddc:	009b      	lsls	r3, r3, #2
 8012dde:	4a1f      	ldr	r2, [pc, #124]	@ (8012e5c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8012de0:	4413      	add	r3, r2
 8012de2:	4299      	cmp	r1, r3
 8012de4:	d134      	bne.n	8012e50 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012de6:	69bb      	ldr	r3, [r7, #24]
 8012de8:	3304      	adds	r3, #4
 8012dea:	4618      	mov	r0, r3
 8012dec:	f7fd ffea 	bl	8010dc4 <uxListRemove>
 8012df0:	4603      	mov	r3, r0
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d115      	bne.n	8012e22 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012df6:	69bb      	ldr	r3, [r7, #24]
 8012df8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dfa:	4918      	ldr	r1, [pc, #96]	@ (8012e5c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8012dfc:	4613      	mov	r3, r2
 8012dfe:	009b      	lsls	r3, r3, #2
 8012e00:	4413      	add	r3, r2
 8012e02:	009b      	lsls	r3, r3, #2
 8012e04:	440b      	add	r3, r1
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d10a      	bne.n	8012e22 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8012e0c:	69bb      	ldr	r3, [r7, #24]
 8012e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e10:	2201      	movs	r2, #1
 8012e12:	fa02 f303 	lsl.w	r3, r2, r3
 8012e16:	43da      	mvns	r2, r3
 8012e18:	4b11      	ldr	r3, [pc, #68]	@ (8012e60 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	4013      	ands	r3, r2
 8012e1e:	4a10      	ldr	r2, [pc, #64]	@ (8012e60 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8012e20:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012e22:	69bb      	ldr	r3, [r7, #24]
 8012e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e26:	2201      	movs	r2, #1
 8012e28:	409a      	lsls	r2, r3
 8012e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8012e60 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	4313      	orrs	r3, r2
 8012e30:	4a0b      	ldr	r2, [pc, #44]	@ (8012e60 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8012e32:	6013      	str	r3, [r2, #0]
 8012e34:	69bb      	ldr	r3, [r7, #24]
 8012e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e38:	4613      	mov	r3, r2
 8012e3a:	009b      	lsls	r3, r3, #2
 8012e3c:	4413      	add	r3, r2
 8012e3e:	009b      	lsls	r3, r3, #2
 8012e40:	4a06      	ldr	r2, [pc, #24]	@ (8012e5c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8012e42:	441a      	add	r2, r3
 8012e44:	69bb      	ldr	r3, [r7, #24]
 8012e46:	3304      	adds	r3, #4
 8012e48:	4619      	mov	r1, r3
 8012e4a:	4610      	mov	r0, r2
 8012e4c:	f7fd ff5d 	bl	8010d0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012e50:	bf00      	nop
 8012e52:	3720      	adds	r7, #32
 8012e54:	46bd      	mov	sp, r7
 8012e56:	bd80      	pop	{r7, pc}
 8012e58:	20001310 	.word	0x20001310
 8012e5c:	20001314 	.word	0x20001314
 8012e60:	20001418 	.word	0x20001418

08012e64 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012e64:	b480      	push	{r7}
 8012e66:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012e68:	4b07      	ldr	r3, [pc, #28]	@ (8012e88 <pvTaskIncrementMutexHeldCount+0x24>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d004      	beq.n	8012e7a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012e70:	4b05      	ldr	r3, [pc, #20]	@ (8012e88 <pvTaskIncrementMutexHeldCount+0x24>)
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012e76:	3201      	adds	r2, #1
 8012e78:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8012e7a:	4b03      	ldr	r3, [pc, #12]	@ (8012e88 <pvTaskIncrementMutexHeldCount+0x24>)
 8012e7c:	681b      	ldr	r3, [r3, #0]
	}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	46bd      	mov	sp, r7
 8012e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e86:	4770      	bx	lr
 8012e88:	20001310 	.word	0x20001310

08012e8c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012e8c:	b580      	push	{r7, lr}
 8012e8e:	b084      	sub	sp, #16
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
 8012e94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012e96:	4b29      	ldr	r3, [pc, #164]	@ (8012f3c <prvAddCurrentTaskToDelayedList+0xb0>)
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012e9c:	4b28      	ldr	r3, [pc, #160]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	3304      	adds	r3, #4
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	f7fd ff8e 	bl	8010dc4 <uxListRemove>
 8012ea8:	4603      	mov	r3, r0
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d10b      	bne.n	8012ec6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8012eae:	4b24      	ldr	r3, [pc, #144]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012eb4:	2201      	movs	r2, #1
 8012eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8012eba:	43da      	mvns	r2, r3
 8012ebc:	4b21      	ldr	r3, [pc, #132]	@ (8012f44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	4013      	ands	r3, r2
 8012ec2:	4a20      	ldr	r2, [pc, #128]	@ (8012f44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012ec4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ecc:	d10a      	bne.n	8012ee4 <prvAddCurrentTaskToDelayedList+0x58>
 8012ece:	683b      	ldr	r3, [r7, #0]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d007      	beq.n	8012ee4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	3304      	adds	r3, #4
 8012eda:	4619      	mov	r1, r3
 8012edc:	481a      	ldr	r0, [pc, #104]	@ (8012f48 <prvAddCurrentTaskToDelayedList+0xbc>)
 8012ede:	f7fd ff14 	bl	8010d0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012ee2:	e026      	b.n	8012f32 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012ee4:	68fa      	ldr	r2, [r7, #12]
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	4413      	add	r3, r2
 8012eea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012eec:	4b14      	ldr	r3, [pc, #80]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	68ba      	ldr	r2, [r7, #8]
 8012ef2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012ef4:	68ba      	ldr	r2, [r7, #8]
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	429a      	cmp	r2, r3
 8012efa:	d209      	bcs.n	8012f10 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012efc:	4b13      	ldr	r3, [pc, #76]	@ (8012f4c <prvAddCurrentTaskToDelayedList+0xc0>)
 8012efe:	681a      	ldr	r2, [r3, #0]
 8012f00:	4b0f      	ldr	r3, [pc, #60]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	3304      	adds	r3, #4
 8012f06:	4619      	mov	r1, r3
 8012f08:	4610      	mov	r0, r2
 8012f0a:	f7fd ff22 	bl	8010d52 <vListInsert>
}
 8012f0e:	e010      	b.n	8012f32 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f10:	4b0f      	ldr	r3, [pc, #60]	@ (8012f50 <prvAddCurrentTaskToDelayedList+0xc4>)
 8012f12:	681a      	ldr	r2, [r3, #0]
 8012f14:	4b0a      	ldr	r3, [pc, #40]	@ (8012f40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	3304      	adds	r3, #4
 8012f1a:	4619      	mov	r1, r3
 8012f1c:	4610      	mov	r0, r2
 8012f1e:	f7fd ff18 	bl	8010d52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012f22:	4b0c      	ldr	r3, [pc, #48]	@ (8012f54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	68ba      	ldr	r2, [r7, #8]
 8012f28:	429a      	cmp	r2, r3
 8012f2a:	d202      	bcs.n	8012f32 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8012f2c:	4a09      	ldr	r2, [pc, #36]	@ (8012f54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012f2e:	68bb      	ldr	r3, [r7, #8]
 8012f30:	6013      	str	r3, [r2, #0]
}
 8012f32:	bf00      	nop
 8012f34:	3710      	adds	r7, #16
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	20001414 	.word	0x20001414
 8012f40:	20001310 	.word	0x20001310
 8012f44:	20001418 	.word	0x20001418
 8012f48:	200013fc 	.word	0x200013fc
 8012f4c:	200013cc 	.word	0x200013cc
 8012f50:	200013c8 	.word	0x200013c8
 8012f54:	20001430 	.word	0x20001430

08012f58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012f58:	b480      	push	{r7}
 8012f5a:	b085      	sub	sp, #20
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	60f8      	str	r0, [r7, #12]
 8012f60:	60b9      	str	r1, [r7, #8]
 8012f62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	3b04      	subs	r3, #4
 8012f68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	3b04      	subs	r3, #4
 8012f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	f023 0201 	bic.w	r2, r3, #1
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	3b04      	subs	r3, #4
 8012f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012f88:	4a0c      	ldr	r2, [pc, #48]	@ (8012fbc <pxPortInitialiseStack+0x64>)
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	3b14      	subs	r3, #20
 8012f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012f94:	687a      	ldr	r2, [r7, #4]
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	3b04      	subs	r3, #4
 8012f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	f06f 0202 	mvn.w	r2, #2
 8012fa6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	3b20      	subs	r3, #32
 8012fac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012fae:	68fb      	ldr	r3, [r7, #12]
}
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	3714      	adds	r7, #20
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fba:	4770      	bx	lr
 8012fbc:	08012fc1 	.word	0x08012fc1

08012fc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012fc0:	b480      	push	{r7}
 8012fc2:	b085      	sub	sp, #20
 8012fc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012fca:	4b15      	ldr	r3, [pc, #84]	@ (8013020 <prvTaskExitError+0x60>)
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fd2:	d00d      	beq.n	8012ff0 <prvTaskExitError+0x30>
	__asm volatile
 8012fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fd8:	b672      	cpsid	i
 8012fda:	f383 8811 	msr	BASEPRI, r3
 8012fde:	f3bf 8f6f 	isb	sy
 8012fe2:	f3bf 8f4f 	dsb	sy
 8012fe6:	b662      	cpsie	i
 8012fe8:	60fb      	str	r3, [r7, #12]
}
 8012fea:	bf00      	nop
 8012fec:	bf00      	nop
 8012fee:	e7fd      	b.n	8012fec <prvTaskExitError+0x2c>
	__asm volatile
 8012ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ff4:	b672      	cpsid	i
 8012ff6:	f383 8811 	msr	BASEPRI, r3
 8012ffa:	f3bf 8f6f 	isb	sy
 8012ffe:	f3bf 8f4f 	dsb	sy
 8013002:	b662      	cpsie	i
 8013004:	60bb      	str	r3, [r7, #8]
}
 8013006:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013008:	bf00      	nop
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d0fc      	beq.n	801300a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013010:	bf00      	nop
 8013012:	bf00      	nop
 8013014:	3714      	adds	r7, #20
 8013016:	46bd      	mov	sp, r7
 8013018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301c:	4770      	bx	lr
 801301e:	bf00      	nop
 8013020:	2000000c 	.word	0x2000000c
	...

08013030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013030:	4b07      	ldr	r3, [pc, #28]	@ (8013050 <pxCurrentTCBConst2>)
 8013032:	6819      	ldr	r1, [r3, #0]
 8013034:	6808      	ldr	r0, [r1, #0]
 8013036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801303a:	f380 8809 	msr	PSP, r0
 801303e:	f3bf 8f6f 	isb	sy
 8013042:	f04f 0000 	mov.w	r0, #0
 8013046:	f380 8811 	msr	BASEPRI, r0
 801304a:	4770      	bx	lr
 801304c:	f3af 8000 	nop.w

08013050 <pxCurrentTCBConst2>:
 8013050:	20001310 	.word	0x20001310
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013054:	bf00      	nop
 8013056:	bf00      	nop

08013058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013058:	4808      	ldr	r0, [pc, #32]	@ (801307c <prvPortStartFirstTask+0x24>)
 801305a:	6800      	ldr	r0, [r0, #0]
 801305c:	6800      	ldr	r0, [r0, #0]
 801305e:	f380 8808 	msr	MSP, r0
 8013062:	f04f 0000 	mov.w	r0, #0
 8013066:	f380 8814 	msr	CONTROL, r0
 801306a:	b662      	cpsie	i
 801306c:	b661      	cpsie	f
 801306e:	f3bf 8f4f 	dsb	sy
 8013072:	f3bf 8f6f 	isb	sy
 8013076:	df00      	svc	0
 8013078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801307a:	bf00      	nop
 801307c:	e000ed08 	.word	0xe000ed08

08013080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013080:	b580      	push	{r7, lr}
 8013082:	b084      	sub	sp, #16
 8013084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013086:	4b37      	ldr	r3, [pc, #220]	@ (8013164 <xPortStartScheduler+0xe4>)
 8013088:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	781b      	ldrb	r3, [r3, #0]
 801308e:	b2db      	uxtb	r3, r3
 8013090:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	22ff      	movs	r2, #255	@ 0xff
 8013096:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	781b      	ldrb	r3, [r3, #0]
 801309c:	b2db      	uxtb	r3, r3
 801309e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80130a0:	78fb      	ldrb	r3, [r7, #3]
 80130a2:	b2db      	uxtb	r3, r3
 80130a4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80130a8:	b2da      	uxtb	r2, r3
 80130aa:	4b2f      	ldr	r3, [pc, #188]	@ (8013168 <xPortStartScheduler+0xe8>)
 80130ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80130ae:	4b2f      	ldr	r3, [pc, #188]	@ (801316c <xPortStartScheduler+0xec>)
 80130b0:	2207      	movs	r2, #7
 80130b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80130b4:	e009      	b.n	80130ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80130b6:	4b2d      	ldr	r3, [pc, #180]	@ (801316c <xPortStartScheduler+0xec>)
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	3b01      	subs	r3, #1
 80130bc:	4a2b      	ldr	r2, [pc, #172]	@ (801316c <xPortStartScheduler+0xec>)
 80130be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80130c0:	78fb      	ldrb	r3, [r7, #3]
 80130c2:	b2db      	uxtb	r3, r3
 80130c4:	005b      	lsls	r3, r3, #1
 80130c6:	b2db      	uxtb	r3, r3
 80130c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80130ca:	78fb      	ldrb	r3, [r7, #3]
 80130cc:	b2db      	uxtb	r3, r3
 80130ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80130d2:	2b80      	cmp	r3, #128	@ 0x80
 80130d4:	d0ef      	beq.n	80130b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80130d6:	4b25      	ldr	r3, [pc, #148]	@ (801316c <xPortStartScheduler+0xec>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	f1c3 0307 	rsb	r3, r3, #7
 80130de:	2b04      	cmp	r3, #4
 80130e0:	d00d      	beq.n	80130fe <xPortStartScheduler+0x7e>
	__asm volatile
 80130e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130e6:	b672      	cpsid	i
 80130e8:	f383 8811 	msr	BASEPRI, r3
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	f3bf 8f4f 	dsb	sy
 80130f4:	b662      	cpsie	i
 80130f6:	60bb      	str	r3, [r7, #8]
}
 80130f8:	bf00      	nop
 80130fa:	bf00      	nop
 80130fc:	e7fd      	b.n	80130fa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80130fe:	4b1b      	ldr	r3, [pc, #108]	@ (801316c <xPortStartScheduler+0xec>)
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	021b      	lsls	r3, r3, #8
 8013104:	4a19      	ldr	r2, [pc, #100]	@ (801316c <xPortStartScheduler+0xec>)
 8013106:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013108:	4b18      	ldr	r3, [pc, #96]	@ (801316c <xPortStartScheduler+0xec>)
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013110:	4a16      	ldr	r2, [pc, #88]	@ (801316c <xPortStartScheduler+0xec>)
 8013112:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	b2da      	uxtb	r2, r3
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801311c:	4b14      	ldr	r3, [pc, #80]	@ (8013170 <xPortStartScheduler+0xf0>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	4a13      	ldr	r2, [pc, #76]	@ (8013170 <xPortStartScheduler+0xf0>)
 8013122:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013126:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013128:	4b11      	ldr	r3, [pc, #68]	@ (8013170 <xPortStartScheduler+0xf0>)
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	4a10      	ldr	r2, [pc, #64]	@ (8013170 <xPortStartScheduler+0xf0>)
 801312e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013132:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013134:	f000 f8dc 	bl	80132f0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013138:	4b0e      	ldr	r3, [pc, #56]	@ (8013174 <xPortStartScheduler+0xf4>)
 801313a:	2200      	movs	r2, #0
 801313c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801313e:	f000 f8fb 	bl	8013338 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013142:	4b0d      	ldr	r3, [pc, #52]	@ (8013178 <xPortStartScheduler+0xf8>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	4a0c      	ldr	r2, [pc, #48]	@ (8013178 <xPortStartScheduler+0xf8>)
 8013148:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801314c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801314e:	f7ff ff83 	bl	8013058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013152:	f7ff fa47 	bl	80125e4 <vTaskSwitchContext>
	prvTaskExitError();
 8013156:	f7ff ff33 	bl	8012fc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801315a:	2300      	movs	r3, #0
}
 801315c:	4618      	mov	r0, r3
 801315e:	3710      	adds	r7, #16
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}
 8013164:	e000e400 	.word	0xe000e400
 8013168:	2000143c 	.word	0x2000143c
 801316c:	20001440 	.word	0x20001440
 8013170:	e000ed20 	.word	0xe000ed20
 8013174:	2000000c 	.word	0x2000000c
 8013178:	e000ef34 	.word	0xe000ef34

0801317c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801317c:	b480      	push	{r7}
 801317e:	b083      	sub	sp, #12
 8013180:	af00      	add	r7, sp, #0
	__asm volatile
 8013182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013186:	b672      	cpsid	i
 8013188:	f383 8811 	msr	BASEPRI, r3
 801318c:	f3bf 8f6f 	isb	sy
 8013190:	f3bf 8f4f 	dsb	sy
 8013194:	b662      	cpsie	i
 8013196:	607b      	str	r3, [r7, #4]
}
 8013198:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801319a:	4b11      	ldr	r3, [pc, #68]	@ (80131e0 <vPortEnterCritical+0x64>)
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	3301      	adds	r3, #1
 80131a0:	4a0f      	ldr	r2, [pc, #60]	@ (80131e0 <vPortEnterCritical+0x64>)
 80131a2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80131a4:	4b0e      	ldr	r3, [pc, #56]	@ (80131e0 <vPortEnterCritical+0x64>)
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	2b01      	cmp	r3, #1
 80131aa:	d112      	bne.n	80131d2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80131ac:	4b0d      	ldr	r3, [pc, #52]	@ (80131e4 <vPortEnterCritical+0x68>)
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	b2db      	uxtb	r3, r3
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d00d      	beq.n	80131d2 <vPortEnterCritical+0x56>
	__asm volatile
 80131b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131ba:	b672      	cpsid	i
 80131bc:	f383 8811 	msr	BASEPRI, r3
 80131c0:	f3bf 8f6f 	isb	sy
 80131c4:	f3bf 8f4f 	dsb	sy
 80131c8:	b662      	cpsie	i
 80131ca:	603b      	str	r3, [r7, #0]
}
 80131cc:	bf00      	nop
 80131ce:	bf00      	nop
 80131d0:	e7fd      	b.n	80131ce <vPortEnterCritical+0x52>
	}
}
 80131d2:	bf00      	nop
 80131d4:	370c      	adds	r7, #12
 80131d6:	46bd      	mov	sp, r7
 80131d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131dc:	4770      	bx	lr
 80131de:	bf00      	nop
 80131e0:	2000000c 	.word	0x2000000c
 80131e4:	e000ed04 	.word	0xe000ed04

080131e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80131e8:	b480      	push	{r7}
 80131ea:	b083      	sub	sp, #12
 80131ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80131ee:	4b13      	ldr	r3, [pc, #76]	@ (801323c <vPortExitCritical+0x54>)
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d10d      	bne.n	8013212 <vPortExitCritical+0x2a>
	__asm volatile
 80131f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131fa:	b672      	cpsid	i
 80131fc:	f383 8811 	msr	BASEPRI, r3
 8013200:	f3bf 8f6f 	isb	sy
 8013204:	f3bf 8f4f 	dsb	sy
 8013208:	b662      	cpsie	i
 801320a:	607b      	str	r3, [r7, #4]
}
 801320c:	bf00      	nop
 801320e:	bf00      	nop
 8013210:	e7fd      	b.n	801320e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8013212:	4b0a      	ldr	r3, [pc, #40]	@ (801323c <vPortExitCritical+0x54>)
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	3b01      	subs	r3, #1
 8013218:	4a08      	ldr	r2, [pc, #32]	@ (801323c <vPortExitCritical+0x54>)
 801321a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801321c:	4b07      	ldr	r3, [pc, #28]	@ (801323c <vPortExitCritical+0x54>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d105      	bne.n	8013230 <vPortExitCritical+0x48>
 8013224:	2300      	movs	r3, #0
 8013226:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013228:	683b      	ldr	r3, [r7, #0]
 801322a:	f383 8811 	msr	BASEPRI, r3
}
 801322e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013230:	bf00      	nop
 8013232:	370c      	adds	r7, #12
 8013234:	46bd      	mov	sp, r7
 8013236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801323a:	4770      	bx	lr
 801323c:	2000000c 	.word	0x2000000c

08013240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013240:	f3ef 8009 	mrs	r0, PSP
 8013244:	f3bf 8f6f 	isb	sy
 8013248:	4b15      	ldr	r3, [pc, #84]	@ (80132a0 <pxCurrentTCBConst>)
 801324a:	681a      	ldr	r2, [r3, #0]
 801324c:	f01e 0f10 	tst.w	lr, #16
 8013250:	bf08      	it	eq
 8013252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801325a:	6010      	str	r0, [r2, #0]
 801325c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013260:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013264:	b672      	cpsid	i
 8013266:	f380 8811 	msr	BASEPRI, r0
 801326a:	f3bf 8f4f 	dsb	sy
 801326e:	f3bf 8f6f 	isb	sy
 8013272:	b662      	cpsie	i
 8013274:	f7ff f9b6 	bl	80125e4 <vTaskSwitchContext>
 8013278:	f04f 0000 	mov.w	r0, #0
 801327c:	f380 8811 	msr	BASEPRI, r0
 8013280:	bc09      	pop	{r0, r3}
 8013282:	6819      	ldr	r1, [r3, #0]
 8013284:	6808      	ldr	r0, [r1, #0]
 8013286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801328a:	f01e 0f10 	tst.w	lr, #16
 801328e:	bf08      	it	eq
 8013290:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013294:	f380 8809 	msr	PSP, r0
 8013298:	f3bf 8f6f 	isb	sy
 801329c:	4770      	bx	lr
 801329e:	bf00      	nop

080132a0 <pxCurrentTCBConst>:
 80132a0:	20001310 	.word	0x20001310
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80132a4:	bf00      	nop
 80132a6:	bf00      	nop

080132a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b082      	sub	sp, #8
 80132ac:	af00      	add	r7, sp, #0
	__asm volatile
 80132ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132b2:	b672      	cpsid	i
 80132b4:	f383 8811 	msr	BASEPRI, r3
 80132b8:	f3bf 8f6f 	isb	sy
 80132bc:	f3bf 8f4f 	dsb	sy
 80132c0:	b662      	cpsie	i
 80132c2:	607b      	str	r3, [r7, #4]
}
 80132c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80132c6:	f7ff f8d1 	bl	801246c <xTaskIncrementTick>
 80132ca:	4603      	mov	r3, r0
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d003      	beq.n	80132d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80132d0:	4b06      	ldr	r3, [pc, #24]	@ (80132ec <SysTick_Handler+0x44>)
 80132d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80132d6:	601a      	str	r2, [r3, #0]
 80132d8:	2300      	movs	r3, #0
 80132da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80132dc:	683b      	ldr	r3, [r7, #0]
 80132de:	f383 8811 	msr	BASEPRI, r3
}
 80132e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80132e4:	bf00      	nop
 80132e6:	3708      	adds	r7, #8
 80132e8:	46bd      	mov	sp, r7
 80132ea:	bd80      	pop	{r7, pc}
 80132ec:	e000ed04 	.word	0xe000ed04

080132f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80132f0:	b480      	push	{r7}
 80132f2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80132f4:	4b0b      	ldr	r3, [pc, #44]	@ (8013324 <vPortSetupTimerInterrupt+0x34>)
 80132f6:	2200      	movs	r2, #0
 80132f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80132fa:	4b0b      	ldr	r3, [pc, #44]	@ (8013328 <vPortSetupTimerInterrupt+0x38>)
 80132fc:	2200      	movs	r2, #0
 80132fe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013300:	4b0a      	ldr	r3, [pc, #40]	@ (801332c <vPortSetupTimerInterrupt+0x3c>)
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	4a0a      	ldr	r2, [pc, #40]	@ (8013330 <vPortSetupTimerInterrupt+0x40>)
 8013306:	fba2 2303 	umull	r2, r3, r2, r3
 801330a:	099b      	lsrs	r3, r3, #6
 801330c:	4a09      	ldr	r2, [pc, #36]	@ (8013334 <vPortSetupTimerInterrupt+0x44>)
 801330e:	3b01      	subs	r3, #1
 8013310:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013312:	4b04      	ldr	r3, [pc, #16]	@ (8013324 <vPortSetupTimerInterrupt+0x34>)
 8013314:	2207      	movs	r2, #7
 8013316:	601a      	str	r2, [r3, #0]
}
 8013318:	bf00      	nop
 801331a:	46bd      	mov	sp, r7
 801331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013320:	4770      	bx	lr
 8013322:	bf00      	nop
 8013324:	e000e010 	.word	0xe000e010
 8013328:	e000e018 	.word	0xe000e018
 801332c:	20000000 	.word	0x20000000
 8013330:	10624dd3 	.word	0x10624dd3
 8013334:	e000e014 	.word	0xe000e014

08013338 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013338:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013348 <vPortEnableVFP+0x10>
 801333c:	6801      	ldr	r1, [r0, #0]
 801333e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013342:	6001      	str	r1, [r0, #0]
 8013344:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013346:	bf00      	nop
 8013348:	e000ed88 	.word	0xe000ed88

0801334c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801334c:	b480      	push	{r7}
 801334e:	b085      	sub	sp, #20
 8013350:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013352:	f3ef 8305 	mrs	r3, IPSR
 8013356:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	2b0f      	cmp	r3, #15
 801335c:	d917      	bls.n	801338e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801335e:	4a1a      	ldr	r2, [pc, #104]	@ (80133c8 <vPortValidateInterruptPriority+0x7c>)
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	4413      	add	r3, r2
 8013364:	781b      	ldrb	r3, [r3, #0]
 8013366:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013368:	4b18      	ldr	r3, [pc, #96]	@ (80133cc <vPortValidateInterruptPriority+0x80>)
 801336a:	781b      	ldrb	r3, [r3, #0]
 801336c:	7afa      	ldrb	r2, [r7, #11]
 801336e:	429a      	cmp	r2, r3
 8013370:	d20d      	bcs.n	801338e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8013372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013376:	b672      	cpsid	i
 8013378:	f383 8811 	msr	BASEPRI, r3
 801337c:	f3bf 8f6f 	isb	sy
 8013380:	f3bf 8f4f 	dsb	sy
 8013384:	b662      	cpsie	i
 8013386:	607b      	str	r3, [r7, #4]
}
 8013388:	bf00      	nop
 801338a:	bf00      	nop
 801338c:	e7fd      	b.n	801338a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801338e:	4b10      	ldr	r3, [pc, #64]	@ (80133d0 <vPortValidateInterruptPriority+0x84>)
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013396:	4b0f      	ldr	r3, [pc, #60]	@ (80133d4 <vPortValidateInterruptPriority+0x88>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	429a      	cmp	r2, r3
 801339c:	d90d      	bls.n	80133ba <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801339e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133a2:	b672      	cpsid	i
 80133a4:	f383 8811 	msr	BASEPRI, r3
 80133a8:	f3bf 8f6f 	isb	sy
 80133ac:	f3bf 8f4f 	dsb	sy
 80133b0:	b662      	cpsie	i
 80133b2:	603b      	str	r3, [r7, #0]
}
 80133b4:	bf00      	nop
 80133b6:	bf00      	nop
 80133b8:	e7fd      	b.n	80133b6 <vPortValidateInterruptPriority+0x6a>
	}
 80133ba:	bf00      	nop
 80133bc:	3714      	adds	r7, #20
 80133be:	46bd      	mov	sp, r7
 80133c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c4:	4770      	bx	lr
 80133c6:	bf00      	nop
 80133c8:	e000e3f0 	.word	0xe000e3f0
 80133cc:	2000143c 	.word	0x2000143c
 80133d0:	e000ed0c 	.word	0xe000ed0c
 80133d4:	20001440 	.word	0x20001440

080133d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b08a      	sub	sp, #40	@ 0x28
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80133e0:	2300      	movs	r3, #0
 80133e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80133e4:	f7fe ff72 	bl	80122cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80133e8:	4b5f      	ldr	r3, [pc, #380]	@ (8013568 <pvPortMalloc+0x190>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d101      	bne.n	80133f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80133f0:	f000 f924 	bl	801363c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80133f4:	4b5d      	ldr	r3, [pc, #372]	@ (801356c <pvPortMalloc+0x194>)
 80133f6:	681a      	ldr	r2, [r3, #0]
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	4013      	ands	r3, r2
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	f040 8094 	bne.w	801352a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	2b00      	cmp	r3, #0
 8013406:	d020      	beq.n	801344a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8013408:	2208      	movs	r2, #8
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	4413      	add	r3, r2
 801340e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	f003 0307 	and.w	r3, r3, #7
 8013416:	2b00      	cmp	r3, #0
 8013418:	d017      	beq.n	801344a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	f023 0307 	bic.w	r3, r3, #7
 8013420:	3308      	adds	r3, #8
 8013422:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	f003 0307 	and.w	r3, r3, #7
 801342a:	2b00      	cmp	r3, #0
 801342c:	d00d      	beq.n	801344a <pvPortMalloc+0x72>
	__asm volatile
 801342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013432:	b672      	cpsid	i
 8013434:	f383 8811 	msr	BASEPRI, r3
 8013438:	f3bf 8f6f 	isb	sy
 801343c:	f3bf 8f4f 	dsb	sy
 8013440:	b662      	cpsie	i
 8013442:	617b      	str	r3, [r7, #20]
}
 8013444:	bf00      	nop
 8013446:	bf00      	nop
 8013448:	e7fd      	b.n	8013446 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d06c      	beq.n	801352a <pvPortMalloc+0x152>
 8013450:	4b47      	ldr	r3, [pc, #284]	@ (8013570 <pvPortMalloc+0x198>)
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	687a      	ldr	r2, [r7, #4]
 8013456:	429a      	cmp	r2, r3
 8013458:	d867      	bhi.n	801352a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801345a:	4b46      	ldr	r3, [pc, #280]	@ (8013574 <pvPortMalloc+0x19c>)
 801345c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801345e:	4b45      	ldr	r3, [pc, #276]	@ (8013574 <pvPortMalloc+0x19c>)
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013464:	e004      	b.n	8013470 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8013466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013468:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013472:	685b      	ldr	r3, [r3, #4]
 8013474:	687a      	ldr	r2, [r7, #4]
 8013476:	429a      	cmp	r2, r3
 8013478:	d903      	bls.n	8013482 <pvPortMalloc+0xaa>
 801347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d1f1      	bne.n	8013466 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013482:	4b39      	ldr	r3, [pc, #228]	@ (8013568 <pvPortMalloc+0x190>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013488:	429a      	cmp	r2, r3
 801348a:	d04e      	beq.n	801352a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801348c:	6a3b      	ldr	r3, [r7, #32]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	2208      	movs	r2, #8
 8013492:	4413      	add	r3, r2
 8013494:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013498:	681a      	ldr	r2, [r3, #0]
 801349a:	6a3b      	ldr	r3, [r7, #32]
 801349c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801349e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134a0:	685a      	ldr	r2, [r3, #4]
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	1ad2      	subs	r2, r2, r3
 80134a6:	2308      	movs	r3, #8
 80134a8:	005b      	lsls	r3, r3, #1
 80134aa:	429a      	cmp	r2, r3
 80134ac:	d922      	bls.n	80134f4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80134ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	4413      	add	r3, r2
 80134b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80134b6:	69bb      	ldr	r3, [r7, #24]
 80134b8:	f003 0307 	and.w	r3, r3, #7
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d00d      	beq.n	80134dc <pvPortMalloc+0x104>
	__asm volatile
 80134c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134c4:	b672      	cpsid	i
 80134c6:	f383 8811 	msr	BASEPRI, r3
 80134ca:	f3bf 8f6f 	isb	sy
 80134ce:	f3bf 8f4f 	dsb	sy
 80134d2:	b662      	cpsie	i
 80134d4:	613b      	str	r3, [r7, #16]
}
 80134d6:	bf00      	nop
 80134d8:	bf00      	nop
 80134da:	e7fd      	b.n	80134d8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80134dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134de:	685a      	ldr	r2, [r3, #4]
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	1ad2      	subs	r2, r2, r3
 80134e4:	69bb      	ldr	r3, [r7, #24]
 80134e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80134e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134ea:	687a      	ldr	r2, [r7, #4]
 80134ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80134ee:	69b8      	ldr	r0, [r7, #24]
 80134f0:	f000 f906 	bl	8013700 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80134f4:	4b1e      	ldr	r3, [pc, #120]	@ (8013570 <pvPortMalloc+0x198>)
 80134f6:	681a      	ldr	r2, [r3, #0]
 80134f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134fa:	685b      	ldr	r3, [r3, #4]
 80134fc:	1ad3      	subs	r3, r2, r3
 80134fe:	4a1c      	ldr	r2, [pc, #112]	@ (8013570 <pvPortMalloc+0x198>)
 8013500:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013502:	4b1b      	ldr	r3, [pc, #108]	@ (8013570 <pvPortMalloc+0x198>)
 8013504:	681a      	ldr	r2, [r3, #0]
 8013506:	4b1c      	ldr	r3, [pc, #112]	@ (8013578 <pvPortMalloc+0x1a0>)
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	429a      	cmp	r2, r3
 801350c:	d203      	bcs.n	8013516 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801350e:	4b18      	ldr	r3, [pc, #96]	@ (8013570 <pvPortMalloc+0x198>)
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	4a19      	ldr	r2, [pc, #100]	@ (8013578 <pvPortMalloc+0x1a0>)
 8013514:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013518:	685a      	ldr	r2, [r3, #4]
 801351a:	4b14      	ldr	r3, [pc, #80]	@ (801356c <pvPortMalloc+0x194>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	431a      	orrs	r2, r3
 8013520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013522:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013526:	2200      	movs	r2, #0
 8013528:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801352a:	f7fe fedd 	bl	80122e8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801352e:	69fb      	ldr	r3, [r7, #28]
 8013530:	2b00      	cmp	r3, #0
 8013532:	d101      	bne.n	8013538 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8013534:	f7ed f81c 	bl	8000570 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013538:	69fb      	ldr	r3, [r7, #28]
 801353a:	f003 0307 	and.w	r3, r3, #7
 801353e:	2b00      	cmp	r3, #0
 8013540:	d00d      	beq.n	801355e <pvPortMalloc+0x186>
	__asm volatile
 8013542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013546:	b672      	cpsid	i
 8013548:	f383 8811 	msr	BASEPRI, r3
 801354c:	f3bf 8f6f 	isb	sy
 8013550:	f3bf 8f4f 	dsb	sy
 8013554:	b662      	cpsie	i
 8013556:	60fb      	str	r3, [r7, #12]
}
 8013558:	bf00      	nop
 801355a:	bf00      	nop
 801355c:	e7fd      	b.n	801355a <pvPortMalloc+0x182>
	return pvReturn;
 801355e:	69fb      	ldr	r3, [r7, #28]
}
 8013560:	4618      	mov	r0, r3
 8013562:	3728      	adds	r7, #40	@ 0x28
 8013564:	46bd      	mov	sp, r7
 8013566:	bd80      	pop	{r7, pc}
 8013568:	2000944c 	.word	0x2000944c
 801356c:	20009458 	.word	0x20009458
 8013570:	20009450 	.word	0x20009450
 8013574:	20009444 	.word	0x20009444
 8013578:	20009454 	.word	0x20009454

0801357c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801357c:	b580      	push	{r7, lr}
 801357e:	b086      	sub	sp, #24
 8013580:	af00      	add	r7, sp, #0
 8013582:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d04e      	beq.n	801362c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801358e:	2308      	movs	r3, #8
 8013590:	425b      	negs	r3, r3
 8013592:	697a      	ldr	r2, [r7, #20]
 8013594:	4413      	add	r3, r2
 8013596:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013598:	697b      	ldr	r3, [r7, #20]
 801359a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801359c:	693b      	ldr	r3, [r7, #16]
 801359e:	685a      	ldr	r2, [r3, #4]
 80135a0:	4b24      	ldr	r3, [pc, #144]	@ (8013634 <vPortFree+0xb8>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	4013      	ands	r3, r2
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d10d      	bne.n	80135c6 <vPortFree+0x4a>
	__asm volatile
 80135aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135ae:	b672      	cpsid	i
 80135b0:	f383 8811 	msr	BASEPRI, r3
 80135b4:	f3bf 8f6f 	isb	sy
 80135b8:	f3bf 8f4f 	dsb	sy
 80135bc:	b662      	cpsie	i
 80135be:	60fb      	str	r3, [r7, #12]
}
 80135c0:	bf00      	nop
 80135c2:	bf00      	nop
 80135c4:	e7fd      	b.n	80135c2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80135c6:	693b      	ldr	r3, [r7, #16]
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d00d      	beq.n	80135ea <vPortFree+0x6e>
	__asm volatile
 80135ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135d2:	b672      	cpsid	i
 80135d4:	f383 8811 	msr	BASEPRI, r3
 80135d8:	f3bf 8f6f 	isb	sy
 80135dc:	f3bf 8f4f 	dsb	sy
 80135e0:	b662      	cpsie	i
 80135e2:	60bb      	str	r3, [r7, #8]
}
 80135e4:	bf00      	nop
 80135e6:	bf00      	nop
 80135e8:	e7fd      	b.n	80135e6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80135ea:	693b      	ldr	r3, [r7, #16]
 80135ec:	685a      	ldr	r2, [r3, #4]
 80135ee:	4b11      	ldr	r3, [pc, #68]	@ (8013634 <vPortFree+0xb8>)
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	4013      	ands	r3, r2
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d019      	beq.n	801362c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80135f8:	693b      	ldr	r3, [r7, #16]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d115      	bne.n	801362c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013600:	693b      	ldr	r3, [r7, #16]
 8013602:	685a      	ldr	r2, [r3, #4]
 8013604:	4b0b      	ldr	r3, [pc, #44]	@ (8013634 <vPortFree+0xb8>)
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	43db      	mvns	r3, r3
 801360a:	401a      	ands	r2, r3
 801360c:	693b      	ldr	r3, [r7, #16]
 801360e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013610:	f7fe fe5c 	bl	80122cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013614:	693b      	ldr	r3, [r7, #16]
 8013616:	685a      	ldr	r2, [r3, #4]
 8013618:	4b07      	ldr	r3, [pc, #28]	@ (8013638 <vPortFree+0xbc>)
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	4413      	add	r3, r2
 801361e:	4a06      	ldr	r2, [pc, #24]	@ (8013638 <vPortFree+0xbc>)
 8013620:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013622:	6938      	ldr	r0, [r7, #16]
 8013624:	f000 f86c 	bl	8013700 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8013628:	f7fe fe5e 	bl	80122e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801362c:	bf00      	nop
 801362e:	3718      	adds	r7, #24
 8013630:	46bd      	mov	sp, r7
 8013632:	bd80      	pop	{r7, pc}
 8013634:	20009458 	.word	0x20009458
 8013638:	20009450 	.word	0x20009450

0801363c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801363c:	b480      	push	{r7}
 801363e:	b085      	sub	sp, #20
 8013640:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013642:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013646:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013648:	4b27      	ldr	r3, [pc, #156]	@ (80136e8 <prvHeapInit+0xac>)
 801364a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	f003 0307 	and.w	r3, r3, #7
 8013652:	2b00      	cmp	r3, #0
 8013654:	d00c      	beq.n	8013670 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	3307      	adds	r3, #7
 801365a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	f023 0307 	bic.w	r3, r3, #7
 8013662:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013664:	68ba      	ldr	r2, [r7, #8]
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	1ad3      	subs	r3, r2, r3
 801366a:	4a1f      	ldr	r2, [pc, #124]	@ (80136e8 <prvHeapInit+0xac>)
 801366c:	4413      	add	r3, r2
 801366e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013674:	4a1d      	ldr	r2, [pc, #116]	@ (80136ec <prvHeapInit+0xb0>)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801367a:	4b1c      	ldr	r3, [pc, #112]	@ (80136ec <prvHeapInit+0xb0>)
 801367c:	2200      	movs	r2, #0
 801367e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	68ba      	ldr	r2, [r7, #8]
 8013684:	4413      	add	r3, r2
 8013686:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013688:	2208      	movs	r2, #8
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	1a9b      	subs	r3, r3, r2
 801368e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	f023 0307 	bic.w	r3, r3, #7
 8013696:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	4a15      	ldr	r2, [pc, #84]	@ (80136f0 <prvHeapInit+0xb4>)
 801369c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801369e:	4b14      	ldr	r3, [pc, #80]	@ (80136f0 <prvHeapInit+0xb4>)
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	2200      	movs	r2, #0
 80136a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80136a6:	4b12      	ldr	r3, [pc, #72]	@ (80136f0 <prvHeapInit+0xb4>)
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	2200      	movs	r2, #0
 80136ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80136b2:	683b      	ldr	r3, [r7, #0]
 80136b4:	68fa      	ldr	r2, [r7, #12]
 80136b6:	1ad2      	subs	r2, r2, r3
 80136b8:	683b      	ldr	r3, [r7, #0]
 80136ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80136bc:	4b0c      	ldr	r3, [pc, #48]	@ (80136f0 <prvHeapInit+0xb4>)
 80136be:	681a      	ldr	r2, [r3, #0]
 80136c0:	683b      	ldr	r3, [r7, #0]
 80136c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80136c4:	683b      	ldr	r3, [r7, #0]
 80136c6:	685b      	ldr	r3, [r3, #4]
 80136c8:	4a0a      	ldr	r2, [pc, #40]	@ (80136f4 <prvHeapInit+0xb8>)
 80136ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80136cc:	683b      	ldr	r3, [r7, #0]
 80136ce:	685b      	ldr	r3, [r3, #4]
 80136d0:	4a09      	ldr	r2, [pc, #36]	@ (80136f8 <prvHeapInit+0xbc>)
 80136d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80136d4:	4b09      	ldr	r3, [pc, #36]	@ (80136fc <prvHeapInit+0xc0>)
 80136d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80136da:	601a      	str	r2, [r3, #0]
}
 80136dc:	bf00      	nop
 80136de:	3714      	adds	r7, #20
 80136e0:	46bd      	mov	sp, r7
 80136e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136e6:	4770      	bx	lr
 80136e8:	20001444 	.word	0x20001444
 80136ec:	20009444 	.word	0x20009444
 80136f0:	2000944c 	.word	0x2000944c
 80136f4:	20009454 	.word	0x20009454
 80136f8:	20009450 	.word	0x20009450
 80136fc:	20009458 	.word	0x20009458

08013700 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013700:	b480      	push	{r7}
 8013702:	b085      	sub	sp, #20
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013708:	4b28      	ldr	r3, [pc, #160]	@ (80137ac <prvInsertBlockIntoFreeList+0xac>)
 801370a:	60fb      	str	r3, [r7, #12]
 801370c:	e002      	b.n	8013714 <prvInsertBlockIntoFreeList+0x14>
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	60fb      	str	r3, [r7, #12]
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	687a      	ldr	r2, [r7, #4]
 801371a:	429a      	cmp	r2, r3
 801371c:	d8f7      	bhi.n	801370e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	685b      	ldr	r3, [r3, #4]
 8013726:	68ba      	ldr	r2, [r7, #8]
 8013728:	4413      	add	r3, r2
 801372a:	687a      	ldr	r2, [r7, #4]
 801372c:	429a      	cmp	r2, r3
 801372e:	d108      	bne.n	8013742 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	685a      	ldr	r2, [r3, #4]
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	685b      	ldr	r3, [r3, #4]
 8013738:	441a      	add	r2, r3
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	685b      	ldr	r3, [r3, #4]
 801374a:	68ba      	ldr	r2, [r7, #8]
 801374c:	441a      	add	r2, r3
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	429a      	cmp	r2, r3
 8013754:	d118      	bne.n	8013788 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	681a      	ldr	r2, [r3, #0]
 801375a:	4b15      	ldr	r3, [pc, #84]	@ (80137b0 <prvInsertBlockIntoFreeList+0xb0>)
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	429a      	cmp	r2, r3
 8013760:	d00d      	beq.n	801377e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	685a      	ldr	r2, [r3, #4]
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	685b      	ldr	r3, [r3, #4]
 801376c:	441a      	add	r2, r3
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	681a      	ldr	r2, [r3, #0]
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	601a      	str	r2, [r3, #0]
 801377c:	e008      	b.n	8013790 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801377e:	4b0c      	ldr	r3, [pc, #48]	@ (80137b0 <prvInsertBlockIntoFreeList+0xb0>)
 8013780:	681a      	ldr	r2, [r3, #0]
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	601a      	str	r2, [r3, #0]
 8013786:	e003      	b.n	8013790 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	681a      	ldr	r2, [r3, #0]
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013790:	68fa      	ldr	r2, [r7, #12]
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	429a      	cmp	r2, r3
 8013796:	d002      	beq.n	801379e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	687a      	ldr	r2, [r7, #4]
 801379c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801379e:	bf00      	nop
 80137a0:	3714      	adds	r7, #20
 80137a2:	46bd      	mov	sp, r7
 80137a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a8:	4770      	bx	lr
 80137aa:	bf00      	nop
 80137ac:	20009444 	.word	0x20009444
 80137b0:	2000944c 	.word	0x2000944c

080137b4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80137b4:	b580      	push	{r7, lr}
 80137b6:	b082      	sub	sp, #8
 80137b8:	af00      	add	r7, sp, #0
 80137ba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 80137c2:	4618      	mov	r0, r3
 80137c4:	f7fa f85c 	bl	800d880 <USBH_LL_IncTimer>
}
 80137c8:	bf00      	nop
 80137ca:	3708      	adds	r7, #8
 80137cc:	46bd      	mov	sp, r7
 80137ce:	bd80      	pop	{r7, pc}

080137d0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80137d0:	b580      	push	{r7, lr}
 80137d2:	b082      	sub	sp, #8
 80137d4:	af00      	add	r7, sp, #0
 80137d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 80137de:	4618      	mov	r0, r3
 80137e0:	f7fa f8a0 	bl	800d924 <USBH_LL_Connect>
}
 80137e4:	bf00      	nop
 80137e6:	3708      	adds	r7, #8
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}

080137ec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b082      	sub	sp, #8
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 80137fa:	4618      	mov	r0, r3
 80137fc:	f7fa f8b5 	bl	800d96a <USBH_LL_Disconnect>
}
 8013800:	bf00      	nop
 8013802:	3708      	adds	r7, #8
 8013804:	46bd      	mov	sp, r7
 8013806:	bd80      	pop	{r7, pc}

08013808 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8013808:	b580      	push	{r7, lr}
 801380a:	b082      	sub	sp, #8
 801380c:	af00      	add	r7, sp, #0
 801380e:	6078      	str	r0, [r7, #4]
 8013810:	460b      	mov	r3, r1
 8013812:	70fb      	strb	r3, [r7, #3]
 8013814:	4613      	mov	r3, r2
 8013816:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801381e:	4618      	mov	r0, r3
 8013820:	f7fa f8d5 	bl	800d9ce <USBH_LL_NotifyURBChange>
#endif
}
 8013824:	bf00      	nop
 8013826:	3708      	adds	r7, #8
 8013828:	46bd      	mov	sp, r7
 801382a:	bd80      	pop	{r7, pc}

0801382c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801382c:	b580      	push	{r7, lr}
 801382e:	b082      	sub	sp, #8
 8013830:	af00      	add	r7, sp, #0
 8013832:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801383a:	4618      	mov	r0, r3
 801383c:	f7fa f84a 	bl	800d8d4 <USBH_LL_PortEnabled>
}
 8013840:	bf00      	nop
 8013842:	3708      	adds	r7, #8
 8013844:	46bd      	mov	sp, r7
 8013846:	bd80      	pop	{r7, pc}

08013848 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013848:	b580      	push	{r7, lr}
 801384a:	b082      	sub	sp, #8
 801384c:	af00      	add	r7, sp, #0
 801384e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 8013856:	4618      	mov	r0, r3
 8013858:	f7fa f856 	bl	800d908 <USBH_LL_PortDisabled>
}
 801385c:	bf00      	nop
 801385e:	3708      	adds	r7, #8
 8013860:	46bd      	mov	sp, r7
 8013862:	bd80      	pop	{r7, pc}

08013864 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b084      	sub	sp, #16
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801386c:	2300      	movs	r3, #0
 801386e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013870:	2300      	movs	r3, #0
 8013872:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801387a:	4618      	mov	r0, r3
 801387c:	f7f1 fcb0 	bl	80051e0 <HAL_HCD_Stop>
 8013880:	4603      	mov	r3, r0
 8013882:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013884:	7bfb      	ldrb	r3, [r7, #15]
 8013886:	4618      	mov	r0, r3
 8013888:	f000 f808 	bl	801389c <USBH_Get_USB_Status>
 801388c:	4603      	mov	r3, r0
 801388e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013890:	7bbb      	ldrb	r3, [r7, #14]
}
 8013892:	4618      	mov	r0, r3
 8013894:	3710      	adds	r7, #16
 8013896:	46bd      	mov	sp, r7
 8013898:	bd80      	pop	{r7, pc}
	...

0801389c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801389c:	b480      	push	{r7}
 801389e:	b085      	sub	sp, #20
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	4603      	mov	r3, r0
 80138a4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80138a6:	2300      	movs	r3, #0
 80138a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80138aa:	79fb      	ldrb	r3, [r7, #7]
 80138ac:	2b03      	cmp	r3, #3
 80138ae:	d817      	bhi.n	80138e0 <USBH_Get_USB_Status+0x44>
 80138b0:	a201      	add	r2, pc, #4	@ (adr r2, 80138b8 <USBH_Get_USB_Status+0x1c>)
 80138b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138b6:	bf00      	nop
 80138b8:	080138c9 	.word	0x080138c9
 80138bc:	080138cf 	.word	0x080138cf
 80138c0:	080138d5 	.word	0x080138d5
 80138c4:	080138db 	.word	0x080138db
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80138c8:	2300      	movs	r3, #0
 80138ca:	73fb      	strb	r3, [r7, #15]
    break;
 80138cc:	e00b      	b.n	80138e6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80138ce:	2302      	movs	r3, #2
 80138d0:	73fb      	strb	r3, [r7, #15]
    break;
 80138d2:	e008      	b.n	80138e6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80138d4:	2301      	movs	r3, #1
 80138d6:	73fb      	strb	r3, [r7, #15]
    break;
 80138d8:	e005      	b.n	80138e6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80138da:	2302      	movs	r3, #2
 80138dc:	73fb      	strb	r3, [r7, #15]
    break;
 80138de:	e002      	b.n	80138e6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80138e0:	2302      	movs	r3, #2
 80138e2:	73fb      	strb	r3, [r7, #15]
    break;
 80138e4:	bf00      	nop
  }
  return usb_status;
 80138e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80138e8:	4618      	mov	r0, r3
 80138ea:	3714      	adds	r7, #20
 80138ec:	46bd      	mov	sp, r7
 80138ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f2:	4770      	bx	lr

080138f4 <memset>:
 80138f4:	4402      	add	r2, r0
 80138f6:	4603      	mov	r3, r0
 80138f8:	4293      	cmp	r3, r2
 80138fa:	d100      	bne.n	80138fe <memset+0xa>
 80138fc:	4770      	bx	lr
 80138fe:	f803 1b01 	strb.w	r1, [r3], #1
 8013902:	e7f9      	b.n	80138f8 <memset+0x4>

08013904 <__libc_init_array>:
 8013904:	b570      	push	{r4, r5, r6, lr}
 8013906:	4d0d      	ldr	r5, [pc, #52]	@ (801393c <__libc_init_array+0x38>)
 8013908:	4c0d      	ldr	r4, [pc, #52]	@ (8013940 <__libc_init_array+0x3c>)
 801390a:	1b64      	subs	r4, r4, r5
 801390c:	10a4      	asrs	r4, r4, #2
 801390e:	2600      	movs	r6, #0
 8013910:	42a6      	cmp	r6, r4
 8013912:	d109      	bne.n	8013928 <__libc_init_array+0x24>
 8013914:	4d0b      	ldr	r5, [pc, #44]	@ (8013944 <__libc_init_array+0x40>)
 8013916:	4c0c      	ldr	r4, [pc, #48]	@ (8013948 <__libc_init_array+0x44>)
 8013918:	f000 f826 	bl	8013968 <_init>
 801391c:	1b64      	subs	r4, r4, r5
 801391e:	10a4      	asrs	r4, r4, #2
 8013920:	2600      	movs	r6, #0
 8013922:	42a6      	cmp	r6, r4
 8013924:	d105      	bne.n	8013932 <__libc_init_array+0x2e>
 8013926:	bd70      	pop	{r4, r5, r6, pc}
 8013928:	f855 3b04 	ldr.w	r3, [r5], #4
 801392c:	4798      	blx	r3
 801392e:	3601      	adds	r6, #1
 8013930:	e7ee      	b.n	8013910 <__libc_init_array+0xc>
 8013932:	f855 3b04 	ldr.w	r3, [r5], #4
 8013936:	4798      	blx	r3
 8013938:	3601      	adds	r6, #1
 801393a:	e7f2      	b.n	8013922 <__libc_init_array+0x1e>
 801393c:	08013b04 	.word	0x08013b04
 8013940:	08013b04 	.word	0x08013b04
 8013944:	08013b04 	.word	0x08013b04
 8013948:	08013b08 	.word	0x08013b08

0801394c <memcpy>:
 801394c:	440a      	add	r2, r1
 801394e:	4291      	cmp	r1, r2
 8013950:	f100 33ff 	add.w	r3, r0, #4294967295
 8013954:	d100      	bne.n	8013958 <memcpy+0xc>
 8013956:	4770      	bx	lr
 8013958:	b510      	push	{r4, lr}
 801395a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801395e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013962:	4291      	cmp	r1, r2
 8013964:	d1f9      	bne.n	801395a <memcpy+0xe>
 8013966:	bd10      	pop	{r4, pc}

08013968 <_init>:
 8013968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801396a:	bf00      	nop
 801396c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801396e:	bc08      	pop	{r3}
 8013970:	469e      	mov	lr, r3
 8013972:	4770      	bx	lr

08013974 <_fini>:
 8013974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013976:	bf00      	nop
 8013978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801397a:	bc08      	pop	{r3}
 801397c:	469e      	mov	lr, r3
 801397e:	4770      	bx	lr
