
AFEC_EXAMPLE12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001fdc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  00401fdc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000011c4  2000084c  00402828  0002084c  2**2
                  ALLOC
  3 .stack        00003000  20001a10  004039ec  0002084c  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002087a  2**0
                  CONTENTS, READONLY
  6 .debug_info   00015c67  00000000  00000000  000208d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000030d9  00000000  00000000  0003653a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004845  00000000  00000000  00039613  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000a28  00000000  00000000  0003de58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000948  00000000  00000000  0003e880  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018505  00000000  00000000  0003f1c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bbc5  00000000  00000000  000576cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000657ab  00000000  00000000  00063292  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ccc  00000000  00000000  000c8a40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	10 4a 00 20 29 0c 40 00 25 0c 40 00 25 0c 40 00     .J. ).@.%.@.%.@.
  400010:	25 0c 40 00 25 0c 40 00 25 0c 40 00 00 00 00 00     %.@.%.@.%.@.....
	...
  40002c:	25 0c 40 00 25 0c 40 00 00 00 00 00 25 0c 40 00     %.@.%.@.....%.@.
  40003c:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  40004c:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  40005c:	25 0c 40 00 25 0c 40 00 55 09 40 00 69 09 40 00     %.@.%.@.U.@.i.@.
  40006c:	7d 09 40 00 91 09 40 00 a5 09 40 00 25 0c 40 00     }.@...@...@.%.@.
  40007c:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  40008c:	25 0c 40 00 25 0c 40 00 6d 02 40 00 25 0c 40 00     %.@.%.@.m.@.%.@.
  40009c:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  4000ac:	25 0c 40 00 25 0c 40 00 25 0c 40 00 59 08 40 00     %.@.%.@.%.@.Y.@.
  4000bc:	6d 08 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     m.@.%.@.%.@.%.@.
  4000cc:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  4000dc:	25 0c 40 00 25 0c 40 00 25 0c 40 00 25 0c 40 00     %.@.%.@.%.@.%.@.
  4000ec:	25 0c 40 00 25 0c 40 00 25 0c 40 00                 %.@.%.@.%.@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	2000084c 	.word	0x2000084c
  400114:	00000000 	.word	0x00000000
  400118:	00401fdc 	.word	0x00401fdc

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00401fdc 	.word	0x00401fdc
  400158:	20000850 	.word	0x20000850
  40015c:	00401fdc 	.word	0x00401fdc
  400160:	00000000 	.word	0x00000000

00400164 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400164:	b5f0      	push	{r4, r5, r6, r7, lr}
  400166:	b083      	sub	sp, #12
  400168:	4605      	mov	r5, r0
  40016a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40016c:	2300      	movs	r3, #0
  40016e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400170:	4b18      	ldr	r3, [pc, #96]	; (4001d4 <usart_serial_getchar+0x70>)
  400172:	4298      	cmp	r0, r3
  400174:	d00a      	beq.n	40018c <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400176:	4b18      	ldr	r3, [pc, #96]	; (4001d8 <usart_serial_getchar+0x74>)
  400178:	4298      	cmp	r0, r3
  40017a:	d00f      	beq.n	40019c <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40017c:	4b17      	ldr	r3, [pc, #92]	; (4001dc <usart_serial_getchar+0x78>)
  40017e:	4298      	cmp	r0, r3
  400180:	d014      	beq.n	4001ac <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400182:	4b17      	ldr	r3, [pc, #92]	; (4001e0 <usart_serial_getchar+0x7c>)
  400184:	429d      	cmp	r5, r3
  400186:	d01b      	beq.n	4001c0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400188:	b003      	add	sp, #12
  40018a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40018c:	461f      	mov	r7, r3
  40018e:	4e15      	ldr	r6, [pc, #84]	; (4001e4 <usart_serial_getchar+0x80>)
  400190:	4621      	mov	r1, r4
  400192:	4638      	mov	r0, r7
  400194:	47b0      	blx	r6
  400196:	2800      	cmp	r0, #0
  400198:	d1fa      	bne.n	400190 <usart_serial_getchar+0x2c>
  40019a:	e7f2      	b.n	400182 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40019c:	461e      	mov	r6, r3
  40019e:	4d11      	ldr	r5, [pc, #68]	; (4001e4 <usart_serial_getchar+0x80>)
  4001a0:	4621      	mov	r1, r4
  4001a2:	4630      	mov	r0, r6
  4001a4:	47a8      	blx	r5
  4001a6:	2800      	cmp	r0, #0
  4001a8:	d1fa      	bne.n	4001a0 <usart_serial_getchar+0x3c>
  4001aa:	e7ed      	b.n	400188 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4001ac:	461e      	mov	r6, r3
  4001ae:	4d0e      	ldr	r5, [pc, #56]	; (4001e8 <usart_serial_getchar+0x84>)
  4001b0:	a901      	add	r1, sp, #4
  4001b2:	4630      	mov	r0, r6
  4001b4:	47a8      	blx	r5
  4001b6:	2800      	cmp	r0, #0
  4001b8:	d1fa      	bne.n	4001b0 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4001ba:	9b01      	ldr	r3, [sp, #4]
  4001bc:	7023      	strb	r3, [r4, #0]
  4001be:	e7e3      	b.n	400188 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4001c0:	461e      	mov	r6, r3
  4001c2:	4d09      	ldr	r5, [pc, #36]	; (4001e8 <usart_serial_getchar+0x84>)
  4001c4:	a901      	add	r1, sp, #4
  4001c6:	4630      	mov	r0, r6
  4001c8:	47a8      	blx	r5
  4001ca:	2800      	cmp	r0, #0
  4001cc:	d1fa      	bne.n	4001c4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4001ce:	9b01      	ldr	r3, [sp, #4]
  4001d0:	7023      	strb	r3, [r4, #0]
}
  4001d2:	e7d9      	b.n	400188 <usart_serial_getchar+0x24>
  4001d4:	400e0600 	.word	0x400e0600
  4001d8:	40060600 	.word	0x40060600
  4001dc:	400a0000 	.word	0x400a0000
  4001e0:	400a4000 	.word	0x400a4000
  4001e4:	00400be7 	.word	0x00400be7
  4001e8:	00400c0d 	.word	0x00400c0d

004001ec <usart_serial_putchar>:
{
  4001ec:	b570      	push	{r4, r5, r6, lr}
  4001ee:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4001f0:	4b18      	ldr	r3, [pc, #96]	; (400254 <usart_serial_putchar+0x68>)
  4001f2:	4298      	cmp	r0, r3
  4001f4:	d00a      	beq.n	40020c <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4001f6:	4b18      	ldr	r3, [pc, #96]	; (400258 <usart_serial_putchar+0x6c>)
  4001f8:	4298      	cmp	r0, r3
  4001fa:	d010      	beq.n	40021e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  4001fc:	4b17      	ldr	r3, [pc, #92]	; (40025c <usart_serial_putchar+0x70>)
  4001fe:	4298      	cmp	r0, r3
  400200:	d016      	beq.n	400230 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400202:	4b17      	ldr	r3, [pc, #92]	; (400260 <usart_serial_putchar+0x74>)
  400204:	4298      	cmp	r0, r3
  400206:	d01c      	beq.n	400242 <usart_serial_putchar+0x56>
	return 0;
  400208:	2000      	movs	r0, #0
}
  40020a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40020c:	461e      	mov	r6, r3
  40020e:	4d15      	ldr	r5, [pc, #84]	; (400264 <usart_serial_putchar+0x78>)
  400210:	4621      	mov	r1, r4
  400212:	4630      	mov	r0, r6
  400214:	47a8      	blx	r5
  400216:	2800      	cmp	r0, #0
  400218:	d1fa      	bne.n	400210 <usart_serial_putchar+0x24>
		return 1;
  40021a:	2001      	movs	r0, #1
  40021c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40021e:	461e      	mov	r6, r3
  400220:	4d10      	ldr	r5, [pc, #64]	; (400264 <usart_serial_putchar+0x78>)
  400222:	4621      	mov	r1, r4
  400224:	4630      	mov	r0, r6
  400226:	47a8      	blx	r5
  400228:	2800      	cmp	r0, #0
  40022a:	d1fa      	bne.n	400222 <usart_serial_putchar+0x36>
		return 1;
  40022c:	2001      	movs	r0, #1
  40022e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400230:	461e      	mov	r6, r3
  400232:	4d0d      	ldr	r5, [pc, #52]	; (400268 <usart_serial_putchar+0x7c>)
  400234:	4621      	mov	r1, r4
  400236:	4630      	mov	r0, r6
  400238:	47a8      	blx	r5
  40023a:	2800      	cmp	r0, #0
  40023c:	d1fa      	bne.n	400234 <usart_serial_putchar+0x48>
		return 1;
  40023e:	2001      	movs	r0, #1
  400240:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400242:	461e      	mov	r6, r3
  400244:	4d08      	ldr	r5, [pc, #32]	; (400268 <usart_serial_putchar+0x7c>)
  400246:	4621      	mov	r1, r4
  400248:	4630      	mov	r0, r6
  40024a:	47a8      	blx	r5
  40024c:	2800      	cmp	r0, #0
  40024e:	d1fa      	bne.n	400246 <usart_serial_putchar+0x5a>
		return 1;
  400250:	2001      	movs	r0, #1
  400252:	bd70      	pop	{r4, r5, r6, pc}
  400254:	400e0600 	.word	0x400e0600
  400258:	40060600 	.word	0x40060600
  40025c:	400a0000 	.word	0x400a0000
  400260:	400a4000 	.word	0x400a4000
  400264:	00400bd7 	.word	0x00400bd7
  400268:	00400bf9 	.word	0x00400bf9

0040026c <TC0_Handler>:
		i = 0;
	}
}

void TC0_Handler(void)
{
  40026c:	b510      	push	{r4, lr}
  40026e:	b082      	sub	sp, #8
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0, 0);
  400270:	2100      	movs	r1, #0
  400272:	4812      	ldr	r0, [pc, #72]	; (4002bc <TC0_Handler+0x50>)
  400274:	4b12      	ldr	r3, [pc, #72]	; (4002c0 <TC0_Handler+0x54>)
  400276:	4798      	blx	r3
  400278:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40027a:	9b01      	ldr	r3, [sp, #4]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  40027c:	4a11      	ldr	r2, [pc, #68]	; (4002c4 <TC0_Handler+0x58>)
  40027e:	2302      	movs	r3, #2
  400280:	6013      	str	r3, [r2, #0]
	data[0][i] = afec_channel_get_value(AFEC0, channel_1);
  400282:	4b11      	ldr	r3, [pc, #68]	; (4002c8 <TC0_Handler+0x5c>)
  400284:	6819      	ldr	r1, [r3, #0]
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400286:	2005      	movs	r0, #5
  400288:	6650      	str	r0, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  40028a:	6e94      	ldr	r4, [r2, #104]	; 0x68
  40028c:	480f      	ldr	r0, [pc, #60]	; (4002cc <TC0_Handler+0x60>)
  40028e:	f820 4011 	strh.w	r4, [r0, r1, lsl #1]
	data[1][i] = afec_channel_get_value(AFEC0, channel_2);
  400292:	6819      	ldr	r1, [r3, #0]
	afec->AFEC_CSELR = afec_ch;
  400294:	2403      	movs	r4, #3
  400296:	6654      	str	r4, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  400298:	6e94      	ldr	r4, [r2, #104]	; 0x68
  40029a:	f501 6280 	add.w	r2, r1, #1024	; 0x400
  40029e:	f820 4012 	strh.w	r4, [r0, r2, lsl #1]
	i++;
  4002a2:	681a      	ldr	r2, [r3, #0]
  4002a4:	3201      	adds	r2, #1
  4002a6:	601a      	str	r2, [r3, #0]
	if (i > 1023) {
  4002a8:	681b      	ldr	r3, [r3, #0]
  4002aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  4002ae:	d302      	bcc.n	4002b6 <TC0_Handler+0x4a>
		i = 0;
  4002b0:	2200      	movs	r2, #0
  4002b2:	4b05      	ldr	r3, [pc, #20]	; (4002c8 <TC0_Handler+0x5c>)
  4002b4:	601a      	str	r2, [r3, #0]

	/** Measure voltage. */
	get_data();
}
  4002b6:	b002      	add	sp, #8
  4002b8:	bd10      	pop	{r4, pc}
  4002ba:	bf00      	nop
  4002bc:	40090000 	.word	0x40090000
  4002c0:	00400b27 	.word	0x00400b27
  4002c4:	400b0000 	.word	0x400b0000
  4002c8:	20000868 	.word	0x20000868
  4002cc:	20000918 	.word	0x20000918

004002d0 <main>:
	tc_start(TC0, 0);
}


int main(void)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	b08e      	sub	sp, #56	; 0x38
	
	/* Initialize the SAM system. */
	sysclk_init();
  4002d4:	4b42      	ldr	r3, [pc, #264]	; (4003e0 <main+0x110>)
  4002d6:	4798      	blx	r3
	board_init();
  4002d8:	4b42      	ldr	r3, [pc, #264]	; (4003e4 <main+0x114>)
  4002da:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002dc:	2007      	movs	r0, #7
  4002de:	4e42      	ldr	r6, [pc, #264]	; (4003e8 <main+0x118>)
  4002e0:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4002e2:	4c42      	ldr	r4, [pc, #264]	; (4003ec <main+0x11c>)
  4002e4:	4b42      	ldr	r3, [pc, #264]	; (4003f0 <main+0x120>)
  4002e6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4002e8:	4a42      	ldr	r2, [pc, #264]	; (4003f4 <main+0x124>)
  4002ea:	4b43      	ldr	r3, [pc, #268]	; (4003f8 <main+0x128>)
  4002ec:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4002ee:	4a43      	ldr	r2, [pc, #268]	; (4003fc <main+0x12c>)
  4002f0:	4b43      	ldr	r3, [pc, #268]	; (400400 <main+0x130>)
  4002f2:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4002f4:	4d43      	ldr	r5, [pc, #268]	; (400404 <main+0x134>)
  4002f6:	9503      	str	r5, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  4002f8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4002fc:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  4002fe:	f44f 6700 	mov.w	r7, #2048	; 0x800
  400302:	9705      	str	r7, [sp, #20]
  400304:	2007      	movs	r0, #7
  400306:	47b0      	blx	r6
		uart_init((Uart*)p_usart, &uart_settings);
  400308:	a903      	add	r1, sp, #12
  40030a:	4620      	mov	r0, r4
  40030c:	4b3e      	ldr	r3, [pc, #248]	; (400408 <main+0x138>)
  40030e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400310:	f8df 8138 	ldr.w	r8, [pc, #312]	; 40044c <main+0x17c>
  400314:	f8d8 3000 	ldr.w	r3, [r8]
  400318:	2100      	movs	r1, #0
  40031a:	6898      	ldr	r0, [r3, #8]
  40031c:	4c3b      	ldr	r4, [pc, #236]	; (40040c <main+0x13c>)
  40031e:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400320:	f8d8 3000 	ldr.w	r3, [r8]
  400324:	2100      	movs	r1, #0
  400326:	6858      	ldr	r0, [r3, #4]
  400328:	47a0      	blx	r4

	configure_console();

	afec_enable(AFEC0);
  40032a:	4c39      	ldr	r4, [pc, #228]	; (400410 <main+0x140>)
  40032c:	4620      	mov	r0, r4
  40032e:	4b39      	ldr	r3, [pc, #228]	; (400414 <main+0x144>)
  400330:	4798      	blx	r3

	struct afec_config afec_cfg;

	afec_get_config_defaults(&afec_cfg);
  400332:	a807      	add	r0, sp, #28
  400334:	4b38      	ldr	r3, [pc, #224]	; (400418 <main+0x148>)
  400336:	4798      	blx	r3

	afec_init(AFEC0, &afec_cfg);
  400338:	a907      	add	r1, sp, #28
  40033a:	4620      	mov	r0, r4
  40033c:	4b37      	ldr	r3, [pc, #220]	; (40041c <main+0x14c>)
  40033e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
  400340:	2015      	movs	r0, #21
  400342:	47b0      	blx	r6
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400344:	9500      	str	r5, [sp, #0]
  400346:	ab03      	add	r3, sp, #12
  400348:	aa02      	add	r2, sp, #8
  40034a:	4629      	mov	r1, r5
  40034c:	2064      	movs	r0, #100	; 0x64
  40034e:	4e34      	ldr	r6, [pc, #208]	; (400420 <main+0x150>)
  400350:	47b0      	blx	r6
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400352:	4e34      	ldr	r6, [pc, #208]	; (400424 <main+0x154>)
  400354:	9a03      	ldr	r2, [sp, #12]
  400356:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40035a:	2100      	movs	r1, #0
  40035c:	4630      	mov	r0, r6
  40035e:	4b32      	ldr	r3, [pc, #200]	; (400428 <main+0x158>)
  400360:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / freq);
  400362:	9a02      	ldr	r2, [sp, #8]
  400364:	fbb5 f2f2 	udiv	r2, r5, r2
  400368:	4b30      	ldr	r3, [pc, #192]	; (40042c <main+0x15c>)
  40036a:	fba3 3202 	umull	r3, r2, r3, r2
  40036e:	0952      	lsrs	r2, r2, #5
  400370:	2100      	movs	r1, #0
  400372:	4630      	mov	r0, r6
  400374:	4b2e      	ldr	r3, [pc, #184]	; (400430 <main+0x160>)
  400376:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400378:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40037c:	4b2d      	ldr	r3, [pc, #180]	; (400434 <main+0x164>)
  40037e:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400380:	2210      	movs	r2, #16
  400382:	2100      	movs	r1, #0
  400384:	4630      	mov	r0, r6
  400386:	4b2c      	ldr	r3, [pc, #176]	; (400438 <main+0x168>)
  400388:	4798      	blx	r3
	tc_start(TC0, 0);
  40038a:	2100      	movs	r1, #0
  40038c:	4630      	mov	r0, r6
  40038e:	4b2b      	ldr	r3, [pc, #172]	; (40043c <main+0x16c>)
  400390:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400392:	2320      	movs	r3, #32
  400394:	6163      	str	r3, [r4, #20]
  400396:	2308      	movs	r3, #8
  400398:	6163      	str	r3, [r4, #20]
	configure_tc();
	
	afec_channel_enable(AFEC0, channel_1);
	afec_channel_enable(AFEC0, channel_2);
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40039a:	a806      	add	r0, sp, #24
  40039c:	4b28      	ldr	r3, [pc, #160]	; (400440 <main+0x170>)
  40039e:	4798      	blx	r3
	afec_ch_set_config(AFEC0, channel_1, &afec_ch_cfg);
  4003a0:	aa06      	add	r2, sp, #24
  4003a2:	2105      	movs	r1, #5
  4003a4:	4620      	mov	r0, r4
  4003a6:	4d27      	ldr	r5, [pc, #156]	; (400444 <main+0x174>)
  4003a8:	47a8      	blx	r5
	afec_ch_set_config(AFEC0, channel_2, &afec_ch_cfg);
  4003aa:	aa06      	add	r2, sp, #24
  4003ac:	2103      	movs	r1, #3
  4003ae:	4620      	mov	r0, r4
  4003b0:	47a8      	blx	r5
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4003b2:	2305      	movs	r3, #5
  4003b4:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4003b6:	66e7      	str	r7, [r4, #108]	; 0x6c
	afec->AFEC_CSELR = afec_ch;
  4003b8:	2303      	movs	r3, #3
  4003ba:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4003bc:	66e7      	str	r7, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, channel_1, 0x800);
	afec_channel_set_analog_offset(AFEC0, channel_2, 0x800);
	
	REG_PIOD_PER |= PIO_PER_P17;
  4003be:	4a22      	ldr	r2, [pc, #136]	; (400448 <main+0x178>)
  4003c0:	6813      	ldr	r3, [r2, #0]
  4003c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4003c6:	6013      	str	r3, [r2, #0]
	REG_PIOD_OER |= PIO_PER_P17;
  4003c8:	3210      	adds	r2, #16
  4003ca:	6813      	ldr	r3, [r2, #0]
  4003cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4003d0:	6013      	str	r3, [r2, #0]
	REG_PIOD_SODR |= PIO_PER_P17;
  4003d2:	3220      	adds	r2, #32
  4003d4:	6813      	ldr	r3, [r2, #0]
  4003d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4003da:	6013      	str	r3, [r2, #0]
  4003dc:	e7fe      	b.n	4003dc <main+0x10c>
  4003de:	bf00      	nop
  4003e0:	00400451 	.word	0x00400451
  4003e4:	00400541 	.word	0x00400541
  4003e8:	00400aa1 	.word	0x00400aa1
  4003ec:	400e0600 	.word	0x400e0600
  4003f0:	20001928 	.word	0x20001928
  4003f4:	004001ed 	.word	0x004001ed
  4003f8:	20001924 	.word	0x20001924
  4003fc:	00400165 	.word	0x00400165
  400400:	20001920 	.word	0x20001920
  400404:	07270e00 	.word	0x07270e00
  400408:	00400b9f 	.word	0x00400b9f
  40040c:	00400fa9 	.word	0x00400fa9
  400410:	400b0000 	.word	0x400b0000
  400414:	00400881 	.word	0x00400881
  400418:	00400749 	.word	0x00400749
  40041c:	00400785 	.word	0x00400785
  400420:	00400b2f 	.word	0x00400b2f
  400424:	40090000 	.word	0x40090000
  400428:	00400af5 	.word	0x00400af5
  40042c:	51eb851f 	.word	0x51eb851f
  400430:	00400b17 	.word	0x00400b17
  400434:	e000e100 	.word	0xe000e100
  400438:	00400b1f 	.word	0x00400b1f
  40043c:	00400b0f 	.word	0x00400b0f
  400440:	00400779 	.word	0x00400779
  400444:	00400719 	.word	0x00400719
  400448:	400e1400 	.word	0x400e1400
  40044c:	20000008 	.word	0x20000008

00400450 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400450:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400452:	480e      	ldr	r0, [pc, #56]	; (40048c <sysclk_init+0x3c>)
  400454:	4b0e      	ldr	r3, [pc, #56]	; (400490 <sysclk_init+0x40>)
  400456:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400458:	213e      	movs	r1, #62	; 0x3e
  40045a:	2000      	movs	r0, #0
  40045c:	4b0d      	ldr	r3, [pc, #52]	; (400494 <sysclk_init+0x44>)
  40045e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400460:	4c0d      	ldr	r4, [pc, #52]	; (400498 <sysclk_init+0x48>)
  400462:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400464:	2800      	cmp	r0, #0
  400466:	d0fc      	beq.n	400462 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400468:	4b0c      	ldr	r3, [pc, #48]	; (40049c <sysclk_init+0x4c>)
  40046a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40046c:	4a0c      	ldr	r2, [pc, #48]	; (4004a0 <sysclk_init+0x50>)
  40046e:	4b0d      	ldr	r3, [pc, #52]	; (4004a4 <sysclk_init+0x54>)
  400470:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  400472:	4c0d      	ldr	r4, [pc, #52]	; (4004a8 <sysclk_init+0x58>)
  400474:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400476:	2800      	cmp	r0, #0
  400478:	d0fc      	beq.n	400474 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40047a:	2010      	movs	r0, #16
  40047c:	4b0b      	ldr	r3, [pc, #44]	; (4004ac <sysclk_init+0x5c>)
  40047e:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400480:	4b0b      	ldr	r3, [pc, #44]	; (4004b0 <sysclk_init+0x60>)
  400482:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400484:	4801      	ldr	r0, [pc, #4]	; (40048c <sysclk_init+0x3c>)
  400486:	4b02      	ldr	r3, [pc, #8]	; (400490 <sysclk_init+0x40>)
  400488:	4798      	blx	r3
  40048a:	bd10      	pop	{r4, pc}
  40048c:	07270e00 	.word	0x07270e00
  400490:	00400dfd 	.word	0x00400dfd
  400494:	00400a1d 	.word	0x00400a1d
  400498:	00400a71 	.word	0x00400a71
  40049c:	00400a81 	.word	0x00400a81
  4004a0:	20133f01 	.word	0x20133f01
  4004a4:	400e0400 	.word	0x400e0400
  4004a8:	00400a91 	.word	0x00400a91
  4004ac:	004009b9 	.word	0x004009b9
  4004b0:	00400cf1 	.word	0x00400cf1

004004b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4004b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4004b8:	b980      	cbnz	r0, 4004dc <_read+0x28>
  4004ba:	460c      	mov	r4, r1
  4004bc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4004be:	2a00      	cmp	r2, #0
  4004c0:	dd0f      	ble.n	4004e2 <_read+0x2e>
  4004c2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4004c4:	4e08      	ldr	r6, [pc, #32]	; (4004e8 <_read+0x34>)
  4004c6:	4d09      	ldr	r5, [pc, #36]	; (4004ec <_read+0x38>)
  4004c8:	6830      	ldr	r0, [r6, #0]
  4004ca:	4621      	mov	r1, r4
  4004cc:	682b      	ldr	r3, [r5, #0]
  4004ce:	4798      	blx	r3
		ptr++;
  4004d0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4004d2:	42bc      	cmp	r4, r7
  4004d4:	d1f8      	bne.n	4004c8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4004d6:	4640      	mov	r0, r8
  4004d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4004dc:	f04f 38ff 	mov.w	r8, #4294967295
  4004e0:	e7f9      	b.n	4004d6 <_read+0x22>
	for (; len > 0; --len) {
  4004e2:	4680      	mov	r8, r0
  4004e4:	e7f7      	b.n	4004d6 <_read+0x22>
  4004e6:	bf00      	nop
  4004e8:	20001928 	.word	0x20001928
  4004ec:	20001920 	.word	0x20001920

004004f0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004f0:	3801      	subs	r0, #1
  4004f2:	2802      	cmp	r0, #2
  4004f4:	d815      	bhi.n	400522 <_write+0x32>
{
  4004f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004fa:	460e      	mov	r6, r1
  4004fc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4004fe:	b19a      	cbz	r2, 400528 <_write+0x38>
  400500:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400502:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40053c <_write+0x4c>
  400506:	4f0c      	ldr	r7, [pc, #48]	; (400538 <_write+0x48>)
  400508:	f8d8 0000 	ldr.w	r0, [r8]
  40050c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400510:	683b      	ldr	r3, [r7, #0]
  400512:	4798      	blx	r3
  400514:	2800      	cmp	r0, #0
  400516:	db0a      	blt.n	40052e <_write+0x3e>
  400518:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40051a:	3c01      	subs	r4, #1
  40051c:	d1f4      	bne.n	400508 <_write+0x18>
  40051e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400522:	f04f 30ff 	mov.w	r0, #4294967295
  400526:	4770      	bx	lr
	for (; len != 0; --len) {
  400528:	4610      	mov	r0, r2
  40052a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40052e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400536:	bf00      	nop
  400538:	20001924 	.word	0x20001924
  40053c:	20001928 	.word	0x20001928

00400540 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  400540:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400542:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400546:	4b49      	ldr	r3, [pc, #292]	; (40066c <board_init+0x12c>)
  400548:	605a      	str	r2, [r3, #4]
  40054a:	2009      	movs	r0, #9
  40054c:	4c48      	ldr	r4, [pc, #288]	; (400670 <board_init+0x130>)
  40054e:	47a0      	blx	r4
  400550:	200a      	movs	r0, #10
  400552:	47a0      	blx	r4
  400554:	200b      	movs	r0, #11
  400556:	47a0      	blx	r4
  400558:	200c      	movs	r0, #12
  40055a:	47a0      	blx	r4
  40055c:	200d      	movs	r0, #13
  40055e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400560:	4b44      	ldr	r3, [pc, #272]	; (400674 <board_init+0x134>)
  400562:	2201      	movs	r2, #1
  400564:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400566:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40056a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40056c:	4942      	ldr	r1, [pc, #264]	; (400678 <board_init+0x138>)
  40056e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400572:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400574:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400578:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40057a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  40057e:	6108      	str	r0, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400580:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400584:	6308      	str	r0, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400586:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40058a:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40058c:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400590:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400592:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400596:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400598:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  40059a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40059e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4005a0:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  4005a4:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005a6:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4005a8:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  4005ac:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4005ae:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4005b2:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4005b6:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4005ba:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4005c0:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4005c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005c6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4005c8:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4005ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4005ce:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4005d0:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  4005d4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005d6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005d8:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  4005dc:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  4005de:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4005e2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	base->PIO_AIMER = mask;
  4005e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4005ea:	2202      	movs	r2, #2
  4005ec:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4005f2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4005f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005f8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4005fa:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4005fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400600:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400602:	f021 0102 	bic.w	r1, r1, #2
  400606:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400608:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40060a:	f021 0102 	bic.w	r1, r1, #2
  40060e:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_AIMDR = mask;
  400610:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400614:	2204      	movs	r2, #4
  400616:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400618:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40061c:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40061e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400622:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400624:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400626:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40062a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40062c:	f021 0104 	bic.w	r1, r1, #4
  400630:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400632:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400634:	f021 0104 	bic.w	r1, r1, #4
  400638:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  40063a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40063e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	base->PIO_AIMER = mask;
  400642:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400646:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40064a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40064c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400650:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400652:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400654:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400658:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40065a:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  40065e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400660:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400662:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400666:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400668:	605a      	str	r2, [r3, #4]
  40066a:	bd10      	pop	{r4, pc}
  40066c:	400e1850 	.word	0x400e1850
  400670:	00400aa1 	.word	0x00400aa1
  400674:	400e0e00 	.word	0x400e0e00
  400678:	400e1400 	.word	0x400e1400

0040067c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40067c:	b570      	push	{r4, r5, r6, lr}
  40067e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400680:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400682:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400684:	4013      	ands	r3, r2
  400686:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400688:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40068a:	4d21      	ldr	r5, [pc, #132]	; (400710 <afec_process_callback+0x94>)
  40068c:	42a8      	cmp	r0, r5
  40068e:	bf14      	ite	ne
  400690:	2500      	movne	r5, #0
  400692:	2501      	moveq	r5, #1
  400694:	006e      	lsls	r6, r5, #1
  400696:	442e      	add	r6, r5
  400698:	e00b      	b.n	4006b2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40069a:	2c14      	cmp	r4, #20
  40069c:	d824      	bhi.n	4006e8 <afec_process_callback+0x6c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40069e:	9a01      	ldr	r2, [sp, #4]
  4006a0:	f104 0108 	add.w	r1, r4, #8
  4006a4:	2301      	movs	r3, #1
  4006a6:	408b      	lsls	r3, r1
  4006a8:	4213      	tst	r3, r2
  4006aa:	d113      	bne.n	4006d4 <afec_process_callback+0x58>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4006ac:	3401      	adds	r4, #1
  4006ae:	2c17      	cmp	r4, #23
  4006b0:	d02b      	beq.n	40070a <afec_process_callback+0x8e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4006b2:	2c0f      	cmp	r4, #15
  4006b4:	d8f1      	bhi.n	40069a <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4006b6:	9a01      	ldr	r2, [sp, #4]
  4006b8:	2301      	movs	r3, #1
  4006ba:	40a3      	lsls	r3, r4
  4006bc:	4213      	tst	r3, r2
  4006be:	d0f5      	beq.n	4006ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4006c0:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  4006c4:	4423      	add	r3, r4
  4006c6:	4a13      	ldr	r2, [pc, #76]	; (400714 <afec_process_callback+0x98>)
  4006c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4006cc:	2b00      	cmp	r3, #0
  4006ce:	d0ed      	beq.n	4006ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4006d0:	4798      	blx	r3
  4006d2:	e7eb      	b.n	4006ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4006d4:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  4006d8:	4423      	add	r3, r4
  4006da:	4a0e      	ldr	r2, [pc, #56]	; (400714 <afec_process_callback+0x98>)
  4006dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4006e0:	2b00      	cmp	r3, #0
  4006e2:	d0e3      	beq.n	4006ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4006e4:	4798      	blx	r3
  4006e6:	e7e1      	b.n	4006ac <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4006e8:	9a01      	ldr	r2, [sp, #4]
  4006ea:	f104 0109 	add.w	r1, r4, #9
  4006ee:	2301      	movs	r3, #1
  4006f0:	408b      	lsls	r3, r1
  4006f2:	4213      	tst	r3, r2
  4006f4:	d0da      	beq.n	4006ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4006f6:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  4006fa:	4423      	add	r3, r4
  4006fc:	4a05      	ldr	r2, [pc, #20]	; (400714 <afec_process_callback+0x98>)
  4006fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400702:	2b00      	cmp	r3, #0
  400704:	d0d2      	beq.n	4006ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400706:	4798      	blx	r3
  400708:	e7d0      	b.n	4006ac <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  40070a:	b002      	add	sp, #8
  40070c:	bd70      	pop	{r4, r5, r6, pc}
  40070e:	bf00      	nop
  400710:	400b4000 	.word	0x400b4000
  400714:	2000192c 	.word	0x2000192c

00400718 <afec_ch_set_config>:
{
  400718:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40071a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  40071c:	2301      	movs	r3, #1
  40071e:	408b      	lsls	r3, r1
  400720:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400724:	7815      	ldrb	r5, [r2, #0]
  400726:	2d00      	cmp	r5, #0
  400728:	bf08      	it	eq
  40072a:	2300      	moveq	r3, #0
  40072c:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40072e:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400730:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400732:	004b      	lsls	r3, r1, #1
  400734:	2103      	movs	r1, #3
  400736:	4099      	lsls	r1, r3
  400738:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  40073c:	7851      	ldrb	r1, [r2, #1]
  40073e:	4099      	lsls	r1, r3
  400740:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400742:	6541      	str	r1, [r0, #84]	; 0x54
}
  400744:	bc30      	pop	{r4, r5}
  400746:	4770      	bx	lr

00400748 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400748:	2200      	movs	r2, #0
  40074a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  40074c:	4b08      	ldr	r3, [pc, #32]	; (400770 <afec_get_config_defaults+0x28>)
  40074e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400750:	4b08      	ldr	r3, [pc, #32]	; (400774 <afec_get_config_defaults+0x2c>)
  400752:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400754:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400758:	60c3      	str	r3, [r0, #12]
		cfg->settling_time = AFEC_SETTLING_TIME_0;
  40075a:	6102      	str	r2, [r0, #16]
		cfg->tracktim = 2;
  40075c:	2302      	movs	r3, #2
  40075e:	7503      	strb	r3, [r0, #20]
		cfg->transfer = 1;
  400760:	2301      	movs	r3, #1
  400762:	7543      	strb	r3, [r0, #21]
		cfg->anach = true;
  400764:	7583      	strb	r3, [r0, #22]
		cfg->useq = false;
  400766:	75c2      	strb	r2, [r0, #23]
		cfg->tag = true;
  400768:	7603      	strb	r3, [r0, #24]
		cfg->stm = true;
  40076a:	7643      	strb	r3, [r0, #25]
		cfg->ibctl = 1;
  40076c:	7683      	strb	r3, [r0, #26]
  40076e:	4770      	bx	lr
  400770:	07270e00 	.word	0x07270e00
  400774:	005b8d80 	.word	0x005b8d80

00400778 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400778:	2300      	movs	r3, #0
  40077a:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  40077c:	2301      	movs	r3, #1
  40077e:	7043      	strb	r3, [r0, #1]
  400780:	4770      	bx	lr
	...

00400784 <afec_init>:
	return afec->AFEC_ISR;
  400784:	6b03      	ldr	r3, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400786:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40078a:	d001      	beq.n	400790 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  40078c:	2019      	movs	r0, #25
  40078e:	4770      	bx	lr
{
  400790:	b470      	push	{r4, r5, r6}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400792:	2301      	movs	r3, #1
  400794:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400796:	7dcb      	ldrb	r3, [r1, #23]
  400798:	2b00      	cmp	r3, #0
  40079a:	bf14      	ite	ne
  40079c:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
  4007a0:	2500      	moveq	r5, #0
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
  4007a2:	7d8b      	ldrb	r3, [r1, #22]
  4007a4:	2b00      	cmp	r3, #0
  4007a6:	bf14      	ite	ne
  4007a8:	f44f 0400 	movne.w	r4, #8388608	; 0x800000
  4007ac:	2400      	moveq	r4, #0
			AFEC_MR_TRACKTIM(config->tracktim) |
  4007ae:	7d0b      	ldrb	r3, [r1, #20]
  4007b0:	061b      	lsls	r3, r3, #24
  4007b2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4007b6:	690a      	ldr	r2, [r1, #16]
  4007b8:	68ce      	ldr	r6, [r1, #12]
  4007ba:	4332      	orrs	r2, r6
  4007bc:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
  4007be:	7d4a      	ldrb	r2, [r1, #21]
  4007c0:	0712      	lsls	r2, r2, #28
  4007c2:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4007c6:	4313      	orrs	r3, r2
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
  4007c8:	688a      	ldr	r2, [r1, #8]
  4007ca:	0056      	lsls	r6, r2, #1
  4007cc:	684a      	ldr	r2, [r1, #4]
  4007ce:	fbb2 f2f6 	udiv	r2, r2, r6
  4007d2:	3a01      	subs	r2, #1
  4007d4:	0212      	lsls	r2, r2, #8
  4007d6:	b292      	uxth	r2, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4007d8:	4313      	orrs	r3, r2
  4007da:	432b      	orrs	r3, r5
  4007dc:	4323      	orrs	r3, r4
	afec->AFEC_MR = reg;
  4007de:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4007e0:	7e0b      	ldrb	r3, [r1, #24]
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	bf14      	ite	ne
  4007e6:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4007ea:	2300      	moveq	r3, #0
  4007ec:	680a      	ldr	r2, [r1, #0]
  4007ee:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  4007f0:	7e4a      	ldrb	r2, [r1, #25]
  4007f2:	2a00      	cmp	r2, #0
  4007f4:	bf14      	ite	ne
  4007f6:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  4007fa:	2200      	moveq	r2, #0
			(config->resolution) |
  4007fc:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4007fe:	6083      	str	r3, [r0, #8]
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  400800:	7e8b      	ldrb	r3, [r1, #26]
  400802:	021b      	lsls	r3, r3, #8
  400804:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400808:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  40080c:	4b0e      	ldr	r3, [pc, #56]	; (400848 <afec_init+0xc4>)
  40080e:	4298      	cmp	r0, r3
  400810:	d005      	beq.n	40081e <afec_init+0x9a>
	if(afec == AFEC1) {
  400812:	4b0e      	ldr	r3, [pc, #56]	; (40084c <afec_init+0xc8>)
  400814:	4298      	cmp	r0, r3
  400816:	d00c      	beq.n	400832 <afec_init+0xae>
	return STATUS_OK;
  400818:	2000      	movs	r0, #0
}
  40081a:	bc70      	pop	{r4, r5, r6}
  40081c:	4770      	bx	lr
  40081e:	4b0c      	ldr	r3, [pc, #48]	; (400850 <afec_init+0xcc>)
  400820:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[0][i] = 0;
  400824:	2200      	movs	r2, #0
  400826:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40082a:	428b      	cmp	r3, r1
  40082c:	d1fb      	bne.n	400826 <afec_init+0xa2>
	return STATUS_OK;
  40082e:	2000      	movs	r0, #0
  400830:	e7f3      	b.n	40081a <afec_init+0x96>
  400832:	4b08      	ldr	r3, [pc, #32]	; (400854 <afec_init+0xd0>)
  400834:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[1][i] = 0;
  400838:	2200      	movs	r2, #0
  40083a:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40083e:	428b      	cmp	r3, r1
  400840:	d1fb      	bne.n	40083a <afec_init+0xb6>
	return STATUS_OK;
  400842:	2000      	movs	r0, #0
  400844:	e7e9      	b.n	40081a <afec_init+0x96>
  400846:	bf00      	nop
  400848:	400b0000 	.word	0x400b0000
  40084c:	400b4000 	.word	0x400b4000
  400850:	20001928 	.word	0x20001928
  400854:	20001984 	.word	0x20001984

00400858 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400858:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40085a:	4802      	ldr	r0, [pc, #8]	; (400864 <AFEC0_Handler+0xc>)
  40085c:	4b02      	ldr	r3, [pc, #8]	; (400868 <AFEC0_Handler+0x10>)
  40085e:	4798      	blx	r3
  400860:	bd08      	pop	{r3, pc}
  400862:	bf00      	nop
  400864:	400b0000 	.word	0x400b0000
  400868:	0040067d 	.word	0x0040067d

0040086c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40086c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40086e:	4802      	ldr	r0, [pc, #8]	; (400878 <AFEC1_Handler+0xc>)
  400870:	4b02      	ldr	r3, [pc, #8]	; (40087c <AFEC1_Handler+0x10>)
  400872:	4798      	blx	r3
  400874:	bd08      	pop	{r3, pc}
  400876:	bf00      	nop
  400878:	400b4000 	.word	0x400b4000
  40087c:	0040067d 	.word	0x0040067d

00400880 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400880:	b500      	push	{lr}
  400882:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400884:	4b13      	ldr	r3, [pc, #76]	; (4008d4 <afec_enable+0x54>)
  400886:	4298      	cmp	r0, r3
  400888:	bf0c      	ite	eq
  40088a:	201f      	moveq	r0, #31
  40088c:	201e      	movne	r0, #30
  40088e:	4b12      	ldr	r3, [pc, #72]	; (4008d8 <afec_enable+0x58>)
  400890:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400892:	4b12      	ldr	r3, [pc, #72]	; (4008dc <afec_enable+0x5c>)
  400894:	789b      	ldrb	r3, [r3, #2]
  400896:	2bff      	cmp	r3, #255	; 0xff
  400898:	d01a      	beq.n	4008d0 <afec_enable+0x50>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40089a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40089e:	fab3 f383 	clz	r3, r3
  4008a2:	095b      	lsrs	r3, r3, #5
  4008a4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4008a6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4008a8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4008ac:	2200      	movs	r2, #0
  4008ae:	4b0c      	ldr	r3, [pc, #48]	; (4008e0 <afec_enable+0x60>)
  4008b0:	701a      	strb	r2, [r3, #0]
	return flags;
  4008b2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4008b4:	4a09      	ldr	r2, [pc, #36]	; (4008dc <afec_enable+0x5c>)
  4008b6:	7893      	ldrb	r3, [r2, #2]
  4008b8:	3301      	adds	r3, #1
  4008ba:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4008bc:	b129      	cbz	r1, 4008ca <afec_enable+0x4a>
		cpu_irq_enable();
  4008be:	2201      	movs	r2, #1
  4008c0:	4b07      	ldr	r3, [pc, #28]	; (4008e0 <afec_enable+0x60>)
  4008c2:	701a      	strb	r2, [r3, #0]
  4008c4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4008c8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4008ca:	b003      	add	sp, #12
  4008cc:	f85d fb04 	ldr.w	pc, [sp], #4
  4008d0:	e7fe      	b.n	4008d0 <afec_enable+0x50>
  4008d2:	bf00      	nop
  4008d4:	400b4000 	.word	0x400b4000
  4008d8:	00400aa1 	.word	0x00400aa1
  4008dc:	20001918 	.word	0x20001918
  4008e0:	20000000 	.word	0x20000000

004008e4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4008e4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4008e6:	4770      	bx	lr

004008e8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4008e8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4008ea:	4770      	bx	lr

004008ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4008ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4008f0:	4681      	mov	r9, r0
  4008f2:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4008f4:	4b12      	ldr	r3, [pc, #72]	; (400940 <pio_handler_process+0x54>)
  4008f6:	4798      	blx	r3
  4008f8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4008fa:	4648      	mov	r0, r9
  4008fc:	4b11      	ldr	r3, [pc, #68]	; (400944 <pio_handler_process+0x58>)
  4008fe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400900:	4005      	ands	r5, r0
  400902:	d013      	beq.n	40092c <pio_handler_process+0x40>
  400904:	4c10      	ldr	r4, [pc, #64]	; (400948 <pio_handler_process+0x5c>)
  400906:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40090a:	e003      	b.n	400914 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	42b4      	cmp	r4, r6
  40090e:	d00d      	beq.n	40092c <pio_handler_process+0x40>
  400910:	3410      	adds	r4, #16
		while (status != 0) {
  400912:	b15d      	cbz	r5, 40092c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400914:	6820      	ldr	r0, [r4, #0]
  400916:	42b8      	cmp	r0, r7
  400918:	d1f8      	bne.n	40090c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40091a:	6861      	ldr	r1, [r4, #4]
  40091c:	4229      	tst	r1, r5
  40091e:	d0f5      	beq.n	40090c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400920:	68e3      	ldr	r3, [r4, #12]
  400922:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400924:	6863      	ldr	r3, [r4, #4]
  400926:	ea25 0503 	bic.w	r5, r5, r3
  40092a:	e7ef      	b.n	40090c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40092c:	4b07      	ldr	r3, [pc, #28]	; (40094c <pio_handler_process+0x60>)
  40092e:	681b      	ldr	r3, [r3, #0]
  400930:	b123      	cbz	r3, 40093c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400932:	4b07      	ldr	r3, [pc, #28]	; (400950 <pio_handler_process+0x64>)
  400934:	681b      	ldr	r3, [r3, #0]
  400936:	b10b      	cbz	r3, 40093c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400938:	4648      	mov	r0, r9
  40093a:	4798      	blx	r3
  40093c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400940:	004008e5 	.word	0x004008e5
  400944:	004008e9 	.word	0x004008e9
  400948:	2000086c 	.word	0x2000086c
  40094c:	200019e4 	.word	0x200019e4
  400950:	200008dc 	.word	0x200008dc

00400954 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400954:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400956:	2109      	movs	r1, #9
  400958:	4801      	ldr	r0, [pc, #4]	; (400960 <PIOA_Handler+0xc>)
  40095a:	4b02      	ldr	r3, [pc, #8]	; (400964 <PIOA_Handler+0x10>)
  40095c:	4798      	blx	r3
  40095e:	bd08      	pop	{r3, pc}
  400960:	400e0e00 	.word	0x400e0e00
  400964:	004008ed 	.word	0x004008ed

00400968 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400968:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40096a:	210a      	movs	r1, #10
  40096c:	4801      	ldr	r0, [pc, #4]	; (400974 <PIOB_Handler+0xc>)
  40096e:	4b02      	ldr	r3, [pc, #8]	; (400978 <PIOB_Handler+0x10>)
  400970:	4798      	blx	r3
  400972:	bd08      	pop	{r3, pc}
  400974:	400e1000 	.word	0x400e1000
  400978:	004008ed 	.word	0x004008ed

0040097c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40097c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40097e:	210b      	movs	r1, #11
  400980:	4801      	ldr	r0, [pc, #4]	; (400988 <PIOC_Handler+0xc>)
  400982:	4b02      	ldr	r3, [pc, #8]	; (40098c <PIOC_Handler+0x10>)
  400984:	4798      	blx	r3
  400986:	bd08      	pop	{r3, pc}
  400988:	400e1200 	.word	0x400e1200
  40098c:	004008ed 	.word	0x004008ed

00400990 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400990:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400992:	210c      	movs	r1, #12
  400994:	4801      	ldr	r0, [pc, #4]	; (40099c <PIOD_Handler+0xc>)
  400996:	4b02      	ldr	r3, [pc, #8]	; (4009a0 <PIOD_Handler+0x10>)
  400998:	4798      	blx	r3
  40099a:	bd08      	pop	{r3, pc}
  40099c:	400e1400 	.word	0x400e1400
  4009a0:	004008ed 	.word	0x004008ed

004009a4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4009a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4009a6:	210d      	movs	r1, #13
  4009a8:	4801      	ldr	r0, [pc, #4]	; (4009b0 <PIOE_Handler+0xc>)
  4009aa:	4b02      	ldr	r3, [pc, #8]	; (4009b4 <PIOE_Handler+0x10>)
  4009ac:	4798      	blx	r3
  4009ae:	bd08      	pop	{r3, pc}
  4009b0:	400e1600 	.word	0x400e1600
  4009b4:	004008ed 	.word	0x004008ed

004009b8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4009b8:	4a17      	ldr	r2, [pc, #92]	; (400a18 <pmc_switch_mck_to_pllack+0x60>)
  4009ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4009bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4009c0:	4318      	orrs	r0, r3
  4009c2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009c4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009c6:	f013 0f08 	tst.w	r3, #8
  4009ca:	d10a      	bne.n	4009e2 <pmc_switch_mck_to_pllack+0x2a>
  4009cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4009d0:	4911      	ldr	r1, [pc, #68]	; (400a18 <pmc_switch_mck_to_pllack+0x60>)
  4009d2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4009d4:	f012 0f08 	tst.w	r2, #8
  4009d8:	d103      	bne.n	4009e2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009da:	3b01      	subs	r3, #1
  4009dc:	d1f9      	bne.n	4009d2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4009de:	2001      	movs	r0, #1
  4009e0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4009e2:	4a0d      	ldr	r2, [pc, #52]	; (400a18 <pmc_switch_mck_to_pllack+0x60>)
  4009e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4009e6:	f023 0303 	bic.w	r3, r3, #3
  4009ea:	f043 0302 	orr.w	r3, r3, #2
  4009ee:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009f2:	f013 0f08 	tst.w	r3, #8
  4009f6:	d10a      	bne.n	400a0e <pmc_switch_mck_to_pllack+0x56>
  4009f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4009fc:	4906      	ldr	r1, [pc, #24]	; (400a18 <pmc_switch_mck_to_pllack+0x60>)
  4009fe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400a00:	f012 0f08 	tst.w	r2, #8
  400a04:	d105      	bne.n	400a12 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a06:	3b01      	subs	r3, #1
  400a08:	d1f9      	bne.n	4009fe <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400a0a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400a0c:	4770      	bx	lr
	return 0;
  400a0e:	2000      	movs	r0, #0
  400a10:	4770      	bx	lr
  400a12:	2000      	movs	r0, #0
  400a14:	4770      	bx	lr
  400a16:	bf00      	nop
  400a18:	400e0400 	.word	0x400e0400

00400a1c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400a1c:	b9c8      	cbnz	r0, 400a52 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a1e:	4a11      	ldr	r2, [pc, #68]	; (400a64 <pmc_switch_mainck_to_xtal+0x48>)
  400a20:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400a22:	0209      	lsls	r1, r1, #8
  400a24:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a26:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400a2a:	f023 0303 	bic.w	r3, r3, #3
  400a2e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a32:	f043 0301 	orr.w	r3, r3, #1
  400a36:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a38:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a3a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a3c:	f013 0f01 	tst.w	r3, #1
  400a40:	d0fb      	beq.n	400a3a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a42:	4a08      	ldr	r2, [pc, #32]	; (400a64 <pmc_switch_mainck_to_xtal+0x48>)
  400a44:	6a13      	ldr	r3, [r2, #32]
  400a46:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400a4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400a4e:	6213      	str	r3, [r2, #32]
  400a50:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a52:	4904      	ldr	r1, [pc, #16]	; (400a64 <pmc_switch_mainck_to_xtal+0x48>)
  400a54:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a56:	4a04      	ldr	r2, [pc, #16]	; (400a68 <pmc_switch_mainck_to_xtal+0x4c>)
  400a58:	401a      	ands	r2, r3
  400a5a:	4b04      	ldr	r3, [pc, #16]	; (400a6c <pmc_switch_mainck_to_xtal+0x50>)
  400a5c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a5e:	620b      	str	r3, [r1, #32]
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop
  400a64:	400e0400 	.word	0x400e0400
  400a68:	fec8fffc 	.word	0xfec8fffc
  400a6c:	01370002 	.word	0x01370002

00400a70 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400a70:	4b02      	ldr	r3, [pc, #8]	; (400a7c <pmc_osc_is_ready_mainck+0xc>)
  400a72:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a74:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400a78:	4770      	bx	lr
  400a7a:	bf00      	nop
  400a7c:	400e0400 	.word	0x400e0400

00400a80 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400a80:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a84:	4b01      	ldr	r3, [pc, #4]	; (400a8c <pmc_disable_pllack+0xc>)
  400a86:	629a      	str	r2, [r3, #40]	; 0x28
  400a88:	4770      	bx	lr
  400a8a:	bf00      	nop
  400a8c:	400e0400 	.word	0x400e0400

00400a90 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400a90:	4b02      	ldr	r3, [pc, #8]	; (400a9c <pmc_is_locked_pllack+0xc>)
  400a92:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a94:	f000 0002 	and.w	r0, r0, #2
  400a98:	4770      	bx	lr
  400a9a:	bf00      	nop
  400a9c:	400e0400 	.word	0x400e0400

00400aa0 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400aa0:	282f      	cmp	r0, #47	; 0x2f
  400aa2:	d81e      	bhi.n	400ae2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400aa4:	281f      	cmp	r0, #31
  400aa6:	d80c      	bhi.n	400ac2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400aa8:	4b11      	ldr	r3, [pc, #68]	; (400af0 <pmc_enable_periph_clk+0x50>)
  400aaa:	699a      	ldr	r2, [r3, #24]
  400aac:	2301      	movs	r3, #1
  400aae:	4083      	lsls	r3, r0
  400ab0:	4393      	bics	r3, r2
  400ab2:	d018      	beq.n	400ae6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ab4:	2301      	movs	r3, #1
  400ab6:	fa03 f000 	lsl.w	r0, r3, r0
  400aba:	4b0d      	ldr	r3, [pc, #52]	; (400af0 <pmc_enable_periph_clk+0x50>)
  400abc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400abe:	2000      	movs	r0, #0
  400ac0:	4770      	bx	lr
		ul_id -= 32;
  400ac2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ac4:	4b0a      	ldr	r3, [pc, #40]	; (400af0 <pmc_enable_periph_clk+0x50>)
  400ac6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400aca:	2301      	movs	r3, #1
  400acc:	4083      	lsls	r3, r0
  400ace:	4393      	bics	r3, r2
  400ad0:	d00b      	beq.n	400aea <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ad2:	2301      	movs	r3, #1
  400ad4:	fa03 f000 	lsl.w	r0, r3, r0
  400ad8:	4b05      	ldr	r3, [pc, #20]	; (400af0 <pmc_enable_periph_clk+0x50>)
  400ada:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ade:	2000      	movs	r0, #0
  400ae0:	4770      	bx	lr
		return 1;
  400ae2:	2001      	movs	r0, #1
  400ae4:	4770      	bx	lr
	return 0;
  400ae6:	2000      	movs	r0, #0
  400ae8:	4770      	bx	lr
  400aea:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e0400 	.word	0x400e0400

00400af4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400af4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400af6:	0189      	lsls	r1, r1, #6
  400af8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400afa:	2402      	movs	r4, #2
  400afc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400afe:	f04f 31ff 	mov.w	r1, #4294967295
  400b02:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b04:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b06:	605a      	str	r2, [r3, #4]
}
  400b08:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b0c:	4770      	bx	lr

00400b0e <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b0e:	0189      	lsls	r1, r1, #6
  400b10:	2305      	movs	r3, #5
  400b12:	5043      	str	r3, [r0, r1]
  400b14:	4770      	bx	lr

00400b16 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b16:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400b1a:	61ca      	str	r2, [r1, #28]
  400b1c:	4770      	bx	lr

00400b1e <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b1e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400b22:	624a      	str	r2, [r1, #36]	; 0x24
  400b24:	4770      	bx	lr

00400b26 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b26:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400b2a:	6a08      	ldr	r0, [r1, #32]
}
  400b2c:	4770      	bx	lr

00400b2e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b2e:	b4f0      	push	{r4, r5, r6, r7}
  400b30:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b32:	2402      	movs	r4, #2
  400b34:	9401      	str	r4, [sp, #4]
  400b36:	2408      	movs	r4, #8
  400b38:	9402      	str	r4, [sp, #8]
  400b3a:	2420      	movs	r4, #32
  400b3c:	9403      	str	r4, [sp, #12]
  400b3e:	2480      	movs	r4, #128	; 0x80
  400b40:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400b42:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400b44:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b46:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400b48:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400b4c:	d814      	bhi.n	400b78 <tc_find_mck_divisor+0x4a>
  400b4e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400b50:	42a0      	cmp	r0, r4
  400b52:	d217      	bcs.n	400b84 <tc_find_mck_divisor+0x56>
  400b54:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400b56:	af01      	add	r7, sp, #4
  400b58:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400b5c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b60:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400b62:	4284      	cmp	r4, r0
  400b64:	d30a      	bcc.n	400b7c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b66:	4286      	cmp	r6, r0
  400b68:	d90d      	bls.n	400b86 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b6a:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b6c:	2d05      	cmp	r5, #5
  400b6e:	d1f3      	bne.n	400b58 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b70:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b72:	b006      	add	sp, #24
  400b74:	bcf0      	pop	{r4, r5, r6, r7}
  400b76:	4770      	bx	lr
			return 0;
  400b78:	2000      	movs	r0, #0
  400b7a:	e7fa      	b.n	400b72 <tc_find_mck_divisor+0x44>
  400b7c:	2000      	movs	r0, #0
  400b7e:	e7f8      	b.n	400b72 <tc_find_mck_divisor+0x44>
	return 1;
  400b80:	2001      	movs	r0, #1
  400b82:	e7f6      	b.n	400b72 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b84:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b86:	b12a      	cbz	r2, 400b94 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b88:	a906      	add	r1, sp, #24
  400b8a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b8e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b92:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b94:	2b00      	cmp	r3, #0
  400b96:	d0f3      	beq.n	400b80 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b98:	601d      	str	r5, [r3, #0]
	return 1;
  400b9a:	2001      	movs	r0, #1
  400b9c:	e7e9      	b.n	400b72 <tc_find_mck_divisor+0x44>

00400b9e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400b9e:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400ba0:	23ac      	movs	r3, #172	; 0xac
  400ba2:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400ba4:	680b      	ldr	r3, [r1, #0]
  400ba6:	684a      	ldr	r2, [r1, #4]
  400ba8:	fbb3 f3f2 	udiv	r3, r3, r2
  400bac:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bae:	1e5c      	subs	r4, r3, #1
  400bb0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bb4:	4294      	cmp	r4, r2
  400bb6:	d80c      	bhi.n	400bd2 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  400bb8:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bba:	688b      	ldr	r3, [r1, #8]
  400bbc:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bbe:	f240 2302 	movw	r3, #514	; 0x202
  400bc2:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400bc6:	2350      	movs	r3, #80	; 0x50
  400bc8:	6003      	str	r3, [r0, #0]

	return 0;
  400bca:	2000      	movs	r0, #0
}
  400bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bd0:	4770      	bx	lr
		return 1;
  400bd2:	2001      	movs	r0, #1
  400bd4:	e7fa      	b.n	400bcc <uart_init+0x2e>

00400bd6 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bd6:	6943      	ldr	r3, [r0, #20]
  400bd8:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bdc:	bf1a      	itte	ne
  400bde:	61c1      	strne	r1, [r0, #28]
	return 0;
  400be0:	2000      	movne	r0, #0
		return 1;
  400be2:	2001      	moveq	r0, #1
}
  400be4:	4770      	bx	lr

00400be6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400be6:	6943      	ldr	r3, [r0, #20]
  400be8:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400bec:	bf1d      	ittte	ne
  400bee:	6983      	ldrne	r3, [r0, #24]
  400bf0:	700b      	strbne	r3, [r1, #0]
	return 0;
  400bf2:	2000      	movne	r0, #0
		return 1;
  400bf4:	2001      	moveq	r0, #1
}
  400bf6:	4770      	bx	lr

00400bf8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400bf8:	6943      	ldr	r3, [r0, #20]
  400bfa:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400bfe:	bf1d      	ittte	ne
  400c00:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400c04:	61c1      	strne	r1, [r0, #28]
	return 0;
  400c06:	2000      	movne	r0, #0
		return 1;
  400c08:	2001      	moveq	r0, #1
}
  400c0a:	4770      	bx	lr

00400c0c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400c0c:	6943      	ldr	r3, [r0, #20]
  400c0e:	f013 0f01 	tst.w	r3, #1
  400c12:	d005      	beq.n	400c20 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400c14:	6983      	ldr	r3, [r0, #24]
  400c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400c1a:	600b      	str	r3, [r1, #0]

	return 0;
  400c1c:	2000      	movs	r0, #0
  400c1e:	4770      	bx	lr
		return 1;
  400c20:	2001      	movs	r0, #1
}
  400c22:	4770      	bx	lr

00400c24 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400c24:	e7fe      	b.n	400c24 <Dummy_Handler>
	...

00400c28 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400c28:	b500      	push	{lr}
  400c2a:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400c2c:	4b25      	ldr	r3, [pc, #148]	; (400cc4 <Reset_Handler+0x9c>)
  400c2e:	4a26      	ldr	r2, [pc, #152]	; (400cc8 <Reset_Handler+0xa0>)
  400c30:	429a      	cmp	r2, r3
  400c32:	d010      	beq.n	400c56 <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  400c34:	4b25      	ldr	r3, [pc, #148]	; (400ccc <Reset_Handler+0xa4>)
  400c36:	4a23      	ldr	r2, [pc, #140]	; (400cc4 <Reset_Handler+0x9c>)
  400c38:	429a      	cmp	r2, r3
  400c3a:	d20c      	bcs.n	400c56 <Reset_Handler+0x2e>
  400c3c:	3b01      	subs	r3, #1
  400c3e:	1a9b      	subs	r3, r3, r2
  400c40:	f023 0303 	bic.w	r3, r3, #3
  400c44:	3304      	adds	r3, #4
  400c46:	4413      	add	r3, r2
  400c48:	491f      	ldr	r1, [pc, #124]	; (400cc8 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  400c4a:	f851 0b04 	ldr.w	r0, [r1], #4
  400c4e:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400c52:	429a      	cmp	r2, r3
  400c54:	d1f9      	bne.n	400c4a <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c56:	4b1e      	ldr	r3, [pc, #120]	; (400cd0 <Reset_Handler+0xa8>)
  400c58:	4a1e      	ldr	r2, [pc, #120]	; (400cd4 <Reset_Handler+0xac>)
  400c5a:	429a      	cmp	r2, r3
  400c5c:	d20a      	bcs.n	400c74 <Reset_Handler+0x4c>
  400c5e:	3b01      	subs	r3, #1
  400c60:	1a9b      	subs	r3, r3, r2
  400c62:	f023 0303 	bic.w	r3, r3, #3
  400c66:	3304      	adds	r3, #4
  400c68:	4413      	add	r3, r2
		*pDest++ = 0;
  400c6a:	2100      	movs	r1, #0
  400c6c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400c70:	4293      	cmp	r3, r2
  400c72:	d1fb      	bne.n	400c6c <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c74:	4a18      	ldr	r2, [pc, #96]	; (400cd8 <Reset_Handler+0xb0>)
  400c76:	4b19      	ldr	r3, [pc, #100]	; (400cdc <Reset_Handler+0xb4>)
  400c78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c7c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400c7e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c82:	fab3 f383 	clz	r3, r3
  400c86:	095b      	lsrs	r3, r3, #5
  400c88:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c8a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400c8c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c90:	2200      	movs	r2, #0
  400c92:	4b13      	ldr	r3, [pc, #76]	; (400ce0 <Reset_Handler+0xb8>)
  400c94:	701a      	strb	r2, [r3, #0]
	return flags;
  400c96:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400c98:	4a12      	ldr	r2, [pc, #72]	; (400ce4 <Reset_Handler+0xbc>)
  400c9a:	6813      	ldr	r3, [r2, #0]
  400c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400ca0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  400ca2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ca6:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400caa:	b129      	cbz	r1, 400cb8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400cac:	2201      	movs	r2, #1
  400cae:	4b0c      	ldr	r3, [pc, #48]	; (400ce0 <Reset_Handler+0xb8>)
  400cb0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400cb2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400cb6:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  400cb8:	4b0b      	ldr	r3, [pc, #44]	; (400ce8 <Reset_Handler+0xc0>)
  400cba:	4798      	blx	r3

	/* Branch to main function */
	main();
  400cbc:	4b0b      	ldr	r3, [pc, #44]	; (400cec <Reset_Handler+0xc4>)
  400cbe:	4798      	blx	r3
  400cc0:	e7fe      	b.n	400cc0 <Reset_Handler+0x98>
  400cc2:	bf00      	nop
  400cc4:	20000000 	.word	0x20000000
  400cc8:	00401fdc 	.word	0x00401fdc
  400ccc:	2000084c 	.word	0x2000084c
  400cd0:	20001a10 	.word	0x20001a10
  400cd4:	2000084c 	.word	0x2000084c
  400cd8:	e000ed00 	.word	0xe000ed00
  400cdc:	00400000 	.word	0x00400000
  400ce0:	20000000 	.word	0x20000000
  400ce4:	e000ed88 	.word	0xe000ed88
  400ce8:	00400ebd 	.word	0x00400ebd
  400cec:	004002d1 	.word	0x004002d1

00400cf0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  400cf0:	4b3b      	ldr	r3, [pc, #236]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cf4:	f003 0303 	and.w	r3, r3, #3
  400cf8:	2b01      	cmp	r3, #1
  400cfa:	d01d      	beq.n	400d38 <SystemCoreClockUpdate+0x48>
  400cfc:	b183      	cbz	r3, 400d20 <SystemCoreClockUpdate+0x30>
  400cfe:	2b02      	cmp	r3, #2
  400d00:	d036      	beq.n	400d70 <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400d02:	4b37      	ldr	r3, [pc, #220]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d06:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d0a:	2b70      	cmp	r3, #112	; 0x70
  400d0c:	d05f      	beq.n	400dce <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  400d0e:	4b34      	ldr	r3, [pc, #208]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400d12:	4934      	ldr	r1, [pc, #208]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d14:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400d18:	680b      	ldr	r3, [r1, #0]
  400d1a:	40d3      	lsrs	r3, r2
  400d1c:	600b      	str	r3, [r1, #0]
  400d1e:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400d20:	4b31      	ldr	r3, [pc, #196]	; (400de8 <SystemCoreClockUpdate+0xf8>)
  400d22:	695b      	ldr	r3, [r3, #20]
  400d24:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d28:	bf14      	ite	ne
  400d2a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d2e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d32:	4b2c      	ldr	r3, [pc, #176]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d34:	601a      	str	r2, [r3, #0]
  400d36:	e7e4      	b.n	400d02 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400d38:	4b29      	ldr	r3, [pc, #164]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d3a:	6a1b      	ldr	r3, [r3, #32]
  400d3c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d40:	d003      	beq.n	400d4a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d42:	4a2a      	ldr	r2, [pc, #168]	; (400dec <SystemCoreClockUpdate+0xfc>)
  400d44:	4b27      	ldr	r3, [pc, #156]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d46:	601a      	str	r2, [r3, #0]
  400d48:	e7db      	b.n	400d02 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d4a:	4a29      	ldr	r2, [pc, #164]	; (400df0 <SystemCoreClockUpdate+0x100>)
  400d4c:	4b25      	ldr	r3, [pc, #148]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d4e:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400d50:	4b23      	ldr	r3, [pc, #140]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d52:	6a1b      	ldr	r3, [r3, #32]
  400d54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d58:	2b10      	cmp	r3, #16
  400d5a:	d005      	beq.n	400d68 <SystemCoreClockUpdate+0x78>
  400d5c:	2b20      	cmp	r3, #32
  400d5e:	d1d0      	bne.n	400d02 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  400d60:	4a22      	ldr	r2, [pc, #136]	; (400dec <SystemCoreClockUpdate+0xfc>)
  400d62:	4b20      	ldr	r3, [pc, #128]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d64:	601a      	str	r2, [r3, #0]
				break;
  400d66:	e7cc      	b.n	400d02 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400d68:	4a22      	ldr	r2, [pc, #136]	; (400df4 <SystemCoreClockUpdate+0x104>)
  400d6a:	4b1e      	ldr	r3, [pc, #120]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d6c:	601a      	str	r2, [r3, #0]
				break;
  400d6e:	e7c8      	b.n	400d02 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400d70:	4b1b      	ldr	r3, [pc, #108]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d72:	6a1b      	ldr	r3, [r3, #32]
  400d74:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d78:	d016      	beq.n	400da8 <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d7a:	4a1c      	ldr	r2, [pc, #112]	; (400dec <SystemCoreClockUpdate+0xfc>)
  400d7c:	4b19      	ldr	r3, [pc, #100]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400d7e:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  400d80:	4b17      	ldr	r3, [pc, #92]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d84:	f003 0303 	and.w	r3, r3, #3
  400d88:	2b02      	cmp	r3, #2
  400d8a:	d1ba      	bne.n	400d02 <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400d8c:	4a14      	ldr	r2, [pc, #80]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400d8e:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400d90:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400d92:	4814      	ldr	r0, [pc, #80]	; (400de4 <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400d94:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400d98:	6803      	ldr	r3, [r0, #0]
  400d9a:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400d9e:	b2d2      	uxtb	r2, r2
  400da0:	fbb3 f3f2 	udiv	r3, r3, r2
  400da4:	6003      	str	r3, [r0, #0]
  400da6:	e7ac      	b.n	400d02 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400da8:	4a11      	ldr	r2, [pc, #68]	; (400df0 <SystemCoreClockUpdate+0x100>)
  400daa:	4b0e      	ldr	r3, [pc, #56]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400dac:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400dae:	4b0c      	ldr	r3, [pc, #48]	; (400de0 <SystemCoreClockUpdate+0xf0>)
  400db0:	6a1b      	ldr	r3, [r3, #32]
  400db2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400db6:	2b10      	cmp	r3, #16
  400db8:	d005      	beq.n	400dc6 <SystemCoreClockUpdate+0xd6>
  400dba:	2b20      	cmp	r3, #32
  400dbc:	d1e0      	bne.n	400d80 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  400dbe:	4a0b      	ldr	r2, [pc, #44]	; (400dec <SystemCoreClockUpdate+0xfc>)
  400dc0:	4b08      	ldr	r3, [pc, #32]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400dc2:	601a      	str	r2, [r3, #0]
				break;
  400dc4:	e7dc      	b.n	400d80 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  400dc6:	4a0b      	ldr	r2, [pc, #44]	; (400df4 <SystemCoreClockUpdate+0x104>)
  400dc8:	4b06      	ldr	r3, [pc, #24]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400dca:	601a      	str	r2, [r3, #0]
				break;
  400dcc:	e7d8      	b.n	400d80 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400dce:	4a05      	ldr	r2, [pc, #20]	; (400de4 <SystemCoreClockUpdate+0xf4>)
  400dd0:	6813      	ldr	r3, [r2, #0]
  400dd2:	4909      	ldr	r1, [pc, #36]	; (400df8 <SystemCoreClockUpdate+0x108>)
  400dd4:	fba1 1303 	umull	r1, r3, r1, r3
  400dd8:	085b      	lsrs	r3, r3, #1
  400dda:	6013      	str	r3, [r2, #0]
  400ddc:	4770      	bx	lr
  400dde:	bf00      	nop
  400de0:	400e0400 	.word	0x400e0400
  400de4:	20000004 	.word	0x20000004
  400de8:	400e1810 	.word	0x400e1810
  400dec:	00b71b00 	.word	0x00b71b00
  400df0:	003d0900 	.word	0x003d0900
  400df4:	007a1200 	.word	0x007a1200
  400df8:	aaaaaaab 	.word	0xaaaaaaab

00400dfc <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400dfc:	4b12      	ldr	r3, [pc, #72]	; (400e48 <system_init_flash+0x4c>)
  400dfe:	4298      	cmp	r0, r3
  400e00:	d911      	bls.n	400e26 <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  400e02:	4b12      	ldr	r3, [pc, #72]	; (400e4c <system_init_flash+0x50>)
  400e04:	4298      	cmp	r0, r3
  400e06:	d913      	bls.n	400e30 <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  400e08:	4b11      	ldr	r3, [pc, #68]	; (400e50 <system_init_flash+0x54>)
  400e0a:	4298      	cmp	r0, r3
  400e0c:	d914      	bls.n	400e38 <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400e0e:	4b11      	ldr	r3, [pc, #68]	; (400e54 <system_init_flash+0x58>)
  400e10:	4298      	cmp	r0, r3
  400e12:	d915      	bls.n	400e40 <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400e14:	4b10      	ldr	r3, [pc, #64]	; (400e58 <system_init_flash+0x5c>)
  400e16:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e18:	bf94      	ite	ls
  400e1a:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e1e:	4a0f      	ldrhi	r2, [pc, #60]	; (400e5c <system_init_flash+0x60>)
  400e20:	4b0f      	ldr	r3, [pc, #60]	; (400e60 <system_init_flash+0x64>)
  400e22:	601a      	str	r2, [r3, #0]
  400e24:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e26:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e2a:	4b0d      	ldr	r3, [pc, #52]	; (400e60 <system_init_flash+0x64>)
  400e2c:	601a      	str	r2, [r3, #0]
  400e2e:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e30:	4a0c      	ldr	r2, [pc, #48]	; (400e64 <system_init_flash+0x68>)
  400e32:	4b0b      	ldr	r3, [pc, #44]	; (400e60 <system_init_flash+0x64>)
  400e34:	601a      	str	r2, [r3, #0]
  400e36:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e38:	4a0b      	ldr	r2, [pc, #44]	; (400e68 <system_init_flash+0x6c>)
  400e3a:	4b09      	ldr	r3, [pc, #36]	; (400e60 <system_init_flash+0x64>)
  400e3c:	601a      	str	r2, [r3, #0]
  400e3e:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e40:	4a0a      	ldr	r2, [pc, #40]	; (400e6c <system_init_flash+0x70>)
  400e42:	4b07      	ldr	r3, [pc, #28]	; (400e60 <system_init_flash+0x64>)
  400e44:	601a      	str	r2, [r3, #0]
  400e46:	4770      	bx	lr
  400e48:	01312cff 	.word	0x01312cff
  400e4c:	026259ff 	.word	0x026259ff
  400e50:	039386ff 	.word	0x039386ff
  400e54:	04c4b3ff 	.word	0x04c4b3ff
  400e58:	05f5e0ff 	.word	0x05f5e0ff
  400e5c:	04000500 	.word	0x04000500
  400e60:	400e0a00 	.word	0x400e0a00
  400e64:	04000100 	.word	0x04000100
  400e68:	04000200 	.word	0x04000200
  400e6c:	04000300 	.word	0x04000300

00400e70 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400e70:	4b0a      	ldr	r3, [pc, #40]	; (400e9c <_sbrk+0x2c>)
  400e72:	681b      	ldr	r3, [r3, #0]
  400e74:	b153      	cbz	r3, 400e8c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400e76:	4b09      	ldr	r3, [pc, #36]	; (400e9c <_sbrk+0x2c>)
  400e78:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400e7a:	181a      	adds	r2, r3, r0
  400e7c:	4908      	ldr	r1, [pc, #32]	; (400ea0 <_sbrk+0x30>)
  400e7e:	4291      	cmp	r1, r2
  400e80:	db08      	blt.n	400e94 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400e82:	4610      	mov	r0, r2
  400e84:	4a05      	ldr	r2, [pc, #20]	; (400e9c <_sbrk+0x2c>)
  400e86:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400e88:	4618      	mov	r0, r3
  400e8a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400e8c:	4a05      	ldr	r2, [pc, #20]	; (400ea4 <_sbrk+0x34>)
  400e8e:	4b03      	ldr	r3, [pc, #12]	; (400e9c <_sbrk+0x2c>)
  400e90:	601a      	str	r2, [r3, #0]
  400e92:	e7f0      	b.n	400e76 <_sbrk+0x6>
		return (caddr_t) -1;	
  400e94:	f04f 30ff 	mov.w	r0, #4294967295
}
  400e98:	4770      	bx	lr
  400e9a:	bf00      	nop
  400e9c:	200008e0 	.word	0x200008e0
  400ea0:	2001fffc 	.word	0x2001fffc
  400ea4:	20004a10 	.word	0x20004a10

00400ea8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ea8:	f04f 30ff 	mov.w	r0, #4294967295
  400eac:	4770      	bx	lr

00400eae <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400eae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400eb2:	604b      	str	r3, [r1, #4]

	return 0;
}
  400eb4:	2000      	movs	r0, #0
  400eb6:	4770      	bx	lr

00400eb8 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400eb8:	2000      	movs	r0, #0
  400eba:	4770      	bx	lr

00400ebc <__libc_init_array>:
  400ebc:	b570      	push	{r4, r5, r6, lr}
  400ebe:	4e0f      	ldr	r6, [pc, #60]	; (400efc <__libc_init_array+0x40>)
  400ec0:	4d0f      	ldr	r5, [pc, #60]	; (400f00 <__libc_init_array+0x44>)
  400ec2:	1b76      	subs	r6, r6, r5
  400ec4:	10b6      	asrs	r6, r6, #2
  400ec6:	bf18      	it	ne
  400ec8:	2400      	movne	r4, #0
  400eca:	d005      	beq.n	400ed8 <__libc_init_array+0x1c>
  400ecc:	3401      	adds	r4, #1
  400ece:	f855 3b04 	ldr.w	r3, [r5], #4
  400ed2:	4798      	blx	r3
  400ed4:	42a6      	cmp	r6, r4
  400ed6:	d1f9      	bne.n	400ecc <__libc_init_array+0x10>
  400ed8:	4e0a      	ldr	r6, [pc, #40]	; (400f04 <__libc_init_array+0x48>)
  400eda:	4d0b      	ldr	r5, [pc, #44]	; (400f08 <__libc_init_array+0x4c>)
  400edc:	1b76      	subs	r6, r6, r5
  400ede:	f001 f86b 	bl	401fb8 <_init>
  400ee2:	10b6      	asrs	r6, r6, #2
  400ee4:	bf18      	it	ne
  400ee6:	2400      	movne	r4, #0
  400ee8:	d006      	beq.n	400ef8 <__libc_init_array+0x3c>
  400eea:	3401      	adds	r4, #1
  400eec:	f855 3b04 	ldr.w	r3, [r5], #4
  400ef0:	4798      	blx	r3
  400ef2:	42a6      	cmp	r6, r4
  400ef4:	d1f9      	bne.n	400eea <__libc_init_array+0x2e>
  400ef6:	bd70      	pop	{r4, r5, r6, pc}
  400ef8:	bd70      	pop	{r4, r5, r6, pc}
  400efa:	bf00      	nop
  400efc:	00401fc4 	.word	0x00401fc4
  400f00:	00401fc4 	.word	0x00401fc4
  400f04:	00401fcc 	.word	0x00401fcc
  400f08:	00401fc4 	.word	0x00401fc4

00400f0c <memset>:
  400f0c:	b470      	push	{r4, r5, r6}
  400f0e:	0786      	lsls	r6, r0, #30
  400f10:	d046      	beq.n	400fa0 <memset+0x94>
  400f12:	1e54      	subs	r4, r2, #1
  400f14:	2a00      	cmp	r2, #0
  400f16:	d041      	beq.n	400f9c <memset+0x90>
  400f18:	b2ca      	uxtb	r2, r1
  400f1a:	4603      	mov	r3, r0
  400f1c:	e002      	b.n	400f24 <memset+0x18>
  400f1e:	f114 34ff 	adds.w	r4, r4, #4294967295
  400f22:	d33b      	bcc.n	400f9c <memset+0x90>
  400f24:	f803 2b01 	strb.w	r2, [r3], #1
  400f28:	079d      	lsls	r5, r3, #30
  400f2a:	d1f8      	bne.n	400f1e <memset+0x12>
  400f2c:	2c03      	cmp	r4, #3
  400f2e:	d92e      	bls.n	400f8e <memset+0x82>
  400f30:	b2cd      	uxtb	r5, r1
  400f32:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400f36:	2c0f      	cmp	r4, #15
  400f38:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400f3c:	d919      	bls.n	400f72 <memset+0x66>
  400f3e:	f103 0210 	add.w	r2, r3, #16
  400f42:	4626      	mov	r6, r4
  400f44:	3e10      	subs	r6, #16
  400f46:	2e0f      	cmp	r6, #15
  400f48:	f842 5c10 	str.w	r5, [r2, #-16]
  400f4c:	f842 5c0c 	str.w	r5, [r2, #-12]
  400f50:	f842 5c08 	str.w	r5, [r2, #-8]
  400f54:	f842 5c04 	str.w	r5, [r2, #-4]
  400f58:	f102 0210 	add.w	r2, r2, #16
  400f5c:	d8f2      	bhi.n	400f44 <memset+0x38>
  400f5e:	f1a4 0210 	sub.w	r2, r4, #16
  400f62:	f022 020f 	bic.w	r2, r2, #15
  400f66:	f004 040f 	and.w	r4, r4, #15
  400f6a:	3210      	adds	r2, #16
  400f6c:	2c03      	cmp	r4, #3
  400f6e:	4413      	add	r3, r2
  400f70:	d90d      	bls.n	400f8e <memset+0x82>
  400f72:	461e      	mov	r6, r3
  400f74:	4622      	mov	r2, r4
  400f76:	3a04      	subs	r2, #4
  400f78:	2a03      	cmp	r2, #3
  400f7a:	f846 5b04 	str.w	r5, [r6], #4
  400f7e:	d8fa      	bhi.n	400f76 <memset+0x6a>
  400f80:	1f22      	subs	r2, r4, #4
  400f82:	f022 0203 	bic.w	r2, r2, #3
  400f86:	3204      	adds	r2, #4
  400f88:	4413      	add	r3, r2
  400f8a:	f004 0403 	and.w	r4, r4, #3
  400f8e:	b12c      	cbz	r4, 400f9c <memset+0x90>
  400f90:	b2c9      	uxtb	r1, r1
  400f92:	441c      	add	r4, r3
  400f94:	f803 1b01 	strb.w	r1, [r3], #1
  400f98:	429c      	cmp	r4, r3
  400f9a:	d1fb      	bne.n	400f94 <memset+0x88>
  400f9c:	bc70      	pop	{r4, r5, r6}
  400f9e:	4770      	bx	lr
  400fa0:	4614      	mov	r4, r2
  400fa2:	4603      	mov	r3, r0
  400fa4:	e7c2      	b.n	400f2c <memset+0x20>
  400fa6:	bf00      	nop

00400fa8 <setbuf>:
  400fa8:	2900      	cmp	r1, #0
  400faa:	bf0c      	ite	eq
  400fac:	2202      	moveq	r2, #2
  400fae:	2200      	movne	r2, #0
  400fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400fb4:	f000 b800 	b.w	400fb8 <setvbuf>

00400fb8 <setvbuf>:
  400fb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fbc:	4c61      	ldr	r4, [pc, #388]	; (401144 <setvbuf+0x18c>)
  400fbe:	6825      	ldr	r5, [r4, #0]
  400fc0:	b083      	sub	sp, #12
  400fc2:	4604      	mov	r4, r0
  400fc4:	460f      	mov	r7, r1
  400fc6:	4690      	mov	r8, r2
  400fc8:	461e      	mov	r6, r3
  400fca:	b115      	cbz	r5, 400fd2 <setvbuf+0x1a>
  400fcc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400fce:	2b00      	cmp	r3, #0
  400fd0:	d064      	beq.n	40109c <setvbuf+0xe4>
  400fd2:	f1b8 0f02 	cmp.w	r8, #2
  400fd6:	d006      	beq.n	400fe6 <setvbuf+0x2e>
  400fd8:	f1b8 0f01 	cmp.w	r8, #1
  400fdc:	f200 809f 	bhi.w	40111e <setvbuf+0x166>
  400fe0:	2e00      	cmp	r6, #0
  400fe2:	f2c0 809c 	blt.w	40111e <setvbuf+0x166>
  400fe6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400fe8:	07d8      	lsls	r0, r3, #31
  400fea:	d534      	bpl.n	401056 <setvbuf+0x9e>
  400fec:	4621      	mov	r1, r4
  400fee:	4628      	mov	r0, r5
  400ff0:	f000 f95a 	bl	4012a8 <_fflush_r>
  400ff4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400ff6:	b141      	cbz	r1, 40100a <setvbuf+0x52>
  400ff8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400ffc:	4299      	cmp	r1, r3
  400ffe:	d002      	beq.n	401006 <setvbuf+0x4e>
  401000:	4628      	mov	r0, r5
  401002:	f000 fa4b 	bl	40149c <_free_r>
  401006:	2300      	movs	r3, #0
  401008:	6323      	str	r3, [r4, #48]	; 0x30
  40100a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40100e:	2200      	movs	r2, #0
  401010:	61a2      	str	r2, [r4, #24]
  401012:	6062      	str	r2, [r4, #4]
  401014:	061a      	lsls	r2, r3, #24
  401016:	d43a      	bmi.n	40108e <setvbuf+0xd6>
  401018:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40101c:	f023 0303 	bic.w	r3, r3, #3
  401020:	f1b8 0f02 	cmp.w	r8, #2
  401024:	81a3      	strh	r3, [r4, #12]
  401026:	d01d      	beq.n	401064 <setvbuf+0xac>
  401028:	ab01      	add	r3, sp, #4
  40102a:	466a      	mov	r2, sp
  40102c:	4621      	mov	r1, r4
  40102e:	4628      	mov	r0, r5
  401030:	f000 fb4c 	bl	4016cc <__swhatbuf_r>
  401034:	89a3      	ldrh	r3, [r4, #12]
  401036:	4318      	orrs	r0, r3
  401038:	81a0      	strh	r0, [r4, #12]
  40103a:	2e00      	cmp	r6, #0
  40103c:	d132      	bne.n	4010a4 <setvbuf+0xec>
  40103e:	9e00      	ldr	r6, [sp, #0]
  401040:	4630      	mov	r0, r6
  401042:	f000 fb71 	bl	401728 <malloc>
  401046:	4607      	mov	r7, r0
  401048:	2800      	cmp	r0, #0
  40104a:	d06b      	beq.n	401124 <setvbuf+0x16c>
  40104c:	89a3      	ldrh	r3, [r4, #12]
  40104e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401052:	81a3      	strh	r3, [r4, #12]
  401054:	e028      	b.n	4010a8 <setvbuf+0xf0>
  401056:	89a3      	ldrh	r3, [r4, #12]
  401058:	0599      	lsls	r1, r3, #22
  40105a:	d4c7      	bmi.n	400fec <setvbuf+0x34>
  40105c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40105e:	f000 fb31 	bl	4016c4 <__retarget_lock_acquire_recursive>
  401062:	e7c3      	b.n	400fec <setvbuf+0x34>
  401064:	2500      	movs	r5, #0
  401066:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401068:	2600      	movs	r6, #0
  40106a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40106e:	f043 0302 	orr.w	r3, r3, #2
  401072:	2001      	movs	r0, #1
  401074:	60a6      	str	r6, [r4, #8]
  401076:	07ce      	lsls	r6, r1, #31
  401078:	81a3      	strh	r3, [r4, #12]
  40107a:	6022      	str	r2, [r4, #0]
  40107c:	6122      	str	r2, [r4, #16]
  40107e:	6160      	str	r0, [r4, #20]
  401080:	d401      	bmi.n	401086 <setvbuf+0xce>
  401082:	0598      	lsls	r0, r3, #22
  401084:	d53e      	bpl.n	401104 <setvbuf+0x14c>
  401086:	4628      	mov	r0, r5
  401088:	b003      	add	sp, #12
  40108a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40108e:	6921      	ldr	r1, [r4, #16]
  401090:	4628      	mov	r0, r5
  401092:	f000 fa03 	bl	40149c <_free_r>
  401096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40109a:	e7bd      	b.n	401018 <setvbuf+0x60>
  40109c:	4628      	mov	r0, r5
  40109e:	f000 f95b 	bl	401358 <__sinit>
  4010a2:	e796      	b.n	400fd2 <setvbuf+0x1a>
  4010a4:	2f00      	cmp	r7, #0
  4010a6:	d0cb      	beq.n	401040 <setvbuf+0x88>
  4010a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	d033      	beq.n	401116 <setvbuf+0x15e>
  4010ae:	9b00      	ldr	r3, [sp, #0]
  4010b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4010b4:	6027      	str	r7, [r4, #0]
  4010b6:	429e      	cmp	r6, r3
  4010b8:	bf1c      	itt	ne
  4010ba:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4010be:	81a2      	strhne	r2, [r4, #12]
  4010c0:	f1b8 0f01 	cmp.w	r8, #1
  4010c4:	bf04      	itt	eq
  4010c6:	f042 0201 	orreq.w	r2, r2, #1
  4010ca:	81a2      	strheq	r2, [r4, #12]
  4010cc:	b292      	uxth	r2, r2
  4010ce:	f012 0308 	ands.w	r3, r2, #8
  4010d2:	6127      	str	r7, [r4, #16]
  4010d4:	6166      	str	r6, [r4, #20]
  4010d6:	d00e      	beq.n	4010f6 <setvbuf+0x13e>
  4010d8:	07d1      	lsls	r1, r2, #31
  4010da:	d51a      	bpl.n	401112 <setvbuf+0x15a>
  4010dc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4010de:	4276      	negs	r6, r6
  4010e0:	2300      	movs	r3, #0
  4010e2:	f015 0501 	ands.w	r5, r5, #1
  4010e6:	61a6      	str	r6, [r4, #24]
  4010e8:	60a3      	str	r3, [r4, #8]
  4010ea:	d009      	beq.n	401100 <setvbuf+0x148>
  4010ec:	2500      	movs	r5, #0
  4010ee:	4628      	mov	r0, r5
  4010f0:	b003      	add	sp, #12
  4010f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010f6:	60a3      	str	r3, [r4, #8]
  4010f8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4010fa:	f015 0501 	ands.w	r5, r5, #1
  4010fe:	d1f5      	bne.n	4010ec <setvbuf+0x134>
  401100:	0593      	lsls	r3, r2, #22
  401102:	d4c0      	bmi.n	401086 <setvbuf+0xce>
  401104:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401106:	f000 fadf 	bl	4016c8 <__retarget_lock_release_recursive>
  40110a:	4628      	mov	r0, r5
  40110c:	b003      	add	sp, #12
  40110e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401112:	60a6      	str	r6, [r4, #8]
  401114:	e7f0      	b.n	4010f8 <setvbuf+0x140>
  401116:	4628      	mov	r0, r5
  401118:	f000 f91e 	bl	401358 <__sinit>
  40111c:	e7c7      	b.n	4010ae <setvbuf+0xf6>
  40111e:	f04f 35ff 	mov.w	r5, #4294967295
  401122:	e7b0      	b.n	401086 <setvbuf+0xce>
  401124:	f8dd 9000 	ldr.w	r9, [sp]
  401128:	45b1      	cmp	r9, r6
  40112a:	d004      	beq.n	401136 <setvbuf+0x17e>
  40112c:	4648      	mov	r0, r9
  40112e:	f000 fafb 	bl	401728 <malloc>
  401132:	4607      	mov	r7, r0
  401134:	b920      	cbnz	r0, 401140 <setvbuf+0x188>
  401136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40113a:	f04f 35ff 	mov.w	r5, #4294967295
  40113e:	e792      	b.n	401066 <setvbuf+0xae>
  401140:	464e      	mov	r6, r9
  401142:	e783      	b.n	40104c <setvbuf+0x94>
  401144:	20000008 	.word	0x20000008

00401148 <register_fini>:
  401148:	4b02      	ldr	r3, [pc, #8]	; (401154 <register_fini+0xc>)
  40114a:	b113      	cbz	r3, 401152 <register_fini+0xa>
  40114c:	4802      	ldr	r0, [pc, #8]	; (401158 <register_fini+0x10>)
  40114e:	f000 b805 	b.w	40115c <atexit>
  401152:	4770      	bx	lr
  401154:	00000000 	.word	0x00000000
  401158:	004013c9 	.word	0x004013c9

0040115c <atexit>:
  40115c:	2300      	movs	r3, #0
  40115e:	4601      	mov	r1, r0
  401160:	461a      	mov	r2, r3
  401162:	4618      	mov	r0, r3
  401164:	f000 be10 	b.w	401d88 <__register_exitproc>

00401168 <__sflush_r>:
  401168:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40116c:	b29a      	uxth	r2, r3
  40116e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401172:	460d      	mov	r5, r1
  401174:	0711      	lsls	r1, r2, #28
  401176:	4680      	mov	r8, r0
  401178:	d43a      	bmi.n	4011f0 <__sflush_r+0x88>
  40117a:	686a      	ldr	r2, [r5, #4]
  40117c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401180:	2a00      	cmp	r2, #0
  401182:	81ab      	strh	r3, [r5, #12]
  401184:	dd6f      	ble.n	401266 <__sflush_r+0xfe>
  401186:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401188:	2c00      	cmp	r4, #0
  40118a:	d049      	beq.n	401220 <__sflush_r+0xb8>
  40118c:	2200      	movs	r2, #0
  40118e:	b29b      	uxth	r3, r3
  401190:	f8d8 6000 	ldr.w	r6, [r8]
  401194:	f8c8 2000 	str.w	r2, [r8]
  401198:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40119c:	d067      	beq.n	40126e <__sflush_r+0x106>
  40119e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4011a0:	075f      	lsls	r7, r3, #29
  4011a2:	d505      	bpl.n	4011b0 <__sflush_r+0x48>
  4011a4:	6869      	ldr	r1, [r5, #4]
  4011a6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4011a8:	1a52      	subs	r2, r2, r1
  4011aa:	b10b      	cbz	r3, 4011b0 <__sflush_r+0x48>
  4011ac:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4011ae:	1ad2      	subs	r2, r2, r3
  4011b0:	2300      	movs	r3, #0
  4011b2:	69e9      	ldr	r1, [r5, #28]
  4011b4:	4640      	mov	r0, r8
  4011b6:	47a0      	blx	r4
  4011b8:	1c44      	adds	r4, r0, #1
  4011ba:	d03c      	beq.n	401236 <__sflush_r+0xce>
  4011bc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4011c0:	692a      	ldr	r2, [r5, #16]
  4011c2:	602a      	str	r2, [r5, #0]
  4011c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4011c8:	2200      	movs	r2, #0
  4011ca:	81ab      	strh	r3, [r5, #12]
  4011cc:	04db      	lsls	r3, r3, #19
  4011ce:	606a      	str	r2, [r5, #4]
  4011d0:	d447      	bmi.n	401262 <__sflush_r+0xfa>
  4011d2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4011d4:	f8c8 6000 	str.w	r6, [r8]
  4011d8:	b311      	cbz	r1, 401220 <__sflush_r+0xb8>
  4011da:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4011de:	4299      	cmp	r1, r3
  4011e0:	d002      	beq.n	4011e8 <__sflush_r+0x80>
  4011e2:	4640      	mov	r0, r8
  4011e4:	f000 f95a 	bl	40149c <_free_r>
  4011e8:	2000      	movs	r0, #0
  4011ea:	6328      	str	r0, [r5, #48]	; 0x30
  4011ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011f0:	692e      	ldr	r6, [r5, #16]
  4011f2:	b1ae      	cbz	r6, 401220 <__sflush_r+0xb8>
  4011f4:	682c      	ldr	r4, [r5, #0]
  4011f6:	602e      	str	r6, [r5, #0]
  4011f8:	0791      	lsls	r1, r2, #30
  4011fa:	bf0c      	ite	eq
  4011fc:	696b      	ldreq	r3, [r5, #20]
  4011fe:	2300      	movne	r3, #0
  401200:	1ba4      	subs	r4, r4, r6
  401202:	60ab      	str	r3, [r5, #8]
  401204:	e00a      	b.n	40121c <__sflush_r+0xb4>
  401206:	4623      	mov	r3, r4
  401208:	4632      	mov	r2, r6
  40120a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40120c:	69e9      	ldr	r1, [r5, #28]
  40120e:	4640      	mov	r0, r8
  401210:	47b8      	blx	r7
  401212:	2800      	cmp	r0, #0
  401214:	eba4 0400 	sub.w	r4, r4, r0
  401218:	4406      	add	r6, r0
  40121a:	dd04      	ble.n	401226 <__sflush_r+0xbe>
  40121c:	2c00      	cmp	r4, #0
  40121e:	dcf2      	bgt.n	401206 <__sflush_r+0x9e>
  401220:	2000      	movs	r0, #0
  401222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401226:	89ab      	ldrh	r3, [r5, #12]
  401228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40122c:	81ab      	strh	r3, [r5, #12]
  40122e:	f04f 30ff 	mov.w	r0, #4294967295
  401232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401236:	f8d8 4000 	ldr.w	r4, [r8]
  40123a:	2c1d      	cmp	r4, #29
  40123c:	d8f3      	bhi.n	401226 <__sflush_r+0xbe>
  40123e:	4b19      	ldr	r3, [pc, #100]	; (4012a4 <__sflush_r+0x13c>)
  401240:	40e3      	lsrs	r3, r4
  401242:	43db      	mvns	r3, r3
  401244:	f013 0301 	ands.w	r3, r3, #1
  401248:	d1ed      	bne.n	401226 <__sflush_r+0xbe>
  40124a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40124e:	606b      	str	r3, [r5, #4]
  401250:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  401254:	6929      	ldr	r1, [r5, #16]
  401256:	81ab      	strh	r3, [r5, #12]
  401258:	04da      	lsls	r2, r3, #19
  40125a:	6029      	str	r1, [r5, #0]
  40125c:	d5b9      	bpl.n	4011d2 <__sflush_r+0x6a>
  40125e:	2c00      	cmp	r4, #0
  401260:	d1b7      	bne.n	4011d2 <__sflush_r+0x6a>
  401262:	6528      	str	r0, [r5, #80]	; 0x50
  401264:	e7b5      	b.n	4011d2 <__sflush_r+0x6a>
  401266:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401268:	2a00      	cmp	r2, #0
  40126a:	dc8c      	bgt.n	401186 <__sflush_r+0x1e>
  40126c:	e7d8      	b.n	401220 <__sflush_r+0xb8>
  40126e:	2301      	movs	r3, #1
  401270:	69e9      	ldr	r1, [r5, #28]
  401272:	4640      	mov	r0, r8
  401274:	47a0      	blx	r4
  401276:	1c43      	adds	r3, r0, #1
  401278:	4602      	mov	r2, r0
  40127a:	d002      	beq.n	401282 <__sflush_r+0x11a>
  40127c:	89ab      	ldrh	r3, [r5, #12]
  40127e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401280:	e78e      	b.n	4011a0 <__sflush_r+0x38>
  401282:	f8d8 3000 	ldr.w	r3, [r8]
  401286:	2b00      	cmp	r3, #0
  401288:	d0f8      	beq.n	40127c <__sflush_r+0x114>
  40128a:	2b1d      	cmp	r3, #29
  40128c:	d001      	beq.n	401292 <__sflush_r+0x12a>
  40128e:	2b16      	cmp	r3, #22
  401290:	d102      	bne.n	401298 <__sflush_r+0x130>
  401292:	f8c8 6000 	str.w	r6, [r8]
  401296:	e7c3      	b.n	401220 <__sflush_r+0xb8>
  401298:	89ab      	ldrh	r3, [r5, #12]
  40129a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40129e:	81ab      	strh	r3, [r5, #12]
  4012a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012a4:	20400001 	.word	0x20400001

004012a8 <_fflush_r>:
  4012a8:	b538      	push	{r3, r4, r5, lr}
  4012aa:	460d      	mov	r5, r1
  4012ac:	4604      	mov	r4, r0
  4012ae:	b108      	cbz	r0, 4012b4 <_fflush_r+0xc>
  4012b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4012b2:	b1bb      	cbz	r3, 4012e4 <_fflush_r+0x3c>
  4012b4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4012b8:	b188      	cbz	r0, 4012de <_fflush_r+0x36>
  4012ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4012bc:	07db      	lsls	r3, r3, #31
  4012be:	d401      	bmi.n	4012c4 <_fflush_r+0x1c>
  4012c0:	0581      	lsls	r1, r0, #22
  4012c2:	d517      	bpl.n	4012f4 <_fflush_r+0x4c>
  4012c4:	4620      	mov	r0, r4
  4012c6:	4629      	mov	r1, r5
  4012c8:	f7ff ff4e 	bl	401168 <__sflush_r>
  4012cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4012ce:	07da      	lsls	r2, r3, #31
  4012d0:	4604      	mov	r4, r0
  4012d2:	d402      	bmi.n	4012da <_fflush_r+0x32>
  4012d4:	89ab      	ldrh	r3, [r5, #12]
  4012d6:	059b      	lsls	r3, r3, #22
  4012d8:	d507      	bpl.n	4012ea <_fflush_r+0x42>
  4012da:	4620      	mov	r0, r4
  4012dc:	bd38      	pop	{r3, r4, r5, pc}
  4012de:	4604      	mov	r4, r0
  4012e0:	4620      	mov	r0, r4
  4012e2:	bd38      	pop	{r3, r4, r5, pc}
  4012e4:	f000 f838 	bl	401358 <__sinit>
  4012e8:	e7e4      	b.n	4012b4 <_fflush_r+0xc>
  4012ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4012ec:	f000 f9ec 	bl	4016c8 <__retarget_lock_release_recursive>
  4012f0:	4620      	mov	r0, r4
  4012f2:	bd38      	pop	{r3, r4, r5, pc}
  4012f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4012f6:	f000 f9e5 	bl	4016c4 <__retarget_lock_acquire_recursive>
  4012fa:	e7e3      	b.n	4012c4 <_fflush_r+0x1c>

004012fc <_cleanup_r>:
  4012fc:	4901      	ldr	r1, [pc, #4]	; (401304 <_cleanup_r+0x8>)
  4012fe:	f000 b9b3 	b.w	401668 <_fwalk_reent>
  401302:	bf00      	nop
  401304:	00401e71 	.word	0x00401e71

00401308 <std.isra.0>:
  401308:	b510      	push	{r4, lr}
  40130a:	2300      	movs	r3, #0
  40130c:	4604      	mov	r4, r0
  40130e:	8181      	strh	r1, [r0, #12]
  401310:	81c2      	strh	r2, [r0, #14]
  401312:	6003      	str	r3, [r0, #0]
  401314:	6043      	str	r3, [r0, #4]
  401316:	6083      	str	r3, [r0, #8]
  401318:	6643      	str	r3, [r0, #100]	; 0x64
  40131a:	6103      	str	r3, [r0, #16]
  40131c:	6143      	str	r3, [r0, #20]
  40131e:	6183      	str	r3, [r0, #24]
  401320:	4619      	mov	r1, r3
  401322:	2208      	movs	r2, #8
  401324:	305c      	adds	r0, #92	; 0x5c
  401326:	f7ff fdf1 	bl	400f0c <memset>
  40132a:	4807      	ldr	r0, [pc, #28]	; (401348 <std.isra.0+0x40>)
  40132c:	4907      	ldr	r1, [pc, #28]	; (40134c <std.isra.0+0x44>)
  40132e:	4a08      	ldr	r2, [pc, #32]	; (401350 <std.isra.0+0x48>)
  401330:	4b08      	ldr	r3, [pc, #32]	; (401354 <std.isra.0+0x4c>)
  401332:	6220      	str	r0, [r4, #32]
  401334:	61e4      	str	r4, [r4, #28]
  401336:	6261      	str	r1, [r4, #36]	; 0x24
  401338:	62a2      	str	r2, [r4, #40]	; 0x28
  40133a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40133c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  401340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401344:	f000 b9ba 	b.w	4016bc <__retarget_lock_init_recursive>
  401348:	00401cd5 	.word	0x00401cd5
  40134c:	00401cf9 	.word	0x00401cf9
  401350:	00401d35 	.word	0x00401d35
  401354:	00401d55 	.word	0x00401d55

00401358 <__sinit>:
  401358:	b510      	push	{r4, lr}
  40135a:	4604      	mov	r4, r0
  40135c:	4812      	ldr	r0, [pc, #72]	; (4013a8 <__sinit+0x50>)
  40135e:	f000 f9b1 	bl	4016c4 <__retarget_lock_acquire_recursive>
  401362:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401364:	b9d2      	cbnz	r2, 40139c <__sinit+0x44>
  401366:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40136a:	4810      	ldr	r0, [pc, #64]	; (4013ac <__sinit+0x54>)
  40136c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401370:	2103      	movs	r1, #3
  401372:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  401376:	63e0      	str	r0, [r4, #60]	; 0x3c
  401378:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40137c:	6860      	ldr	r0, [r4, #4]
  40137e:	2104      	movs	r1, #4
  401380:	f7ff ffc2 	bl	401308 <std.isra.0>
  401384:	2201      	movs	r2, #1
  401386:	2109      	movs	r1, #9
  401388:	68a0      	ldr	r0, [r4, #8]
  40138a:	f7ff ffbd 	bl	401308 <std.isra.0>
  40138e:	2202      	movs	r2, #2
  401390:	2112      	movs	r1, #18
  401392:	68e0      	ldr	r0, [r4, #12]
  401394:	f7ff ffb8 	bl	401308 <std.isra.0>
  401398:	2301      	movs	r3, #1
  40139a:	63a3      	str	r3, [r4, #56]	; 0x38
  40139c:	4802      	ldr	r0, [pc, #8]	; (4013a8 <__sinit+0x50>)
  40139e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4013a2:	f000 b991 	b.w	4016c8 <__retarget_lock_release_recursive>
  4013a6:	bf00      	nop
  4013a8:	200019f4 	.word	0x200019f4
  4013ac:	004012fd 	.word	0x004012fd

004013b0 <__sfp_lock_acquire>:
  4013b0:	4801      	ldr	r0, [pc, #4]	; (4013b8 <__sfp_lock_acquire+0x8>)
  4013b2:	f000 b987 	b.w	4016c4 <__retarget_lock_acquire_recursive>
  4013b6:	bf00      	nop
  4013b8:	20001a08 	.word	0x20001a08

004013bc <__sfp_lock_release>:
  4013bc:	4801      	ldr	r0, [pc, #4]	; (4013c4 <__sfp_lock_release+0x8>)
  4013be:	f000 b983 	b.w	4016c8 <__retarget_lock_release_recursive>
  4013c2:	bf00      	nop
  4013c4:	20001a08 	.word	0x20001a08

004013c8 <__libc_fini_array>:
  4013c8:	b538      	push	{r3, r4, r5, lr}
  4013ca:	4c0a      	ldr	r4, [pc, #40]	; (4013f4 <__libc_fini_array+0x2c>)
  4013cc:	4d0a      	ldr	r5, [pc, #40]	; (4013f8 <__libc_fini_array+0x30>)
  4013ce:	1b64      	subs	r4, r4, r5
  4013d0:	10a4      	asrs	r4, r4, #2
  4013d2:	d00a      	beq.n	4013ea <__libc_fini_array+0x22>
  4013d4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4013d8:	3b01      	subs	r3, #1
  4013da:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4013de:	3c01      	subs	r4, #1
  4013e0:	f855 3904 	ldr.w	r3, [r5], #-4
  4013e4:	4798      	blx	r3
  4013e6:	2c00      	cmp	r4, #0
  4013e8:	d1f9      	bne.n	4013de <__libc_fini_array+0x16>
  4013ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4013ee:	f000 bded 	b.w	401fcc <_fini>
  4013f2:	bf00      	nop
  4013f4:	00401fdc 	.word	0x00401fdc
  4013f8:	00401fd8 	.word	0x00401fd8

004013fc <_malloc_trim_r>:
  4013fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4013fe:	4f24      	ldr	r7, [pc, #144]	; (401490 <_malloc_trim_r+0x94>)
  401400:	460c      	mov	r4, r1
  401402:	4606      	mov	r6, r0
  401404:	f000 fc48 	bl	401c98 <__malloc_lock>
  401408:	68bb      	ldr	r3, [r7, #8]
  40140a:	685d      	ldr	r5, [r3, #4]
  40140c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  401410:	310f      	adds	r1, #15
  401412:	f025 0503 	bic.w	r5, r5, #3
  401416:	4429      	add	r1, r5
  401418:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40141c:	f021 010f 	bic.w	r1, r1, #15
  401420:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  401424:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401428:	db07      	blt.n	40143a <_malloc_trim_r+0x3e>
  40142a:	2100      	movs	r1, #0
  40142c:	4630      	mov	r0, r6
  40142e:	f000 fc3f 	bl	401cb0 <_sbrk_r>
  401432:	68bb      	ldr	r3, [r7, #8]
  401434:	442b      	add	r3, r5
  401436:	4298      	cmp	r0, r3
  401438:	d004      	beq.n	401444 <_malloc_trim_r+0x48>
  40143a:	4630      	mov	r0, r6
  40143c:	f000 fc32 	bl	401ca4 <__malloc_unlock>
  401440:	2000      	movs	r0, #0
  401442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401444:	4261      	negs	r1, r4
  401446:	4630      	mov	r0, r6
  401448:	f000 fc32 	bl	401cb0 <_sbrk_r>
  40144c:	3001      	adds	r0, #1
  40144e:	d00d      	beq.n	40146c <_malloc_trim_r+0x70>
  401450:	4b10      	ldr	r3, [pc, #64]	; (401494 <_malloc_trim_r+0x98>)
  401452:	68ba      	ldr	r2, [r7, #8]
  401454:	6819      	ldr	r1, [r3, #0]
  401456:	1b2d      	subs	r5, r5, r4
  401458:	f045 0501 	orr.w	r5, r5, #1
  40145c:	4630      	mov	r0, r6
  40145e:	1b09      	subs	r1, r1, r4
  401460:	6055      	str	r5, [r2, #4]
  401462:	6019      	str	r1, [r3, #0]
  401464:	f000 fc1e 	bl	401ca4 <__malloc_unlock>
  401468:	2001      	movs	r0, #1
  40146a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40146c:	2100      	movs	r1, #0
  40146e:	4630      	mov	r0, r6
  401470:	f000 fc1e 	bl	401cb0 <_sbrk_r>
  401474:	68ba      	ldr	r2, [r7, #8]
  401476:	1a83      	subs	r3, r0, r2
  401478:	2b0f      	cmp	r3, #15
  40147a:	ddde      	ble.n	40143a <_malloc_trim_r+0x3e>
  40147c:	4c06      	ldr	r4, [pc, #24]	; (401498 <_malloc_trim_r+0x9c>)
  40147e:	4905      	ldr	r1, [pc, #20]	; (401494 <_malloc_trim_r+0x98>)
  401480:	6824      	ldr	r4, [r4, #0]
  401482:	f043 0301 	orr.w	r3, r3, #1
  401486:	1b00      	subs	r0, r0, r4
  401488:	6053      	str	r3, [r2, #4]
  40148a:	6008      	str	r0, [r1, #0]
  40148c:	e7d5      	b.n	40143a <_malloc_trim_r+0x3e>
  40148e:	bf00      	nop
  401490:	2000043c 	.word	0x2000043c
  401494:	200008e4 	.word	0x200008e4
  401498:	20000844 	.word	0x20000844

0040149c <_free_r>:
  40149c:	2900      	cmp	r1, #0
  40149e:	d044      	beq.n	40152a <_free_r+0x8e>
  4014a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014a4:	460d      	mov	r5, r1
  4014a6:	4680      	mov	r8, r0
  4014a8:	f000 fbf6 	bl	401c98 <__malloc_lock>
  4014ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4014b0:	4969      	ldr	r1, [pc, #420]	; (401658 <_free_r+0x1bc>)
  4014b2:	f027 0301 	bic.w	r3, r7, #1
  4014b6:	f1a5 0408 	sub.w	r4, r5, #8
  4014ba:	18e2      	adds	r2, r4, r3
  4014bc:	688e      	ldr	r6, [r1, #8]
  4014be:	6850      	ldr	r0, [r2, #4]
  4014c0:	42b2      	cmp	r2, r6
  4014c2:	f020 0003 	bic.w	r0, r0, #3
  4014c6:	d05e      	beq.n	401586 <_free_r+0xea>
  4014c8:	07fe      	lsls	r6, r7, #31
  4014ca:	6050      	str	r0, [r2, #4]
  4014cc:	d40b      	bmi.n	4014e6 <_free_r+0x4a>
  4014ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4014d2:	1be4      	subs	r4, r4, r7
  4014d4:	f101 0e08 	add.w	lr, r1, #8
  4014d8:	68a5      	ldr	r5, [r4, #8]
  4014da:	4575      	cmp	r5, lr
  4014dc:	443b      	add	r3, r7
  4014de:	d06d      	beq.n	4015bc <_free_r+0x120>
  4014e0:	68e7      	ldr	r7, [r4, #12]
  4014e2:	60ef      	str	r7, [r5, #12]
  4014e4:	60bd      	str	r5, [r7, #8]
  4014e6:	1815      	adds	r5, r2, r0
  4014e8:	686d      	ldr	r5, [r5, #4]
  4014ea:	07ed      	lsls	r5, r5, #31
  4014ec:	d53e      	bpl.n	40156c <_free_r+0xd0>
  4014ee:	f043 0201 	orr.w	r2, r3, #1
  4014f2:	6062      	str	r2, [r4, #4]
  4014f4:	50e3      	str	r3, [r4, r3]
  4014f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4014fa:	d217      	bcs.n	40152c <_free_r+0x90>
  4014fc:	08db      	lsrs	r3, r3, #3
  4014fe:	1c58      	adds	r0, r3, #1
  401500:	109a      	asrs	r2, r3, #2
  401502:	684d      	ldr	r5, [r1, #4]
  401504:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  401508:	60a7      	str	r7, [r4, #8]
  40150a:	2301      	movs	r3, #1
  40150c:	4093      	lsls	r3, r2
  40150e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  401512:	432b      	orrs	r3, r5
  401514:	3a08      	subs	r2, #8
  401516:	60e2      	str	r2, [r4, #12]
  401518:	604b      	str	r3, [r1, #4]
  40151a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40151e:	60fc      	str	r4, [r7, #12]
  401520:	4640      	mov	r0, r8
  401522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401526:	f000 bbbd 	b.w	401ca4 <__malloc_unlock>
  40152a:	4770      	bx	lr
  40152c:	0a5a      	lsrs	r2, r3, #9
  40152e:	2a04      	cmp	r2, #4
  401530:	d852      	bhi.n	4015d8 <_free_r+0x13c>
  401532:	099a      	lsrs	r2, r3, #6
  401534:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401538:	00ff      	lsls	r7, r7, #3
  40153a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40153e:	19c8      	adds	r0, r1, r7
  401540:	59ca      	ldr	r2, [r1, r7]
  401542:	3808      	subs	r0, #8
  401544:	4290      	cmp	r0, r2
  401546:	d04f      	beq.n	4015e8 <_free_r+0x14c>
  401548:	6851      	ldr	r1, [r2, #4]
  40154a:	f021 0103 	bic.w	r1, r1, #3
  40154e:	428b      	cmp	r3, r1
  401550:	d232      	bcs.n	4015b8 <_free_r+0x11c>
  401552:	6892      	ldr	r2, [r2, #8]
  401554:	4290      	cmp	r0, r2
  401556:	d1f7      	bne.n	401548 <_free_r+0xac>
  401558:	68c3      	ldr	r3, [r0, #12]
  40155a:	60a0      	str	r0, [r4, #8]
  40155c:	60e3      	str	r3, [r4, #12]
  40155e:	609c      	str	r4, [r3, #8]
  401560:	60c4      	str	r4, [r0, #12]
  401562:	4640      	mov	r0, r8
  401564:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401568:	f000 bb9c 	b.w	401ca4 <__malloc_unlock>
  40156c:	6895      	ldr	r5, [r2, #8]
  40156e:	4f3b      	ldr	r7, [pc, #236]	; (40165c <_free_r+0x1c0>)
  401570:	42bd      	cmp	r5, r7
  401572:	4403      	add	r3, r0
  401574:	d040      	beq.n	4015f8 <_free_r+0x15c>
  401576:	68d0      	ldr	r0, [r2, #12]
  401578:	60e8      	str	r0, [r5, #12]
  40157a:	f043 0201 	orr.w	r2, r3, #1
  40157e:	6085      	str	r5, [r0, #8]
  401580:	6062      	str	r2, [r4, #4]
  401582:	50e3      	str	r3, [r4, r3]
  401584:	e7b7      	b.n	4014f6 <_free_r+0x5a>
  401586:	07ff      	lsls	r7, r7, #31
  401588:	4403      	add	r3, r0
  40158a:	d407      	bmi.n	40159c <_free_r+0x100>
  40158c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401590:	1aa4      	subs	r4, r4, r2
  401592:	4413      	add	r3, r2
  401594:	68a0      	ldr	r0, [r4, #8]
  401596:	68e2      	ldr	r2, [r4, #12]
  401598:	60c2      	str	r2, [r0, #12]
  40159a:	6090      	str	r0, [r2, #8]
  40159c:	4a30      	ldr	r2, [pc, #192]	; (401660 <_free_r+0x1c4>)
  40159e:	6812      	ldr	r2, [r2, #0]
  4015a0:	f043 0001 	orr.w	r0, r3, #1
  4015a4:	4293      	cmp	r3, r2
  4015a6:	6060      	str	r0, [r4, #4]
  4015a8:	608c      	str	r4, [r1, #8]
  4015aa:	d3b9      	bcc.n	401520 <_free_r+0x84>
  4015ac:	4b2d      	ldr	r3, [pc, #180]	; (401664 <_free_r+0x1c8>)
  4015ae:	4640      	mov	r0, r8
  4015b0:	6819      	ldr	r1, [r3, #0]
  4015b2:	f7ff ff23 	bl	4013fc <_malloc_trim_r>
  4015b6:	e7b3      	b.n	401520 <_free_r+0x84>
  4015b8:	4610      	mov	r0, r2
  4015ba:	e7cd      	b.n	401558 <_free_r+0xbc>
  4015bc:	1811      	adds	r1, r2, r0
  4015be:	6849      	ldr	r1, [r1, #4]
  4015c0:	07c9      	lsls	r1, r1, #31
  4015c2:	d444      	bmi.n	40164e <_free_r+0x1b2>
  4015c4:	6891      	ldr	r1, [r2, #8]
  4015c6:	68d2      	ldr	r2, [r2, #12]
  4015c8:	60ca      	str	r2, [r1, #12]
  4015ca:	4403      	add	r3, r0
  4015cc:	f043 0001 	orr.w	r0, r3, #1
  4015d0:	6091      	str	r1, [r2, #8]
  4015d2:	6060      	str	r0, [r4, #4]
  4015d4:	50e3      	str	r3, [r4, r3]
  4015d6:	e7a3      	b.n	401520 <_free_r+0x84>
  4015d8:	2a14      	cmp	r2, #20
  4015da:	d816      	bhi.n	40160a <_free_r+0x16e>
  4015dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4015e0:	00ff      	lsls	r7, r7, #3
  4015e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4015e6:	e7aa      	b.n	40153e <_free_r+0xa2>
  4015e8:	10aa      	asrs	r2, r5, #2
  4015ea:	2301      	movs	r3, #1
  4015ec:	684d      	ldr	r5, [r1, #4]
  4015ee:	4093      	lsls	r3, r2
  4015f0:	432b      	orrs	r3, r5
  4015f2:	604b      	str	r3, [r1, #4]
  4015f4:	4603      	mov	r3, r0
  4015f6:	e7b0      	b.n	40155a <_free_r+0xbe>
  4015f8:	f043 0201 	orr.w	r2, r3, #1
  4015fc:	614c      	str	r4, [r1, #20]
  4015fe:	610c      	str	r4, [r1, #16]
  401600:	60e5      	str	r5, [r4, #12]
  401602:	60a5      	str	r5, [r4, #8]
  401604:	6062      	str	r2, [r4, #4]
  401606:	50e3      	str	r3, [r4, r3]
  401608:	e78a      	b.n	401520 <_free_r+0x84>
  40160a:	2a54      	cmp	r2, #84	; 0x54
  40160c:	d806      	bhi.n	40161c <_free_r+0x180>
  40160e:	0b1a      	lsrs	r2, r3, #12
  401610:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  401614:	00ff      	lsls	r7, r7, #3
  401616:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40161a:	e790      	b.n	40153e <_free_r+0xa2>
  40161c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401620:	d806      	bhi.n	401630 <_free_r+0x194>
  401622:	0bda      	lsrs	r2, r3, #15
  401624:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401628:	00ff      	lsls	r7, r7, #3
  40162a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40162e:	e786      	b.n	40153e <_free_r+0xa2>
  401630:	f240 5054 	movw	r0, #1364	; 0x554
  401634:	4282      	cmp	r2, r0
  401636:	d806      	bhi.n	401646 <_free_r+0x1aa>
  401638:	0c9a      	lsrs	r2, r3, #18
  40163a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40163e:	00ff      	lsls	r7, r7, #3
  401640:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  401644:	e77b      	b.n	40153e <_free_r+0xa2>
  401646:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40164a:	257e      	movs	r5, #126	; 0x7e
  40164c:	e777      	b.n	40153e <_free_r+0xa2>
  40164e:	f043 0101 	orr.w	r1, r3, #1
  401652:	6061      	str	r1, [r4, #4]
  401654:	6013      	str	r3, [r2, #0]
  401656:	e763      	b.n	401520 <_free_r+0x84>
  401658:	2000043c 	.word	0x2000043c
  40165c:	20000444 	.word	0x20000444
  401660:	20000848 	.word	0x20000848
  401664:	20000914 	.word	0x20000914

00401668 <_fwalk_reent>:
  401668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40166c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401670:	d01f      	beq.n	4016b2 <_fwalk_reent+0x4a>
  401672:	4688      	mov	r8, r1
  401674:	4606      	mov	r6, r0
  401676:	f04f 0900 	mov.w	r9, #0
  40167a:	687d      	ldr	r5, [r7, #4]
  40167c:	68bc      	ldr	r4, [r7, #8]
  40167e:	3d01      	subs	r5, #1
  401680:	d411      	bmi.n	4016a6 <_fwalk_reent+0x3e>
  401682:	89a3      	ldrh	r3, [r4, #12]
  401684:	2b01      	cmp	r3, #1
  401686:	f105 35ff 	add.w	r5, r5, #4294967295
  40168a:	d908      	bls.n	40169e <_fwalk_reent+0x36>
  40168c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401690:	3301      	adds	r3, #1
  401692:	4621      	mov	r1, r4
  401694:	4630      	mov	r0, r6
  401696:	d002      	beq.n	40169e <_fwalk_reent+0x36>
  401698:	47c0      	blx	r8
  40169a:	ea49 0900 	orr.w	r9, r9, r0
  40169e:	1c6b      	adds	r3, r5, #1
  4016a0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4016a4:	d1ed      	bne.n	401682 <_fwalk_reent+0x1a>
  4016a6:	683f      	ldr	r7, [r7, #0]
  4016a8:	2f00      	cmp	r7, #0
  4016aa:	d1e6      	bne.n	40167a <_fwalk_reent+0x12>
  4016ac:	4648      	mov	r0, r9
  4016ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4016b2:	46b9      	mov	r9, r7
  4016b4:	4648      	mov	r0, r9
  4016b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4016ba:	bf00      	nop

004016bc <__retarget_lock_init_recursive>:
  4016bc:	4770      	bx	lr
  4016be:	bf00      	nop

004016c0 <__retarget_lock_close_recursive>:
  4016c0:	4770      	bx	lr
  4016c2:	bf00      	nop

004016c4 <__retarget_lock_acquire_recursive>:
  4016c4:	4770      	bx	lr
  4016c6:	bf00      	nop

004016c8 <__retarget_lock_release_recursive>:
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop

004016cc <__swhatbuf_r>:
  4016cc:	b570      	push	{r4, r5, r6, lr}
  4016ce:	460c      	mov	r4, r1
  4016d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4016d4:	2900      	cmp	r1, #0
  4016d6:	b090      	sub	sp, #64	; 0x40
  4016d8:	4615      	mov	r5, r2
  4016da:	461e      	mov	r6, r3
  4016dc:	db14      	blt.n	401708 <__swhatbuf_r+0x3c>
  4016de:	aa01      	add	r2, sp, #4
  4016e0:	f000 fc28 	bl	401f34 <_fstat_r>
  4016e4:	2800      	cmp	r0, #0
  4016e6:	db0f      	blt.n	401708 <__swhatbuf_r+0x3c>
  4016e8:	9a02      	ldr	r2, [sp, #8]
  4016ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4016ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4016f2:	fab2 f282 	clz	r2, r2
  4016f6:	0952      	lsrs	r2, r2, #5
  4016f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4016fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401700:	6032      	str	r2, [r6, #0]
  401702:	602b      	str	r3, [r5, #0]
  401704:	b010      	add	sp, #64	; 0x40
  401706:	bd70      	pop	{r4, r5, r6, pc}
  401708:	89a2      	ldrh	r2, [r4, #12]
  40170a:	2300      	movs	r3, #0
  40170c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  401710:	6033      	str	r3, [r6, #0]
  401712:	d004      	beq.n	40171e <__swhatbuf_r+0x52>
  401714:	2240      	movs	r2, #64	; 0x40
  401716:	4618      	mov	r0, r3
  401718:	602a      	str	r2, [r5, #0]
  40171a:	b010      	add	sp, #64	; 0x40
  40171c:	bd70      	pop	{r4, r5, r6, pc}
  40171e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401722:	602b      	str	r3, [r5, #0]
  401724:	b010      	add	sp, #64	; 0x40
  401726:	bd70      	pop	{r4, r5, r6, pc}

00401728 <malloc>:
  401728:	4b02      	ldr	r3, [pc, #8]	; (401734 <malloc+0xc>)
  40172a:	4601      	mov	r1, r0
  40172c:	6818      	ldr	r0, [r3, #0]
  40172e:	f000 b803 	b.w	401738 <_malloc_r>
  401732:	bf00      	nop
  401734:	20000008 	.word	0x20000008

00401738 <_malloc_r>:
  401738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40173c:	f101 060b 	add.w	r6, r1, #11
  401740:	2e16      	cmp	r6, #22
  401742:	b083      	sub	sp, #12
  401744:	4605      	mov	r5, r0
  401746:	f240 809e 	bls.w	401886 <_malloc_r+0x14e>
  40174a:	f036 0607 	bics.w	r6, r6, #7
  40174e:	f100 80bd 	bmi.w	4018cc <_malloc_r+0x194>
  401752:	42b1      	cmp	r1, r6
  401754:	f200 80ba 	bhi.w	4018cc <_malloc_r+0x194>
  401758:	f000 fa9e 	bl	401c98 <__malloc_lock>
  40175c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401760:	f0c0 8293 	bcc.w	401c8a <_malloc_r+0x552>
  401764:	0a73      	lsrs	r3, r6, #9
  401766:	f000 80b8 	beq.w	4018da <_malloc_r+0x1a2>
  40176a:	2b04      	cmp	r3, #4
  40176c:	f200 8179 	bhi.w	401a62 <_malloc_r+0x32a>
  401770:	09b3      	lsrs	r3, r6, #6
  401772:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401776:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40177a:	00c3      	lsls	r3, r0, #3
  40177c:	4fbf      	ldr	r7, [pc, #764]	; (401a7c <_malloc_r+0x344>)
  40177e:	443b      	add	r3, r7
  401780:	f1a3 0108 	sub.w	r1, r3, #8
  401784:	685c      	ldr	r4, [r3, #4]
  401786:	42a1      	cmp	r1, r4
  401788:	d106      	bne.n	401798 <_malloc_r+0x60>
  40178a:	e00c      	b.n	4017a6 <_malloc_r+0x6e>
  40178c:	2a00      	cmp	r2, #0
  40178e:	f280 80aa 	bge.w	4018e6 <_malloc_r+0x1ae>
  401792:	68e4      	ldr	r4, [r4, #12]
  401794:	42a1      	cmp	r1, r4
  401796:	d006      	beq.n	4017a6 <_malloc_r+0x6e>
  401798:	6863      	ldr	r3, [r4, #4]
  40179a:	f023 0303 	bic.w	r3, r3, #3
  40179e:	1b9a      	subs	r2, r3, r6
  4017a0:	2a0f      	cmp	r2, #15
  4017a2:	ddf3      	ble.n	40178c <_malloc_r+0x54>
  4017a4:	4670      	mov	r0, lr
  4017a6:	693c      	ldr	r4, [r7, #16]
  4017a8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401a90 <_malloc_r+0x358>
  4017ac:	4574      	cmp	r4, lr
  4017ae:	f000 81ab 	beq.w	401b08 <_malloc_r+0x3d0>
  4017b2:	6863      	ldr	r3, [r4, #4]
  4017b4:	f023 0303 	bic.w	r3, r3, #3
  4017b8:	1b9a      	subs	r2, r3, r6
  4017ba:	2a0f      	cmp	r2, #15
  4017bc:	f300 8190 	bgt.w	401ae0 <_malloc_r+0x3a8>
  4017c0:	2a00      	cmp	r2, #0
  4017c2:	f8c7 e014 	str.w	lr, [r7, #20]
  4017c6:	f8c7 e010 	str.w	lr, [r7, #16]
  4017ca:	f280 809d 	bge.w	401908 <_malloc_r+0x1d0>
  4017ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4017d2:	f080 8161 	bcs.w	401a98 <_malloc_r+0x360>
  4017d6:	08db      	lsrs	r3, r3, #3
  4017d8:	f103 0c01 	add.w	ip, r3, #1
  4017dc:	1099      	asrs	r1, r3, #2
  4017de:	687a      	ldr	r2, [r7, #4]
  4017e0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4017e4:	f8c4 8008 	str.w	r8, [r4, #8]
  4017e8:	2301      	movs	r3, #1
  4017ea:	408b      	lsls	r3, r1
  4017ec:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4017f0:	4313      	orrs	r3, r2
  4017f2:	3908      	subs	r1, #8
  4017f4:	60e1      	str	r1, [r4, #12]
  4017f6:	607b      	str	r3, [r7, #4]
  4017f8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4017fc:	f8c8 400c 	str.w	r4, [r8, #12]
  401800:	1082      	asrs	r2, r0, #2
  401802:	2401      	movs	r4, #1
  401804:	4094      	lsls	r4, r2
  401806:	429c      	cmp	r4, r3
  401808:	f200 808b 	bhi.w	401922 <_malloc_r+0x1ea>
  40180c:	421c      	tst	r4, r3
  40180e:	d106      	bne.n	40181e <_malloc_r+0xe6>
  401810:	f020 0003 	bic.w	r0, r0, #3
  401814:	0064      	lsls	r4, r4, #1
  401816:	421c      	tst	r4, r3
  401818:	f100 0004 	add.w	r0, r0, #4
  40181c:	d0fa      	beq.n	401814 <_malloc_r+0xdc>
  40181e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401822:	46cc      	mov	ip, r9
  401824:	4680      	mov	r8, r0
  401826:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40182a:	459c      	cmp	ip, r3
  40182c:	d107      	bne.n	40183e <_malloc_r+0x106>
  40182e:	e16d      	b.n	401b0c <_malloc_r+0x3d4>
  401830:	2a00      	cmp	r2, #0
  401832:	f280 817b 	bge.w	401b2c <_malloc_r+0x3f4>
  401836:	68db      	ldr	r3, [r3, #12]
  401838:	459c      	cmp	ip, r3
  40183a:	f000 8167 	beq.w	401b0c <_malloc_r+0x3d4>
  40183e:	6859      	ldr	r1, [r3, #4]
  401840:	f021 0103 	bic.w	r1, r1, #3
  401844:	1b8a      	subs	r2, r1, r6
  401846:	2a0f      	cmp	r2, #15
  401848:	ddf2      	ble.n	401830 <_malloc_r+0xf8>
  40184a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40184e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401852:	9300      	str	r3, [sp, #0]
  401854:	199c      	adds	r4, r3, r6
  401856:	4628      	mov	r0, r5
  401858:	f046 0601 	orr.w	r6, r6, #1
  40185c:	f042 0501 	orr.w	r5, r2, #1
  401860:	605e      	str	r6, [r3, #4]
  401862:	f8c8 c00c 	str.w	ip, [r8, #12]
  401866:	f8cc 8008 	str.w	r8, [ip, #8]
  40186a:	617c      	str	r4, [r7, #20]
  40186c:	613c      	str	r4, [r7, #16]
  40186e:	f8c4 e00c 	str.w	lr, [r4, #12]
  401872:	f8c4 e008 	str.w	lr, [r4, #8]
  401876:	6065      	str	r5, [r4, #4]
  401878:	505a      	str	r2, [r3, r1]
  40187a:	f000 fa13 	bl	401ca4 <__malloc_unlock>
  40187e:	9b00      	ldr	r3, [sp, #0]
  401880:	f103 0408 	add.w	r4, r3, #8
  401884:	e01e      	b.n	4018c4 <_malloc_r+0x18c>
  401886:	2910      	cmp	r1, #16
  401888:	d820      	bhi.n	4018cc <_malloc_r+0x194>
  40188a:	f000 fa05 	bl	401c98 <__malloc_lock>
  40188e:	2610      	movs	r6, #16
  401890:	2318      	movs	r3, #24
  401892:	2002      	movs	r0, #2
  401894:	4f79      	ldr	r7, [pc, #484]	; (401a7c <_malloc_r+0x344>)
  401896:	443b      	add	r3, r7
  401898:	f1a3 0208 	sub.w	r2, r3, #8
  40189c:	685c      	ldr	r4, [r3, #4]
  40189e:	4294      	cmp	r4, r2
  4018a0:	f000 813d 	beq.w	401b1e <_malloc_r+0x3e6>
  4018a4:	6863      	ldr	r3, [r4, #4]
  4018a6:	68e1      	ldr	r1, [r4, #12]
  4018a8:	68a6      	ldr	r6, [r4, #8]
  4018aa:	f023 0303 	bic.w	r3, r3, #3
  4018ae:	4423      	add	r3, r4
  4018b0:	4628      	mov	r0, r5
  4018b2:	685a      	ldr	r2, [r3, #4]
  4018b4:	60f1      	str	r1, [r6, #12]
  4018b6:	f042 0201 	orr.w	r2, r2, #1
  4018ba:	608e      	str	r6, [r1, #8]
  4018bc:	605a      	str	r2, [r3, #4]
  4018be:	f000 f9f1 	bl	401ca4 <__malloc_unlock>
  4018c2:	3408      	adds	r4, #8
  4018c4:	4620      	mov	r0, r4
  4018c6:	b003      	add	sp, #12
  4018c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018cc:	2400      	movs	r4, #0
  4018ce:	230c      	movs	r3, #12
  4018d0:	4620      	mov	r0, r4
  4018d2:	602b      	str	r3, [r5, #0]
  4018d4:	b003      	add	sp, #12
  4018d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018da:	2040      	movs	r0, #64	; 0x40
  4018dc:	f44f 7300 	mov.w	r3, #512	; 0x200
  4018e0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4018e4:	e74a      	b.n	40177c <_malloc_r+0x44>
  4018e6:	4423      	add	r3, r4
  4018e8:	68e1      	ldr	r1, [r4, #12]
  4018ea:	685a      	ldr	r2, [r3, #4]
  4018ec:	68a6      	ldr	r6, [r4, #8]
  4018ee:	f042 0201 	orr.w	r2, r2, #1
  4018f2:	60f1      	str	r1, [r6, #12]
  4018f4:	4628      	mov	r0, r5
  4018f6:	608e      	str	r6, [r1, #8]
  4018f8:	605a      	str	r2, [r3, #4]
  4018fa:	f000 f9d3 	bl	401ca4 <__malloc_unlock>
  4018fe:	3408      	adds	r4, #8
  401900:	4620      	mov	r0, r4
  401902:	b003      	add	sp, #12
  401904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401908:	4423      	add	r3, r4
  40190a:	4628      	mov	r0, r5
  40190c:	685a      	ldr	r2, [r3, #4]
  40190e:	f042 0201 	orr.w	r2, r2, #1
  401912:	605a      	str	r2, [r3, #4]
  401914:	f000 f9c6 	bl	401ca4 <__malloc_unlock>
  401918:	3408      	adds	r4, #8
  40191a:	4620      	mov	r0, r4
  40191c:	b003      	add	sp, #12
  40191e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401922:	68bc      	ldr	r4, [r7, #8]
  401924:	6863      	ldr	r3, [r4, #4]
  401926:	f023 0803 	bic.w	r8, r3, #3
  40192a:	45b0      	cmp	r8, r6
  40192c:	d304      	bcc.n	401938 <_malloc_r+0x200>
  40192e:	eba8 0306 	sub.w	r3, r8, r6
  401932:	2b0f      	cmp	r3, #15
  401934:	f300 8085 	bgt.w	401a42 <_malloc_r+0x30a>
  401938:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401a94 <_malloc_r+0x35c>
  40193c:	4b50      	ldr	r3, [pc, #320]	; (401a80 <_malloc_r+0x348>)
  40193e:	f8d9 2000 	ldr.w	r2, [r9]
  401942:	681b      	ldr	r3, [r3, #0]
  401944:	3201      	adds	r2, #1
  401946:	4433      	add	r3, r6
  401948:	eb04 0a08 	add.w	sl, r4, r8
  40194c:	f000 8155 	beq.w	401bfa <_malloc_r+0x4c2>
  401950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401954:	330f      	adds	r3, #15
  401956:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40195a:	f02b 0b0f 	bic.w	fp, fp, #15
  40195e:	4659      	mov	r1, fp
  401960:	4628      	mov	r0, r5
  401962:	f000 f9a5 	bl	401cb0 <_sbrk_r>
  401966:	1c41      	adds	r1, r0, #1
  401968:	4602      	mov	r2, r0
  40196a:	f000 80fc 	beq.w	401b66 <_malloc_r+0x42e>
  40196e:	4582      	cmp	sl, r0
  401970:	f200 80f7 	bhi.w	401b62 <_malloc_r+0x42a>
  401974:	4b43      	ldr	r3, [pc, #268]	; (401a84 <_malloc_r+0x34c>)
  401976:	6819      	ldr	r1, [r3, #0]
  401978:	4459      	add	r1, fp
  40197a:	6019      	str	r1, [r3, #0]
  40197c:	f000 814d 	beq.w	401c1a <_malloc_r+0x4e2>
  401980:	f8d9 0000 	ldr.w	r0, [r9]
  401984:	3001      	adds	r0, #1
  401986:	bf1b      	ittet	ne
  401988:	eba2 0a0a 	subne.w	sl, r2, sl
  40198c:	4451      	addne	r1, sl
  40198e:	f8c9 2000 	streq.w	r2, [r9]
  401992:	6019      	strne	r1, [r3, #0]
  401994:	f012 0107 	ands.w	r1, r2, #7
  401998:	f000 8115 	beq.w	401bc6 <_malloc_r+0x48e>
  40199c:	f1c1 0008 	rsb	r0, r1, #8
  4019a0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4019a4:	4402      	add	r2, r0
  4019a6:	3108      	adds	r1, #8
  4019a8:	eb02 090b 	add.w	r9, r2, fp
  4019ac:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4019b0:	eba1 0909 	sub.w	r9, r1, r9
  4019b4:	4649      	mov	r1, r9
  4019b6:	4628      	mov	r0, r5
  4019b8:	9301      	str	r3, [sp, #4]
  4019ba:	9200      	str	r2, [sp, #0]
  4019bc:	f000 f978 	bl	401cb0 <_sbrk_r>
  4019c0:	1c43      	adds	r3, r0, #1
  4019c2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4019c6:	f000 8143 	beq.w	401c50 <_malloc_r+0x518>
  4019ca:	1a80      	subs	r0, r0, r2
  4019cc:	4448      	add	r0, r9
  4019ce:	f040 0001 	orr.w	r0, r0, #1
  4019d2:	6819      	ldr	r1, [r3, #0]
  4019d4:	60ba      	str	r2, [r7, #8]
  4019d6:	4449      	add	r1, r9
  4019d8:	42bc      	cmp	r4, r7
  4019da:	6050      	str	r0, [r2, #4]
  4019dc:	6019      	str	r1, [r3, #0]
  4019de:	d017      	beq.n	401a10 <_malloc_r+0x2d8>
  4019e0:	f1b8 0f0f 	cmp.w	r8, #15
  4019e4:	f240 80fb 	bls.w	401bde <_malloc_r+0x4a6>
  4019e8:	6860      	ldr	r0, [r4, #4]
  4019ea:	f1a8 020c 	sub.w	r2, r8, #12
  4019ee:	f022 0207 	bic.w	r2, r2, #7
  4019f2:	eb04 0e02 	add.w	lr, r4, r2
  4019f6:	f000 0001 	and.w	r0, r0, #1
  4019fa:	f04f 0c05 	mov.w	ip, #5
  4019fe:	4310      	orrs	r0, r2
  401a00:	2a0f      	cmp	r2, #15
  401a02:	6060      	str	r0, [r4, #4]
  401a04:	f8ce c004 	str.w	ip, [lr, #4]
  401a08:	f8ce c008 	str.w	ip, [lr, #8]
  401a0c:	f200 8117 	bhi.w	401c3e <_malloc_r+0x506>
  401a10:	4b1d      	ldr	r3, [pc, #116]	; (401a88 <_malloc_r+0x350>)
  401a12:	68bc      	ldr	r4, [r7, #8]
  401a14:	681a      	ldr	r2, [r3, #0]
  401a16:	4291      	cmp	r1, r2
  401a18:	bf88      	it	hi
  401a1a:	6019      	strhi	r1, [r3, #0]
  401a1c:	4b1b      	ldr	r3, [pc, #108]	; (401a8c <_malloc_r+0x354>)
  401a1e:	681a      	ldr	r2, [r3, #0]
  401a20:	4291      	cmp	r1, r2
  401a22:	6862      	ldr	r2, [r4, #4]
  401a24:	bf88      	it	hi
  401a26:	6019      	strhi	r1, [r3, #0]
  401a28:	f022 0203 	bic.w	r2, r2, #3
  401a2c:	4296      	cmp	r6, r2
  401a2e:	eba2 0306 	sub.w	r3, r2, r6
  401a32:	d801      	bhi.n	401a38 <_malloc_r+0x300>
  401a34:	2b0f      	cmp	r3, #15
  401a36:	dc04      	bgt.n	401a42 <_malloc_r+0x30a>
  401a38:	4628      	mov	r0, r5
  401a3a:	f000 f933 	bl	401ca4 <__malloc_unlock>
  401a3e:	2400      	movs	r4, #0
  401a40:	e740      	b.n	4018c4 <_malloc_r+0x18c>
  401a42:	19a2      	adds	r2, r4, r6
  401a44:	f043 0301 	orr.w	r3, r3, #1
  401a48:	f046 0601 	orr.w	r6, r6, #1
  401a4c:	6066      	str	r6, [r4, #4]
  401a4e:	4628      	mov	r0, r5
  401a50:	60ba      	str	r2, [r7, #8]
  401a52:	6053      	str	r3, [r2, #4]
  401a54:	f000 f926 	bl	401ca4 <__malloc_unlock>
  401a58:	3408      	adds	r4, #8
  401a5a:	4620      	mov	r0, r4
  401a5c:	b003      	add	sp, #12
  401a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a62:	2b14      	cmp	r3, #20
  401a64:	d971      	bls.n	401b4a <_malloc_r+0x412>
  401a66:	2b54      	cmp	r3, #84	; 0x54
  401a68:	f200 80a3 	bhi.w	401bb2 <_malloc_r+0x47a>
  401a6c:	0b33      	lsrs	r3, r6, #12
  401a6e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  401a72:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  401a76:	00c3      	lsls	r3, r0, #3
  401a78:	e680      	b.n	40177c <_malloc_r+0x44>
  401a7a:	bf00      	nop
  401a7c:	2000043c 	.word	0x2000043c
  401a80:	20000914 	.word	0x20000914
  401a84:	200008e4 	.word	0x200008e4
  401a88:	2000090c 	.word	0x2000090c
  401a8c:	20000910 	.word	0x20000910
  401a90:	20000444 	.word	0x20000444
  401a94:	20000844 	.word	0x20000844
  401a98:	0a5a      	lsrs	r2, r3, #9
  401a9a:	2a04      	cmp	r2, #4
  401a9c:	d95b      	bls.n	401b56 <_malloc_r+0x41e>
  401a9e:	2a14      	cmp	r2, #20
  401aa0:	f200 80ae 	bhi.w	401c00 <_malloc_r+0x4c8>
  401aa4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401aa8:	00c9      	lsls	r1, r1, #3
  401aaa:	325b      	adds	r2, #91	; 0x5b
  401aac:	eb07 0c01 	add.w	ip, r7, r1
  401ab0:	5879      	ldr	r1, [r7, r1]
  401ab2:	f1ac 0c08 	sub.w	ip, ip, #8
  401ab6:	458c      	cmp	ip, r1
  401ab8:	f000 8088 	beq.w	401bcc <_malloc_r+0x494>
  401abc:	684a      	ldr	r2, [r1, #4]
  401abe:	f022 0203 	bic.w	r2, r2, #3
  401ac2:	4293      	cmp	r3, r2
  401ac4:	d273      	bcs.n	401bae <_malloc_r+0x476>
  401ac6:	6889      	ldr	r1, [r1, #8]
  401ac8:	458c      	cmp	ip, r1
  401aca:	d1f7      	bne.n	401abc <_malloc_r+0x384>
  401acc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  401ad0:	687b      	ldr	r3, [r7, #4]
  401ad2:	60e2      	str	r2, [r4, #12]
  401ad4:	f8c4 c008 	str.w	ip, [r4, #8]
  401ad8:	6094      	str	r4, [r2, #8]
  401ada:	f8cc 400c 	str.w	r4, [ip, #12]
  401ade:	e68f      	b.n	401800 <_malloc_r+0xc8>
  401ae0:	19a1      	adds	r1, r4, r6
  401ae2:	f046 0c01 	orr.w	ip, r6, #1
  401ae6:	f042 0601 	orr.w	r6, r2, #1
  401aea:	f8c4 c004 	str.w	ip, [r4, #4]
  401aee:	4628      	mov	r0, r5
  401af0:	6179      	str	r1, [r7, #20]
  401af2:	6139      	str	r1, [r7, #16]
  401af4:	f8c1 e00c 	str.w	lr, [r1, #12]
  401af8:	f8c1 e008 	str.w	lr, [r1, #8]
  401afc:	604e      	str	r6, [r1, #4]
  401afe:	50e2      	str	r2, [r4, r3]
  401b00:	f000 f8d0 	bl	401ca4 <__malloc_unlock>
  401b04:	3408      	adds	r4, #8
  401b06:	e6dd      	b.n	4018c4 <_malloc_r+0x18c>
  401b08:	687b      	ldr	r3, [r7, #4]
  401b0a:	e679      	b.n	401800 <_malloc_r+0xc8>
  401b0c:	f108 0801 	add.w	r8, r8, #1
  401b10:	f018 0f03 	tst.w	r8, #3
  401b14:	f10c 0c08 	add.w	ip, ip, #8
  401b18:	f47f ae85 	bne.w	401826 <_malloc_r+0xee>
  401b1c:	e02d      	b.n	401b7a <_malloc_r+0x442>
  401b1e:	68dc      	ldr	r4, [r3, #12]
  401b20:	42a3      	cmp	r3, r4
  401b22:	bf08      	it	eq
  401b24:	3002      	addeq	r0, #2
  401b26:	f43f ae3e 	beq.w	4017a6 <_malloc_r+0x6e>
  401b2a:	e6bb      	b.n	4018a4 <_malloc_r+0x16c>
  401b2c:	4419      	add	r1, r3
  401b2e:	461c      	mov	r4, r3
  401b30:	684a      	ldr	r2, [r1, #4]
  401b32:	68db      	ldr	r3, [r3, #12]
  401b34:	f854 6f08 	ldr.w	r6, [r4, #8]!
  401b38:	f042 0201 	orr.w	r2, r2, #1
  401b3c:	604a      	str	r2, [r1, #4]
  401b3e:	4628      	mov	r0, r5
  401b40:	60f3      	str	r3, [r6, #12]
  401b42:	609e      	str	r6, [r3, #8]
  401b44:	f000 f8ae 	bl	401ca4 <__malloc_unlock>
  401b48:	e6bc      	b.n	4018c4 <_malloc_r+0x18c>
  401b4a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  401b4e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  401b52:	00c3      	lsls	r3, r0, #3
  401b54:	e612      	b.n	40177c <_malloc_r+0x44>
  401b56:	099a      	lsrs	r2, r3, #6
  401b58:	f102 0139 	add.w	r1, r2, #57	; 0x39
  401b5c:	00c9      	lsls	r1, r1, #3
  401b5e:	3238      	adds	r2, #56	; 0x38
  401b60:	e7a4      	b.n	401aac <_malloc_r+0x374>
  401b62:	42bc      	cmp	r4, r7
  401b64:	d054      	beq.n	401c10 <_malloc_r+0x4d8>
  401b66:	68bc      	ldr	r4, [r7, #8]
  401b68:	6862      	ldr	r2, [r4, #4]
  401b6a:	f022 0203 	bic.w	r2, r2, #3
  401b6e:	e75d      	b.n	401a2c <_malloc_r+0x2f4>
  401b70:	f859 3908 	ldr.w	r3, [r9], #-8
  401b74:	4599      	cmp	r9, r3
  401b76:	f040 8086 	bne.w	401c86 <_malloc_r+0x54e>
  401b7a:	f010 0f03 	tst.w	r0, #3
  401b7e:	f100 30ff 	add.w	r0, r0, #4294967295
  401b82:	d1f5      	bne.n	401b70 <_malloc_r+0x438>
  401b84:	687b      	ldr	r3, [r7, #4]
  401b86:	ea23 0304 	bic.w	r3, r3, r4
  401b8a:	607b      	str	r3, [r7, #4]
  401b8c:	0064      	lsls	r4, r4, #1
  401b8e:	429c      	cmp	r4, r3
  401b90:	f63f aec7 	bhi.w	401922 <_malloc_r+0x1ea>
  401b94:	2c00      	cmp	r4, #0
  401b96:	f43f aec4 	beq.w	401922 <_malloc_r+0x1ea>
  401b9a:	421c      	tst	r4, r3
  401b9c:	4640      	mov	r0, r8
  401b9e:	f47f ae3e 	bne.w	40181e <_malloc_r+0xe6>
  401ba2:	0064      	lsls	r4, r4, #1
  401ba4:	421c      	tst	r4, r3
  401ba6:	f100 0004 	add.w	r0, r0, #4
  401baa:	d0fa      	beq.n	401ba2 <_malloc_r+0x46a>
  401bac:	e637      	b.n	40181e <_malloc_r+0xe6>
  401bae:	468c      	mov	ip, r1
  401bb0:	e78c      	b.n	401acc <_malloc_r+0x394>
  401bb2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  401bb6:	d815      	bhi.n	401be4 <_malloc_r+0x4ac>
  401bb8:	0bf3      	lsrs	r3, r6, #15
  401bba:	f103 0078 	add.w	r0, r3, #120	; 0x78
  401bbe:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  401bc2:	00c3      	lsls	r3, r0, #3
  401bc4:	e5da      	b.n	40177c <_malloc_r+0x44>
  401bc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401bca:	e6ed      	b.n	4019a8 <_malloc_r+0x270>
  401bcc:	687b      	ldr	r3, [r7, #4]
  401bce:	1092      	asrs	r2, r2, #2
  401bd0:	2101      	movs	r1, #1
  401bd2:	fa01 f202 	lsl.w	r2, r1, r2
  401bd6:	4313      	orrs	r3, r2
  401bd8:	607b      	str	r3, [r7, #4]
  401bda:	4662      	mov	r2, ip
  401bdc:	e779      	b.n	401ad2 <_malloc_r+0x39a>
  401bde:	2301      	movs	r3, #1
  401be0:	6053      	str	r3, [r2, #4]
  401be2:	e729      	b.n	401a38 <_malloc_r+0x300>
  401be4:	f240 5254 	movw	r2, #1364	; 0x554
  401be8:	4293      	cmp	r3, r2
  401bea:	d822      	bhi.n	401c32 <_malloc_r+0x4fa>
  401bec:	0cb3      	lsrs	r3, r6, #18
  401bee:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  401bf2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  401bf6:	00c3      	lsls	r3, r0, #3
  401bf8:	e5c0      	b.n	40177c <_malloc_r+0x44>
  401bfa:	f103 0b10 	add.w	fp, r3, #16
  401bfe:	e6ae      	b.n	40195e <_malloc_r+0x226>
  401c00:	2a54      	cmp	r2, #84	; 0x54
  401c02:	d829      	bhi.n	401c58 <_malloc_r+0x520>
  401c04:	0b1a      	lsrs	r2, r3, #12
  401c06:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  401c0a:	00c9      	lsls	r1, r1, #3
  401c0c:	326e      	adds	r2, #110	; 0x6e
  401c0e:	e74d      	b.n	401aac <_malloc_r+0x374>
  401c10:	4b20      	ldr	r3, [pc, #128]	; (401c94 <_malloc_r+0x55c>)
  401c12:	6819      	ldr	r1, [r3, #0]
  401c14:	4459      	add	r1, fp
  401c16:	6019      	str	r1, [r3, #0]
  401c18:	e6b2      	b.n	401980 <_malloc_r+0x248>
  401c1a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  401c1e:	2800      	cmp	r0, #0
  401c20:	f47f aeae 	bne.w	401980 <_malloc_r+0x248>
  401c24:	eb08 030b 	add.w	r3, r8, fp
  401c28:	68ba      	ldr	r2, [r7, #8]
  401c2a:	f043 0301 	orr.w	r3, r3, #1
  401c2e:	6053      	str	r3, [r2, #4]
  401c30:	e6ee      	b.n	401a10 <_malloc_r+0x2d8>
  401c32:	207f      	movs	r0, #127	; 0x7f
  401c34:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  401c38:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  401c3c:	e59e      	b.n	40177c <_malloc_r+0x44>
  401c3e:	f104 0108 	add.w	r1, r4, #8
  401c42:	4628      	mov	r0, r5
  401c44:	9300      	str	r3, [sp, #0]
  401c46:	f7ff fc29 	bl	40149c <_free_r>
  401c4a:	9b00      	ldr	r3, [sp, #0]
  401c4c:	6819      	ldr	r1, [r3, #0]
  401c4e:	e6df      	b.n	401a10 <_malloc_r+0x2d8>
  401c50:	2001      	movs	r0, #1
  401c52:	f04f 0900 	mov.w	r9, #0
  401c56:	e6bc      	b.n	4019d2 <_malloc_r+0x29a>
  401c58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401c5c:	d805      	bhi.n	401c6a <_malloc_r+0x532>
  401c5e:	0bda      	lsrs	r2, r3, #15
  401c60:	f102 0178 	add.w	r1, r2, #120	; 0x78
  401c64:	00c9      	lsls	r1, r1, #3
  401c66:	3277      	adds	r2, #119	; 0x77
  401c68:	e720      	b.n	401aac <_malloc_r+0x374>
  401c6a:	f240 5154 	movw	r1, #1364	; 0x554
  401c6e:	428a      	cmp	r2, r1
  401c70:	d805      	bhi.n	401c7e <_malloc_r+0x546>
  401c72:	0c9a      	lsrs	r2, r3, #18
  401c74:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  401c78:	00c9      	lsls	r1, r1, #3
  401c7a:	327c      	adds	r2, #124	; 0x7c
  401c7c:	e716      	b.n	401aac <_malloc_r+0x374>
  401c7e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  401c82:	227e      	movs	r2, #126	; 0x7e
  401c84:	e712      	b.n	401aac <_malloc_r+0x374>
  401c86:	687b      	ldr	r3, [r7, #4]
  401c88:	e780      	b.n	401b8c <_malloc_r+0x454>
  401c8a:	08f0      	lsrs	r0, r6, #3
  401c8c:	f106 0308 	add.w	r3, r6, #8
  401c90:	e600      	b.n	401894 <_malloc_r+0x15c>
  401c92:	bf00      	nop
  401c94:	200008e4 	.word	0x200008e4

00401c98 <__malloc_lock>:
  401c98:	4801      	ldr	r0, [pc, #4]	; (401ca0 <__malloc_lock+0x8>)
  401c9a:	f7ff bd13 	b.w	4016c4 <__retarget_lock_acquire_recursive>
  401c9e:	bf00      	nop
  401ca0:	200019f8 	.word	0x200019f8

00401ca4 <__malloc_unlock>:
  401ca4:	4801      	ldr	r0, [pc, #4]	; (401cac <__malloc_unlock+0x8>)
  401ca6:	f7ff bd0f 	b.w	4016c8 <__retarget_lock_release_recursive>
  401caa:	bf00      	nop
  401cac:	200019f8 	.word	0x200019f8

00401cb0 <_sbrk_r>:
  401cb0:	b538      	push	{r3, r4, r5, lr}
  401cb2:	4c07      	ldr	r4, [pc, #28]	; (401cd0 <_sbrk_r+0x20>)
  401cb4:	2300      	movs	r3, #0
  401cb6:	4605      	mov	r5, r0
  401cb8:	4608      	mov	r0, r1
  401cba:	6023      	str	r3, [r4, #0]
  401cbc:	f7ff f8d8 	bl	400e70 <_sbrk>
  401cc0:	1c43      	adds	r3, r0, #1
  401cc2:	d000      	beq.n	401cc6 <_sbrk_r+0x16>
  401cc4:	bd38      	pop	{r3, r4, r5, pc}
  401cc6:	6823      	ldr	r3, [r4, #0]
  401cc8:	2b00      	cmp	r3, #0
  401cca:	d0fb      	beq.n	401cc4 <_sbrk_r+0x14>
  401ccc:	602b      	str	r3, [r5, #0]
  401cce:	bd38      	pop	{r3, r4, r5, pc}
  401cd0:	20001a0c 	.word	0x20001a0c

00401cd4 <__sread>:
  401cd4:	b510      	push	{r4, lr}
  401cd6:	460c      	mov	r4, r1
  401cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401cdc:	f000 f954 	bl	401f88 <_read_r>
  401ce0:	2800      	cmp	r0, #0
  401ce2:	db03      	blt.n	401cec <__sread+0x18>
  401ce4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  401ce6:	4403      	add	r3, r0
  401ce8:	6523      	str	r3, [r4, #80]	; 0x50
  401cea:	bd10      	pop	{r4, pc}
  401cec:	89a3      	ldrh	r3, [r4, #12]
  401cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  401cf2:	81a3      	strh	r3, [r4, #12]
  401cf4:	bd10      	pop	{r4, pc}
  401cf6:	bf00      	nop

00401cf8 <__swrite>:
  401cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cfc:	4616      	mov	r6, r2
  401cfe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  401d02:	461f      	mov	r7, r3
  401d04:	05d3      	lsls	r3, r2, #23
  401d06:	460c      	mov	r4, r1
  401d08:	4605      	mov	r5, r0
  401d0a:	d507      	bpl.n	401d1c <__swrite+0x24>
  401d0c:	2200      	movs	r2, #0
  401d0e:	2302      	movs	r3, #2
  401d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401d14:	f000 f922 	bl	401f5c <_lseek_r>
  401d18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401d20:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401d24:	81a2      	strh	r2, [r4, #12]
  401d26:	463b      	mov	r3, r7
  401d28:	4632      	mov	r2, r6
  401d2a:	4628      	mov	r0, r5
  401d2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401d30:	f000 b814 	b.w	401d5c <_write_r>

00401d34 <__sseek>:
  401d34:	b510      	push	{r4, lr}
  401d36:	460c      	mov	r4, r1
  401d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401d3c:	f000 f90e 	bl	401f5c <_lseek_r>
  401d40:	89a3      	ldrh	r3, [r4, #12]
  401d42:	1c42      	adds	r2, r0, #1
  401d44:	bf0e      	itee	eq
  401d46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  401d4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  401d4e:	6520      	strne	r0, [r4, #80]	; 0x50
  401d50:	81a3      	strh	r3, [r4, #12]
  401d52:	bd10      	pop	{r4, pc}

00401d54 <__sclose>:
  401d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401d58:	f000 b878 	b.w	401e4c <_close_r>

00401d5c <_write_r>:
  401d5c:	b570      	push	{r4, r5, r6, lr}
  401d5e:	460d      	mov	r5, r1
  401d60:	4c08      	ldr	r4, [pc, #32]	; (401d84 <_write_r+0x28>)
  401d62:	4611      	mov	r1, r2
  401d64:	4606      	mov	r6, r0
  401d66:	461a      	mov	r2, r3
  401d68:	4628      	mov	r0, r5
  401d6a:	2300      	movs	r3, #0
  401d6c:	6023      	str	r3, [r4, #0]
  401d6e:	f7fe fbbf 	bl	4004f0 <_write>
  401d72:	1c43      	adds	r3, r0, #1
  401d74:	d000      	beq.n	401d78 <_write_r+0x1c>
  401d76:	bd70      	pop	{r4, r5, r6, pc}
  401d78:	6823      	ldr	r3, [r4, #0]
  401d7a:	2b00      	cmp	r3, #0
  401d7c:	d0fb      	beq.n	401d76 <_write_r+0x1a>
  401d7e:	6033      	str	r3, [r6, #0]
  401d80:	bd70      	pop	{r4, r5, r6, pc}
  401d82:	bf00      	nop
  401d84:	20001a0c 	.word	0x20001a0c

00401d88 <__register_exitproc>:
  401d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401d8c:	4d2c      	ldr	r5, [pc, #176]	; (401e40 <__register_exitproc+0xb8>)
  401d8e:	4606      	mov	r6, r0
  401d90:	6828      	ldr	r0, [r5, #0]
  401d92:	4698      	mov	r8, r3
  401d94:	460f      	mov	r7, r1
  401d96:	4691      	mov	r9, r2
  401d98:	f7ff fc94 	bl	4016c4 <__retarget_lock_acquire_recursive>
  401d9c:	4b29      	ldr	r3, [pc, #164]	; (401e44 <__register_exitproc+0xbc>)
  401d9e:	681c      	ldr	r4, [r3, #0]
  401da0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401da4:	2b00      	cmp	r3, #0
  401da6:	d03e      	beq.n	401e26 <__register_exitproc+0x9e>
  401da8:	685a      	ldr	r2, [r3, #4]
  401daa:	2a1f      	cmp	r2, #31
  401dac:	dc1c      	bgt.n	401de8 <__register_exitproc+0x60>
  401dae:	f102 0e01 	add.w	lr, r2, #1
  401db2:	b176      	cbz	r6, 401dd2 <__register_exitproc+0x4a>
  401db4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401db8:	2401      	movs	r4, #1
  401dba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401dbe:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401dc2:	4094      	lsls	r4, r2
  401dc4:	4320      	orrs	r0, r4
  401dc6:	2e02      	cmp	r6, #2
  401dc8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401dcc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401dd0:	d023      	beq.n	401e1a <__register_exitproc+0x92>
  401dd2:	3202      	adds	r2, #2
  401dd4:	f8c3 e004 	str.w	lr, [r3, #4]
  401dd8:	6828      	ldr	r0, [r5, #0]
  401dda:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401dde:	f7ff fc73 	bl	4016c8 <__retarget_lock_release_recursive>
  401de2:	2000      	movs	r0, #0
  401de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401de8:	4b17      	ldr	r3, [pc, #92]	; (401e48 <__register_exitproc+0xc0>)
  401dea:	b30b      	cbz	r3, 401e30 <__register_exitproc+0xa8>
  401dec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401df0:	f7ff fc9a 	bl	401728 <malloc>
  401df4:	4603      	mov	r3, r0
  401df6:	b1d8      	cbz	r0, 401e30 <__register_exitproc+0xa8>
  401df8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401dfc:	6002      	str	r2, [r0, #0]
  401dfe:	2100      	movs	r1, #0
  401e00:	6041      	str	r1, [r0, #4]
  401e02:	460a      	mov	r2, r1
  401e04:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401e08:	f04f 0e01 	mov.w	lr, #1
  401e0c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401e10:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401e14:	2e00      	cmp	r6, #0
  401e16:	d0dc      	beq.n	401dd2 <__register_exitproc+0x4a>
  401e18:	e7cc      	b.n	401db4 <__register_exitproc+0x2c>
  401e1a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401e1e:	430c      	orrs	r4, r1
  401e20:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401e24:	e7d5      	b.n	401dd2 <__register_exitproc+0x4a>
  401e26:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401e2a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401e2e:	e7bb      	b.n	401da8 <__register_exitproc+0x20>
  401e30:	6828      	ldr	r0, [r5, #0]
  401e32:	f7ff fc49 	bl	4016c8 <__retarget_lock_release_recursive>
  401e36:	f04f 30ff 	mov.w	r0, #4294967295
  401e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401e3e:	bf00      	nop
  401e40:	20000438 	.word	0x20000438
  401e44:	00401fb4 	.word	0x00401fb4
  401e48:	00401729 	.word	0x00401729

00401e4c <_close_r>:
  401e4c:	b538      	push	{r3, r4, r5, lr}
  401e4e:	4c07      	ldr	r4, [pc, #28]	; (401e6c <_close_r+0x20>)
  401e50:	2300      	movs	r3, #0
  401e52:	4605      	mov	r5, r0
  401e54:	4608      	mov	r0, r1
  401e56:	6023      	str	r3, [r4, #0]
  401e58:	f7ff f826 	bl	400ea8 <_close>
  401e5c:	1c43      	adds	r3, r0, #1
  401e5e:	d000      	beq.n	401e62 <_close_r+0x16>
  401e60:	bd38      	pop	{r3, r4, r5, pc}
  401e62:	6823      	ldr	r3, [r4, #0]
  401e64:	2b00      	cmp	r3, #0
  401e66:	d0fb      	beq.n	401e60 <_close_r+0x14>
  401e68:	602b      	str	r3, [r5, #0]
  401e6a:	bd38      	pop	{r3, r4, r5, pc}
  401e6c:	20001a0c 	.word	0x20001a0c

00401e70 <_fclose_r>:
  401e70:	b570      	push	{r4, r5, r6, lr}
  401e72:	b159      	cbz	r1, 401e8c <_fclose_r+0x1c>
  401e74:	4605      	mov	r5, r0
  401e76:	460c      	mov	r4, r1
  401e78:	b110      	cbz	r0, 401e80 <_fclose_r+0x10>
  401e7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401e7c:	2b00      	cmp	r3, #0
  401e7e:	d03c      	beq.n	401efa <_fclose_r+0x8a>
  401e80:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401e82:	07d8      	lsls	r0, r3, #31
  401e84:	d505      	bpl.n	401e92 <_fclose_r+0x22>
  401e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e8a:	b92b      	cbnz	r3, 401e98 <_fclose_r+0x28>
  401e8c:	2600      	movs	r6, #0
  401e8e:	4630      	mov	r0, r6
  401e90:	bd70      	pop	{r4, r5, r6, pc}
  401e92:	89a3      	ldrh	r3, [r4, #12]
  401e94:	0599      	lsls	r1, r3, #22
  401e96:	d53c      	bpl.n	401f12 <_fclose_r+0xa2>
  401e98:	4621      	mov	r1, r4
  401e9a:	4628      	mov	r0, r5
  401e9c:	f7ff f964 	bl	401168 <__sflush_r>
  401ea0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401ea2:	4606      	mov	r6, r0
  401ea4:	b133      	cbz	r3, 401eb4 <_fclose_r+0x44>
  401ea6:	69e1      	ldr	r1, [r4, #28]
  401ea8:	4628      	mov	r0, r5
  401eaa:	4798      	blx	r3
  401eac:	2800      	cmp	r0, #0
  401eae:	bfb8      	it	lt
  401eb0:	f04f 36ff 	movlt.w	r6, #4294967295
  401eb4:	89a3      	ldrh	r3, [r4, #12]
  401eb6:	061a      	lsls	r2, r3, #24
  401eb8:	d422      	bmi.n	401f00 <_fclose_r+0x90>
  401eba:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401ebc:	b141      	cbz	r1, 401ed0 <_fclose_r+0x60>
  401ebe:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401ec2:	4299      	cmp	r1, r3
  401ec4:	d002      	beq.n	401ecc <_fclose_r+0x5c>
  401ec6:	4628      	mov	r0, r5
  401ec8:	f7ff fae8 	bl	40149c <_free_r>
  401ecc:	2300      	movs	r3, #0
  401ece:	6323      	str	r3, [r4, #48]	; 0x30
  401ed0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401ed2:	b121      	cbz	r1, 401ede <_fclose_r+0x6e>
  401ed4:	4628      	mov	r0, r5
  401ed6:	f7ff fae1 	bl	40149c <_free_r>
  401eda:	2300      	movs	r3, #0
  401edc:	6463      	str	r3, [r4, #68]	; 0x44
  401ede:	f7ff fa67 	bl	4013b0 <__sfp_lock_acquire>
  401ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401ee4:	2200      	movs	r2, #0
  401ee6:	07db      	lsls	r3, r3, #31
  401ee8:	81a2      	strh	r2, [r4, #12]
  401eea:	d50e      	bpl.n	401f0a <_fclose_r+0x9a>
  401eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401eee:	f7ff fbe7 	bl	4016c0 <__retarget_lock_close_recursive>
  401ef2:	f7ff fa63 	bl	4013bc <__sfp_lock_release>
  401ef6:	4630      	mov	r0, r6
  401ef8:	bd70      	pop	{r4, r5, r6, pc}
  401efa:	f7ff fa2d 	bl	401358 <__sinit>
  401efe:	e7bf      	b.n	401e80 <_fclose_r+0x10>
  401f00:	6921      	ldr	r1, [r4, #16]
  401f02:	4628      	mov	r0, r5
  401f04:	f7ff faca 	bl	40149c <_free_r>
  401f08:	e7d7      	b.n	401eba <_fclose_r+0x4a>
  401f0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401f0c:	f7ff fbdc 	bl	4016c8 <__retarget_lock_release_recursive>
  401f10:	e7ec      	b.n	401eec <_fclose_r+0x7c>
  401f12:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401f14:	f7ff fbd6 	bl	4016c4 <__retarget_lock_acquire_recursive>
  401f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f1c:	2b00      	cmp	r3, #0
  401f1e:	d1bb      	bne.n	401e98 <_fclose_r+0x28>
  401f20:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401f22:	f016 0601 	ands.w	r6, r6, #1
  401f26:	d1b1      	bne.n	401e8c <_fclose_r+0x1c>
  401f28:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401f2a:	f7ff fbcd 	bl	4016c8 <__retarget_lock_release_recursive>
  401f2e:	4630      	mov	r0, r6
  401f30:	bd70      	pop	{r4, r5, r6, pc}
  401f32:	bf00      	nop

00401f34 <_fstat_r>:
  401f34:	b538      	push	{r3, r4, r5, lr}
  401f36:	460b      	mov	r3, r1
  401f38:	4c07      	ldr	r4, [pc, #28]	; (401f58 <_fstat_r+0x24>)
  401f3a:	4605      	mov	r5, r0
  401f3c:	4611      	mov	r1, r2
  401f3e:	4618      	mov	r0, r3
  401f40:	2300      	movs	r3, #0
  401f42:	6023      	str	r3, [r4, #0]
  401f44:	f7fe ffb3 	bl	400eae <_fstat>
  401f48:	1c43      	adds	r3, r0, #1
  401f4a:	d000      	beq.n	401f4e <_fstat_r+0x1a>
  401f4c:	bd38      	pop	{r3, r4, r5, pc}
  401f4e:	6823      	ldr	r3, [r4, #0]
  401f50:	2b00      	cmp	r3, #0
  401f52:	d0fb      	beq.n	401f4c <_fstat_r+0x18>
  401f54:	602b      	str	r3, [r5, #0]
  401f56:	bd38      	pop	{r3, r4, r5, pc}
  401f58:	20001a0c 	.word	0x20001a0c

00401f5c <_lseek_r>:
  401f5c:	b570      	push	{r4, r5, r6, lr}
  401f5e:	460d      	mov	r5, r1
  401f60:	4c08      	ldr	r4, [pc, #32]	; (401f84 <_lseek_r+0x28>)
  401f62:	4611      	mov	r1, r2
  401f64:	4606      	mov	r6, r0
  401f66:	461a      	mov	r2, r3
  401f68:	4628      	mov	r0, r5
  401f6a:	2300      	movs	r3, #0
  401f6c:	6023      	str	r3, [r4, #0]
  401f6e:	f7fe ffa3 	bl	400eb8 <_lseek>
  401f72:	1c43      	adds	r3, r0, #1
  401f74:	d000      	beq.n	401f78 <_lseek_r+0x1c>
  401f76:	bd70      	pop	{r4, r5, r6, pc}
  401f78:	6823      	ldr	r3, [r4, #0]
  401f7a:	2b00      	cmp	r3, #0
  401f7c:	d0fb      	beq.n	401f76 <_lseek_r+0x1a>
  401f7e:	6033      	str	r3, [r6, #0]
  401f80:	bd70      	pop	{r4, r5, r6, pc}
  401f82:	bf00      	nop
  401f84:	20001a0c 	.word	0x20001a0c

00401f88 <_read_r>:
  401f88:	b570      	push	{r4, r5, r6, lr}
  401f8a:	460d      	mov	r5, r1
  401f8c:	4c08      	ldr	r4, [pc, #32]	; (401fb0 <_read_r+0x28>)
  401f8e:	4611      	mov	r1, r2
  401f90:	4606      	mov	r6, r0
  401f92:	461a      	mov	r2, r3
  401f94:	4628      	mov	r0, r5
  401f96:	2300      	movs	r3, #0
  401f98:	6023      	str	r3, [r4, #0]
  401f9a:	f7fe fa8b 	bl	4004b4 <_read>
  401f9e:	1c43      	adds	r3, r0, #1
  401fa0:	d000      	beq.n	401fa4 <_read_r+0x1c>
  401fa2:	bd70      	pop	{r4, r5, r6, pc}
  401fa4:	6823      	ldr	r3, [r4, #0]
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d0fb      	beq.n	401fa2 <_read_r+0x1a>
  401faa:	6033      	str	r3, [r6, #0]
  401fac:	bd70      	pop	{r4, r5, r6, pc}
  401fae:	bf00      	nop
  401fb0:	20001a0c 	.word	0x20001a0c

00401fb4 <_global_impure_ptr>:
  401fb4:	20000010                                ... 

00401fb8 <_init>:
  401fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401fba:	bf00      	nop
  401fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401fbe:	bc08      	pop	{r3}
  401fc0:	469e      	mov	lr, r3
  401fc2:	4770      	bx	lr

00401fc4 <__init_array_start>:
  401fc4:	00401149 	.word	0x00401149

00401fc8 <__frame_dummy_init_array_entry>:
  401fc8:	0040011d                                ..@.

00401fcc <_fini>:
  401fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401fce:	bf00      	nop
  401fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401fd2:	bc08      	pop	{r3}
  401fd4:	469e      	mov	lr, r3
  401fd6:	4770      	bx	lr

00401fd8 <__fini_array_start>:
  401fd8:	004000f9 	.word	0x004000f9
