

================================================================
== Vivado HLS Report for 'findPupil'
================================================================
* Date:           Tue Oct  6 18:20:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.839 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90722|    90722| 0.907 ms | 0.907 ms |  90722|  90722|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopPixel     |    90720|    90720|       324|          -|          -|   280|    no    |
        | + loopPixel.1  |      321|      321|         3|          1|          1|   320|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%total_x_0_i = alloca i32"   --->   Operation 8 'alloca' 'total_x_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_dc_0 = alloca i32"   --->   Operation 9 'alloca' 'y_dc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%total_longest_line_0 = alloca i32"   --->   Operation 10 'alloca' 'total_longest_line_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%start_longest_lineX = alloca i32"   --->   Operation 11 'alloca' 'start_longest_lineX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%length_line_0_i = alloca i32"   --->   Operation 12 'alloca' 'length_line_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gap_count_0_i = alloca i32"   --->   Operation 13 'alloca' 'gap_count_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%is_line_0_i = alloca i1"   --->   Operation 14 'alloca' 'is_line_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%longest_line_in_row = alloca i32"   --->   Operation 15 'alloca' 'longest_line_in_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str219, i32 0, i32 0, [1 x i8]* @p_str220, [1 x i8]* @p_str221, [1 x i8]* @p_str222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str223, [1 x i8]* @p_str224)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str212, i32 0, i32 0, [1 x i8]* @p_str213, [1 x i8]* @p_str214, [1 x i8]* @p_str215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str216, [1 x i8]* @p_str217)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i32 0, i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:29]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_line_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "store i32 0, i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 20 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "store i32 0, i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "store i32 0, i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:29]   --->   Operation 22 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "store i32 0, i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %y_dc_0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "store i32 0, i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%total_y = phi i9 [ 0, %entry ], [ %y, %loopPixel_end ]"   --->   Operation 27 'phi' 'total_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %total_y to i32" [Iris-recognition/toplevel.cpp:62]   --->   Operation 28 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln29 = icmp eq i9 %total_y, -232" [Iris-recognition/toplevel.cpp:29]   --->   Operation 29 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 280, i64 280, i64 280)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%y = add i9 %total_y, 1" [Iris-recognition/toplevel.cpp:29]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.exit, label %loopPixel_begin" [Iris-recognition/toplevel.cpp:29]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [Iris-recognition/toplevel.cpp:29]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [Iris-recognition/toplevel.cpp:29]   --->   Operation 34 'specregionbegin' 'tmp_33_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 35 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%total_longest_line_0_2 = load i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:73]   --->   Operation 36 'load' 'total_longest_line_0_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %total_longest_line_0_2, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln73 = sub i32 0, %total_longest_line_0_2" [Iris-recognition/toplevel.cpp:73]   --->   Operation 38 'sub' 'sub_ln73' <Predicate = (icmp_ln29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln73_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln73, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 39 'partselect' 'lshr_ln73_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %lshr_ln73_1 to i32" [Iris-recognition/toplevel.cpp:73]   --->   Operation 40 'zext' 'zext_ln73' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.52ns)   --->   "%sub_ln73_1 = sub i32 0, %zext_ln73" [Iris-recognition/toplevel.cpp:73]   --->   Operation 41 'sub' 'sub_ln73_1' <Predicate = (icmp_ln29)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln73_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %total_longest_line_0_2, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 42 'partselect' 'lshr_ln73_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i31 %lshr_ln73_2 to i32" [Iris-recognition/toplevel.cpp:73]   --->   Operation 43 'zext' 'zext_ln73_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%select_ln73 = select i1 %tmp, i32 %sub_ln73_1, i32 %zext_ln73_1" [Iris-recognition/toplevel.cpp:73]   --->   Operation 44 'select' 'select_ln73' <Predicate = (icmp_ln29)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%startX_line = phi i9 [ 0, %loopPixel_begin ], [ %x, %hls_label_0_begin ]"   --->   Operation 45 'phi' 'startX_line' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %startX_line to i32" [Iris-recognition/toplevel.cpp:61]   --->   Operation 46 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp eq i9 %startX_line, -192" [Iris-recognition/toplevel.cpp:30]   --->   Operation 47 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%x = add i9 %startX_line, 1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 49 'add' 'x' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %loopPixel_end, label %hls_label_0_begin" [Iris-recognition/toplevel.cpp:30]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.83>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%length_line_0_i_load = load i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:52]   --->   Operation 51 'load' 'length_line_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%gap_count_0_i_load = load i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:48]   --->   Operation 52 'load' 'gap_count_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%is_line_0_i_load = load i1* %is_line_0_i"   --->   Operation 53 'load' 'is_line_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 54 'specregionbegin' 'tmp_35_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 55 'specprotocol' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.63ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 56 'read' 'tmp_34' <Predicate = (!icmp_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_35_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 57 'specregionend' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 58 'specregionbegin' 'tmp_36_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 59 'specprotocol' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_img_data_stream_V, i8 %tmp_34)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 60 'write' <Predicate = (!icmp_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_36_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 61 'specregionend' 'empty_42' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp ult i8 %tmp_34, 71" [Iris-recognition/toplevel.cpp:35]   --->   Operation 62 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln30)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.55ns)   --->   "%gap_count = add nsw i32 %gap_count_0_i_load, 1" [Iris-recognition/toplevel.cpp:48]   --->   Operation 63 'add' 'gap_count' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp sgt i32 %gap_count, 4" [Iris-recognition/toplevel.cpp:50]   --->   Operation 64 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%total_longest_line = add nsw i32 %length_line_0_i_load, -4" [Iris-recognition/toplevel.cpp:52]   --->   Operation 65 'add' 'total_longest_line' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%xor_ln35 = xor i1 %icmp_ln35, true" [Iris-recognition/toplevel.cpp:35]   --->   Operation 66 'xor' 'xor_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %is_line_0_i_load, %xor_ln35" [Iris-recognition/toplevel.cpp:35]   --->   Operation 67 'and' 'sel_tmp2' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%sel_tmp8_demorgan = or i1 %icmp_ln35, %is_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 68 'or' 'sel_tmp8_demorgan' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50 = xor i1 %icmp_ln50, true" [Iris-recognition/toplevel.cpp:50]   --->   Operation 69 'xor' 'xor_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %sel_tmp2, %xor_ln50" [Iris-recognition/toplevel.cpp:50]   --->   Operation 70 'and' 'and_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%sel_tmp39 = select i1 %sel_tmp8_demorgan, i32 0, i32 %gap_count_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 71 'select' 'sel_tmp39' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %and_ln50, i32 %gap_count, i32 %sel_tmp39" [Iris-recognition/toplevel.cpp:50]   --->   Operation 72 'select' 'select_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.61>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%total_x_0_i_load_1 = load i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:50]   --->   Operation 73 'load' 'total_x_0_i_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%y_dc_0_load_1 = load i32* %y_dc_0" [Iris-recognition/toplevel.cpp:50]   --->   Operation 74 'load' 'y_dc_0_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%total_longest_line_0_1 = load i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:50]   --->   Operation 75 'load' 'total_longest_line_0_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%start_longest_lineX_s = load i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:50]   --->   Operation 76 'load' 'start_longest_lineX_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%longest_line_in_row_s = load i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:50]   --->   Operation 77 'load' 'longest_line_in_row_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_34_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [Iris-recognition/toplevel.cpp:30]   --->   Operation 78 'specregionbegin' 'tmp_34_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [Iris-recognition/toplevel.cpp:32]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%length_line = add nsw i32 %length_line_0_i_load, 1" [Iris-recognition/toplevel.cpp:42]   --->   Operation 80 'add' 'length_line' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%length_line_1 = select i1 %is_line_0_i_load, i32 %length_line, i32 1" [Iris-recognition/toplevel.cpp:37]   --->   Operation 81 'select' 'length_line_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50 & icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node total_x)   --->   "%total_x_1 = select i1 %is_line_0_i_load, i32 %start_longest_lineX_s, i32 %zext_ln61" [Iris-recognition/toplevel.cpp:37]   --->   Operation 82 'select' 'total_x_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50 & icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp sgt i32 %total_longest_line, %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:55]   --->   Operation 83 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp sgt i32 %total_longest_line, %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 84 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%select_ln59 = select i1 %icmp_ln59, i32 %total_longest_line, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 85 'select' 'select_ln59' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%select_ln59_1 = select i1 %icmp_ln59, i32 %zext_ln62, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 86 'select' 'select_ln59_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%select_ln59_2 = select i1 %icmp_ln59, i32 %start_longest_lineX_s, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 87 'select' 'select_ln59_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln50, %icmp_ln55" [Iris-recognition/toplevel.cpp:55]   --->   Operation 88 'and' 'and_ln55' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, %sel_tmp2" [Iris-recognition/toplevel.cpp:55]   --->   Operation 89 'and' 'and_ln55_1' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node longest_line_in_row_3)   --->   "%longest_line_in_row_2 = select i1 %and_ln55_1, i32 %total_longest_line, i32 %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:55]   --->   Operation 90 'select' 'longest_line_in_row_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%longest_line_in_row_3 = select i1 %sel_tmp8_demorgan, i32 %longest_line_in_row_2, i32 %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 91 'select' 'longest_line_in_row_3' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.69ns) (out node of the LUT)   --->   "%longest_line_in_row_4 = select i1 %and_ln50, i32 %longest_line_in_row_s, i32 %longest_line_in_row_3" [Iris-recognition/toplevel.cpp:50]   --->   Operation 92 'select' 'longest_line_in_row_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%sel_tmp24 = select i1 %sel_tmp8_demorgan, i1 %icmp_ln35, i1 %is_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 93 'select' 'sel_tmp24' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln50 = or i1 %and_ln50, %sel_tmp24" [Iris-recognition/toplevel.cpp:50]   --->   Operation 94 'or' 'or_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%select_ln35 = select i1 %icmp_ln35, i32 %length_line_1, i32 %total_longest_line" [Iris-recognition/toplevel.cpp:35]   --->   Operation 95 'select' 'select_ln35' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln55_1, i32 0, i32 %select_ln35" [Iris-recognition/toplevel.cpp:55]   --->   Operation 96 'select' 'select_ln55' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%sel_tmp54 = select i1 %sel_tmp8_demorgan, i32 %select_ln55, i32 %length_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 97 'select' 'sel_tmp54' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %and_ln50, i32 %length_line, i32 %sel_tmp54" [Iris-recognition/toplevel.cpp:50]   --->   Operation 98 'select' 'select_ln50_1' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x = select i1 %icmp_ln35, i32 %total_x_1, i32 %start_longest_lineX_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 99 'select' 'total_x' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node total_x_3)   --->   "%total_x_2 = select i1 %and_ln55_1, i32 %start_longest_lineX_s, i32 %total_x" [Iris-recognition/toplevel.cpp:55]   --->   Operation 100 'select' 'total_x_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x_3 = select i1 %sel_tmp8_demorgan, i32 %total_x_2, i32 %start_longest_lineX_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 101 'select' 'total_x_3' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x_4 = select i1 %and_ln50, i32 %start_longest_lineX_s, i32 %total_x_3" [Iris-recognition/toplevel.cpp:50]   --->   Operation 102 'select' 'total_x_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %and_ln55_1, i32 %select_ln59, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 103 'select' 'select_ln55_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%sel_tmp84 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_2, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 104 'select' 'sel_tmp84' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_3 = select i1 %and_ln50, i32 %total_longest_line_0_1, i32 %sel_tmp84" [Iris-recognition/toplevel.cpp:50]   --->   Operation 105 'select' 'select_ln50_3' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_3 = select i1 %and_ln55_1, i32 %select_ln59_1, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 106 'select' 'select_ln55_3' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_4)   --->   "%sel_tmp99 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_3, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 107 'select' 'sel_tmp99' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_4 = select i1 %and_ln50, i32 %y_dc_0_load_1, i32 %sel_tmp99" [Iris-recognition/toplevel.cpp:50]   --->   Operation 108 'select' 'select_ln50_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %and_ln55_1, i32 %select_ln59_2, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 109 'select' 'select_ln55_4' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%sel_tmp114 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_4, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 110 'select' 'sel_tmp114' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_5 = select i1 %and_ln50, i32 %total_x_0_i_load_1, i32 %sel_tmp114" [Iris-recognition/toplevel.cpp:50]   --->   Operation 111 'select' 'select_ln50_5' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_34_i)" [Iris-recognition/toplevel.cpp:69]   --->   Operation 112 'specregionend' 'empty_43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %longest_line_in_row_4, i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:30]   --->   Operation 113 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 114 [1/1] (1.76ns)   --->   "store i1 %or_ln50, i1* %is_line_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 114 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %select_ln50, i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 115 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 116 [1/1] (1.76ns)   --->   "store i32 %select_ln50_1, i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 116 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "store i32 %total_x_4, i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:30]   --->   Operation 117 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %select_ln50_3, i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:30]   --->   Operation 118 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 119 [1/1] (1.76ns)   --->   "store i32 %select_ln50_4, i32* %y_dc_0" [Iris-recognition/toplevel.cpp:30]   --->   Operation 119 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 120 [1/1] (1.76ns)   --->   "store i32 %select_ln50_5, i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 120 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 121 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_33_i)" [Iris-recognition/toplevel.cpp:70]   --->   Operation 122 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 6.18>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%total_x_0_i_load = load i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:74]   --->   Operation 124 'load' 'total_x_0_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%y_dc_0_load = load i32* %y_dc_0"   --->   Operation 125 'load' 'y_dc_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln74 = add nsw i32 %total_x_0_i_load, %select_ln73" [Iris-recognition/toplevel.cpp:74]   --->   Operation 126 'add' 'add_ln74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [11 x i8]* @ScalarProp_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %r_out, i32 %select_ln73)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 128 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [11 x i8]* @ScalarProp_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %x_out, i32 %add_ln74)" [Iris-recognition/toplevel.cpp:74]   --->   Operation 130 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [11 x i8]* @ScalarProp_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y_out, i32 %y_dc_0_load)"   --->   Operation 132 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('total_x_0_i') [6]  (0 ns)
	'store' operation ('store_ln29', Iris-recognition/toplevel.cpp:29) of constant 0 on local variable 'total_x_0_i' [23]  (1.77 ns)

 <State 2>: 5.77ns
The critical path consists of the following:
	'load' operation ('total_longest_line_0_2', Iris-recognition/toplevel.cpp:73) on local variable 'total_longest_line_0' [121]  (0 ns)
	'sub' operation ('sub_ln73', Iris-recognition/toplevel.cpp:73) [123]  (2.55 ns)
	'sub' operation ('sub_ln73_1', Iris-recognition/toplevel.cpp:73) [126]  (2.52 ns)
	'select' operation ('select_ln73', Iris-recognition/toplevel.cpp:73) [129]  (0.698 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', Iris-recognition/toplevel.cpp:30) [37]  (0 ns)
	'add' operation ('x', Iris-recognition/toplevel.cpp:30) [41]  (1.82 ns)

 <State 4>: 7.84ns
The critical path consists of the following:
	fifo read on port 'img_data_stream_V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33) [56]  (3.63 ns)
	'icmp' operation ('icmp_ln35', Iris-recognition/toplevel.cpp:35) [62]  (1.55 ns)
	'xor' operation ('xor_ln35', Iris-recognition/toplevel.cpp:35) [74]  (0 ns)
	'and' operation ('sel_tmp2', Iris-recognition/toplevel.cpp:35) [75]  (0.978 ns)
	'and' operation ('and_ln50', Iris-recognition/toplevel.cpp:50) [82]  (0.978 ns)
	'select' operation ('select_ln50', Iris-recognition/toplevel.cpp:50) [87]  (0.698 ns)

 <State 5>: 6.62ns
The critical path consists of the following:
	'load' operation ('longest_line_in_row_s', Iris-recognition/toplevel.cpp:50) on local variable 'longest_line_in_row' [51]  (0 ns)
	'icmp' operation ('icmp_ln55', Iris-recognition/toplevel.cpp:55) [69]  (2.47 ns)
	'and' operation ('and_ln55', Iris-recognition/toplevel.cpp:55) [76]  (0 ns)
	'and' operation ('and_ln55_1', Iris-recognition/toplevel.cpp:55) [77]  (0.978 ns)
	'select' operation ('longest_line_in_row', Iris-recognition/toplevel.cpp:55) [78]  (0 ns)
	'select' operation ('longest_line_in_row', Iris-recognition/toplevel.cpp:35) [80]  (0.698 ns)
	'select' operation ('longest_line_in_row', Iris-recognition/toplevel.cpp:50) [83]  (0.698 ns)
	'store' operation ('store_ln30', Iris-recognition/toplevel.cpp:30) of variable 'longest_line_in_row', Iris-recognition/toplevel.cpp:50 on local variable 'longest_line_in_row' [106]  (1.77 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.19ns
The critical path consists of the following:
	'load' operation ('total_x_0_i_load', Iris-recognition/toplevel.cpp:74) on local variable 'total_x_0_i' [119]  (0 ns)
	'add' operation ('add_ln74', Iris-recognition/toplevel.cpp:74) [130]  (2.55 ns)
	fifo write on port 'x_out' (Iris-recognition/toplevel.cpp:74) [134]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
