// Seed: 1271702627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  wire id_6;
  id_7(
      .id_0(id_6)
  );
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2
);
  wire id_4;
  wor  id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0 = id_5;
endmodule
