<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: RCC</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC<div class="ingroups"><a class="el" href="../../d9/d5b/group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC driver modules.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC:</div>
<div class="dyncontent">
<center><table><tr><td><img src="../../d6/d1a/group__RCC.png" border="0" alt="" usemap="#d6_2d1a_2group____RCC"/>
<map name="d6_2d1a_2group____RCC" id="d6_2d1a_2group____RCC">
<area shape="rect" id="node1" href="../../d9/d5b/group__STM32F4xx__StdPeriph__Driver.html" title="STM32F4xx_StdPeriph\l_Driver" alt="" coords="5,23,163,65"/>
<area shape="rect" id="node2" href="../../db/d58/group__RCC__Private__Functions.html" title="RCC_Private_Functions" alt="" coords="318,5,482,32"/>
<area shape="rect" id="node3" href="../../d2/dd2/group__RCC__Exported__Constants.html" title="RCC_Exported_Constants" alt="" coords="311,56,489,83"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:d2/dd2/group__RCC__Exported__Constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/dd2/group__RCC__Exported__Constants.html">RCC_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/d58/group__RCC__Private__Functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d58/group__RCC__Private__Functions.html">RCC_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00)</td></tr>
<tr class="separator:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3085e491cbef815d223afbe5bf1930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3d3085e491cbef815d223afbe5bf1930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3290a833c0e35ec17d32c2d494e6133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a> * 4))</td></tr>
<tr class="separator:gac3290a833c0e35ec17d32c2d494e6133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca914aed10477ae4090fea0a9639b1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaca914aed10477ae4090fea0a9639b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786a15b370532d6429e03a9f9d226be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga786a15b370532d6429e03a9f9d226be7">PLLSAION_BitNumber</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:ga786a15b370532d6429e03a9f9d226be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84e7d3874237ee56e5cb3a26644cd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gab84e7d3874237ee56e5cb3a26644cd13">CR_PLLSAION_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga786a15b370532d6429e03a9f9d226be7">PLLSAION_BitNumber</a> * 4))</td></tr>
<tr class="separator:gab84e7d3874237ee56e5cb3a26644cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8682298330c3b9bae1992e4f1a0af985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08)</td></tr>
<tr class="separator:ga8682298330c3b9bae1992e4f1a0af985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9561d436b438d8f513b754f1934c3e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:ga9561d436b438d8f513b754f1934c3e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9076f5ddbb262fd45584702f5d280c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga9076f5ddbb262fd45584702f5d280c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8a0c3cb5f5c835bf7eef09515138ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70)</td></tr>
<tr class="separator:ga5f8a0c3cb5f5c835bf7eef09515138ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9302c551752124766afc4cee65436405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga9302c551752124766afc4cee65436405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6718158034388d8fde8caaa28ffe8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gae6718158034388d8fde8caaa28ffe8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fdf297b85b85cbaf0723649b31818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga892fdf297b85b85cbaf0723649b31818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984cbe73312b6d3d355c5053763d499a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74)</td></tr>
<tr class="separator:ga984cbe73312b6d3d355c5053763d499a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622e592eac9f955633832687cb4aacbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga622e592eac9f955633832687cb4aacbd">DCKCFGR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x8C)</td></tr>
<tr class="separator:ga622e592eac9f955633832687cb4aacbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4d33566ef60a5220ce491e74a34478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3e4d33566ef60a5220ce491e74a34478">TIMPRE_BitNumber</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga3e4d33566ef60a5220ce491e74a34478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff212f4f5168f26347acf1abbb331961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaff212f4f5168f26347acf1abbb331961">DCKCFGR_TIMPRE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga622e592eac9f955633832687cb4aacbd">DCKCFGR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3e4d33566ef60a5220ce491e74a34478">TIMPRE_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaff212f4f5168f26347acf1abbb331961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08)</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7dd9cf31a9cc27fd9c0c1624f9a298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a>&#160;&#160;&#160;((uint32_t)0x07FFFFFF)</td></tr>
<tr class="separator:gabd7dd9cf31a9cc27fd9c0c1624f9a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f5130a66963090dc02b4ebd47e2f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a>&#160;&#160;&#160;((uint32_t)0xF89FFFFF)</td></tr>
<tr class="separator:ga51f5130a66963090dc02b4ebd47e2f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890221cb651a3f30f6d1bca0d9b0e13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="separator:ga890221cb651a3f30f6d1bca0d9b0e13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2724575bb34217aeddcb69c41a1547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0x40023802)</td></tr>
<tr class="separator:ga9b2724575bb34217aeddcb69c41a1547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x01))</td></tr>
<tr class="separator:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f47430582c9575970901533e525bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x02))</td></tr>
<tr class="separator:ga43f47430582c9575970901533e525bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b5a415d697b6af7babd8a208c92435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga40b5a415d697b6af7babd8a208c92435"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga413f6422be11b1334abe60b3bff2e062"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a> (void)</td></tr>
<tr class="memdesc:ga413f6422be11b1334abe60b3bff2e062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RCC clock configuration to the default reset state.  <a href="#ga413f6422be11b1334abe60b3bff2e062">More...</a><br /></td></tr>
<tr class="separator:ga413f6422be11b1334abe60b3bff2e062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523b06e73f6aa8a03e42299c855066a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a> (uint8_t RCC_HSE)</td></tr>
<tr class="memdesc:ga523b06e73f6aa8a03e42299c855066a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External High Speed oscillator (HSE).  <a href="#ga523b06e73f6aa8a03e42299c855066a8">More...</a><br /></td></tr>
<tr class="separator:ga523b06e73f6aa8a03e42299c855066a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f15692614dd048ee4110a056f001dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a> (void)</td></tr>
<tr class="memdesc:gae0f15692614dd048ee4110a056f001dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for HSE start-up.  <a href="#gae0f15692614dd048ee4110a056f001dc">More...</a><br /></td></tr>
<tr class="separator:gae0f15692614dd048ee4110a056f001dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a> (uint8_t HSICalibrationValue)</td></tr>
<tr class="memdesc:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts the Internal High Speed oscillator (HSI) calibration value.  <a href="#gaa2d6a35f5c2e0f86317c3beb222677fc">More...</a><br /></td></tr>
<tr class="separator:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6772a1e43765909495f57815ef69e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0c6772a1e43765909495f57815ef69e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal High Speed oscillator (HSI).  <a href="#ga0c6772a1e43765909495f57815ef69e2">More...</a><br /></td></tr>
<tr class="separator:ga0c6772a1e43765909495f57815ef69e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65209ab5c3589b249c7d70f978735ca6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a> (uint8_t RCC_LSE)</td></tr>
<tr class="memdesc:ga65209ab5c3589b249c7d70f978735ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator (LSE).  <a href="#ga65209ab5c3589b249c7d70f978735ca6">More...</a><br /></td></tr>
<tr class="separator:ga65209ab5c3589b249c7d70f978735ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal Low Speed oscillator (LSI).  <a href="#ga81e3ca29fd154ac2019bba6936d6d5ed">More...</a><br /></td></tr>
<tr class="separator:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dee53c75e58fdb53571716593c2272"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dee53c75e58fdb53571716593c2272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the main PLL.  <a href="#ga84dee53c75e58fdb53571716593c2272">More...</a><br /></td></tr>
<tr class="separator:ga84dee53c75e58fdb53571716593c2272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PLLI2S.  <a href="#ga2efe493a6337d5e0034bfcdfb0f541e4">More...</a><br /></td></tr>
<tr class="separator:ga2efe493a6337d5e0034bfcdfb0f541e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b2c8f7533c8321dce97196d9f77fc1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaf7b2c8f7533c8321dce97196d9f77fc1">RCC_PLLSAICmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf7b2c8f7533c8321dce97196d9f77fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PLLSAI.  <a href="#gaf7b2c8f7533c8321dce97196d9f77fc1">More...</a><br /></td></tr>
<tr class="separator:gaf7b2c8f7533c8321dce97196d9f77fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Clock Security System.  <a href="#ga0ff1fd7b9a8a49cdda11b7d7261c3494">More...</a><br /></td></tr>
<tr class="separator:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a> (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</td></tr>
<tr class="memdesc:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO1 pin(PA8).  <a href="#ga15c9ecb6ef015ed008cb28e5b7a50531">More...</a><br /></td></tr>
<tr class="separator:ga15c9ecb6ef015ed008cb28e5b7a50531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50f10675b747de60c739e44e5c22aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a> (uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</td></tr>
<tr class="memdesc:gaf50f10675b747de60c739e44e5c22aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO2 pin(PC9).  <a href="#gaf50f10675b747de60c739e44e5c22aee">More...</a><br /></td></tr>
<tr class="separator:gaf50f10675b747de60c739e44e5c22aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (uint32_t RCC_SYSCLKSource)</td></tr>
<tr class="memdesc:ga3551a36a8f0a3dc96a74d6b939048337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="#ga3551a36a8f0a3dc96a74d6b939048337">More...</a><br /></td></tr>
<tr class="separator:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32311c208b2a980841c9c884a41ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (void)</td></tr>
<tr class="memdesc:gaaeb32311c208b2a980841c9c884a41ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="#gaaeb32311c208b2a980841c9c884a41ea">More...</a><br /></td></tr>
<tr class="separator:gaaeb32311c208b2a980841c9c884a41ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (uint32_t RCC_SYSCLK)</td></tr>
<tr class="memdesc:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">More...</a><br /></td></tr>
<tr class="separator:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448137346d4292985d4e7a61dd1a824f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga448137346d4292985d4e7a61dd1a824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="#ga448137346d4292985d4e7a61dd1a824f">More...</a><br /></td></tr>
<tr class="separator:ga448137346d4292985d4e7a61dd1a824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga09f9c010a4adca9e036da42c2ca6126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="#ga09f9c010a4adca9e036da42c2ca6126a">More...</a><br /></td></tr>
<tr class="separator:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (<a class="el" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr class="memdesc:ga3e9944fd1ed734275222bbb3e3f29993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.  <a href="#ga3e9944fd1ed734275222bbb3e3f29993">More...</a><br /></td></tr>
<tr class="separator:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (uint32_t RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <a href="#ga1473d8a5a020642966359611c44181b0">More...</a><br /></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <a href="#ga9802f84846df2cea8e369234ed13b159">More...</a><br /></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <a href="#ga636c3b72f35391e67f12a551b15fa54a">More...</a><br /></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a> (uint32_t RCC_PLLI2SDivQ)</td></tr>
<tr class="memdesc:ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SAI clock Divider coming from PLLI2S.  <a href="#ga71a887e0e7ef3d49ff87f2cbc435b099">More...</a><br /></td></tr>
<tr class="separator:ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefc354915bd57804329349ec3f33fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a> (uint32_t RCC_PLLSAIDivQ)</td></tr>
<tr class="memdesc:gabefc354915bd57804329349ec3f33fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SAI clock Divider coming from PLLSAI.  <a href="#gabefc354915bd57804329349ec3f33fab">More...</a><br /></td></tr>
<tr class="separator:gabefc354915bd57804329349ec3f33fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04a91996aefd2a517cf90c2a44830d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a> (uint32_t RCC_PLLSAIDivR)</td></tr>
<tr class="memdesc:gac04a91996aefd2a517cf90c2a44830d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the LTDC clock Divider coming from PLLSAI.  <a href="#gac04a91996aefd2a517cf90c2a44830d2">More...</a><br /></td></tr>
<tr class="separator:gac04a91996aefd2a517cf90c2a44830d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0599100e7afdf8ed988e351a899e922"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a> (uint32_t RCC_TIMCLKPrescaler)</td></tr>
<tr class="memdesc:gaf0599100e7afdf8ed988e351a899e922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Timers clocks prescalers selection.  <a href="#gaf0599100e7afdf8ed988e351a899e922">More...</a><br /></td></tr>
<tr class="separator:gaf0599100e7afdf8ed988e351a899e922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <a href="#ga80c89116820d48bb38db2e7d5e5a49b9">More...</a><br /></td></tr>
<tr class="separator:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock.  <a href="#gaadffedbd87e796f01d9776b8ee01ff5e">More...</a><br /></td></tr>
<tr class="separator:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="separator:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <a href="#gaee7cc5d73af7fe1986fceff8afd3973e">More...</a><br /></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <a href="#ga56ff55caf8d835351916b40dd030bc87">More...</a><br /></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c450567f4731d4f0615f63586cad86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa7c450567f4731d4f0615f63586cad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB1 peripheral reset.  <a href="#gaa7c450567f4731d4f0615f63586cad86">More...</a><br /></td></tr>
<tr class="separator:gaa7c450567f4731d4f0615f63586cad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafb119d6d1955d1b8c361e8140845ac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB2 peripheral reset.  <a href="#gafb119d6d1955d1b8c361e8140845ac5a">More...</a><br /></td></tr>
<tr class="separator:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="separator:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <a href="#gab197ae4369c10b92640a733b40ed2801">More...</a><br /></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <a href="#gad94553850ac07106a27ee85fec37efdf">More...</a><br /></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.  <a href="#ga5cd0d5adbc7496d7005b208bd19ce255">More...</a><br /></td></tr>
<tr class="separator:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.  <a href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">More...</a><br /></td></tr>
<tr class="separator:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="separator:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd64badb84768cbcf19e241cadff50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dd64badb84768cbcf19e241cadff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="#ga84dd64badb84768cbcf19e241cadff50">More...</a><br /></td></tr>
<tr class="separator:ga84dd64badb84768cbcf19e241cadff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">More...</a><br /></td></tr>
<tr class="separator:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62e35e5a3289624e00636ff483e5399"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a> (uint8_t RCC_Mode)</td></tr>
<tr class="memdesc:gad62e35e5a3289624e00636ff483e5399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator mode (LSE mode).  <a href="#gad62e35e5a3289624e00636ff483e5399">More...</a><br /></td></tr>
<tr class="separator:gad62e35e5a3289624e00636ff483e5399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a> (uint8_t RCC_IT, <a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa953aa226e9ce45300d535941e4dfe2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified RCC interrupts.  <a href="#gaa953aa226e9ce45300d535941e4dfe2f">More...</a><br /></td></tr>
<tr class="separator:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2897bdc52f272031c44fb1f72205d295"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a> (uint8_t RCC_FLAG)</td></tr>
<tr class="memdesc:ga2897bdc52f272031c44fb1f72205d295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC flag is set or not.  <a href="#ga2897bdc52f272031c44fb1f72205d295">More...</a><br /></td></tr>
<tr class="separator:ga2897bdc52f272031c44fb1f72205d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f909dbb15a54124419084ebda97d72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a> (void)</td></tr>
<tr class="memdesc:ga53f909dbb15a54124419084ebda97d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.  <a href="#ga53f909dbb15a54124419084ebda97d72">More...</a><br /></td></tr>
<tr class="separator:ga53f909dbb15a54124419084ebda97d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a> (uint8_t RCC_IT)</td></tr>
<tr class="memdesc:ga6126c99f398ee4be410ad76ae3aee18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC interrupt has occurred or not.  <a href="#ga6126c99f398ee4be410ad76ae3aee18f">More...</a><br /></td></tr>
<tr class="separator:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529842d165910f8f87e26115da36089b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a> (uint8_t RCC_IT)</td></tr>
<tr class="memdesc:ga529842d165910f8f87e26115da36089b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCC's interrupt pending bits.  <a href="#ga529842d165910f8f87e26115da36089b">More...</a><br /></td></tr>
<tr class="separator:ga529842d165910f8f87e26115da36089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab4232f78d57fe4cfed7055005999ee44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d1a/group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a> [16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}</td></tr>
<tr class="separator:gab4232f78d57fe4cfed7055005999ee44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>RCC driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga40b5a415d697b6af7babd8a208c92435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40b5a415d697b6af7babd8a208c92435">&#9670;&nbsp;</a></span>BDCR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDCR_ADDRESS&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga892fdf297b85b85cbaf0723649b31818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892fdf297b85b85cbaf0723649b31818">&#9670;&nbsp;</a></span>BDCR_BDRST_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDCR_BDRST_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f8a0c3cb5f5c835bf7eef09515138ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f8a0c3cb5f5c835bf7eef09515138ad">&#9670;&nbsp;</a></span>BDCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDCR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf70aaf70b0752ccb3a60307b2fb46038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf70aaf70b0752ccb3a60307b2fb46038">&#9670;&nbsp;</a></span>BDCR_RTCEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDCR_RTCEN_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6718158034388d8fde8caaa28ffe8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6718158034388d8fde8caaa28ffe8b9">&#9670;&nbsp;</a></span>BDRST_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDRST_BitNumber&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9076f5ddbb262fd45584702f5d280c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9076f5ddbb262fd45584702f5d280c9e">&#9670;&nbsp;</a></span>CFGR_I2SSRC_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_I2SSRC_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51f5130a66963090dc02b4ebd47e2f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51f5130a66963090dc02b4ebd47e2f83">&#9670;&nbsp;</a></span>CFGR_MCO1_RESET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_MCO1_RESET_MASK&#160;&#160;&#160;((uint32_t)0xF89FFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd7dd9cf31a9cc27fd9c0c1624f9a298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd7dd9cf31a9cc27fd9c0c1624f9a298">&#9670;&nbsp;</a></span>CFGR_MCO2_RESET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_MCO2_RESET_MASK&#160;&#160;&#160;((uint32_t)0x07FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8682298330c3b9bae1992e4f1a0af985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8682298330c3b9bae1992e4f1a0af985">&#9670;&nbsp;</a></span>CFGR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab58c3f3f81bf1ab9a14cf3fececd8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab58c3f3f81bf1ab9a14cf3fececd8c4">&#9670;&nbsp;</a></span>CIR_BYTE2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIR_BYTE2_ADDRESS&#160;&#160;&#160;((uint32_t)(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x01))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43f47430582c9575970901533e525bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f47430582c9575970901533e525bb5">&#9670;&nbsp;</a></span>CIR_BYTE3_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIR_BYTE3_ADDRESS&#160;&#160;&#160;((uint32_t)(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x02))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9b2724575bb34217aeddcb69c41a1547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2724575bb34217aeddcb69c41a1547">&#9670;&nbsp;</a></span>CR_BYTE3_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_BYTE3_ADDRESS&#160;&#160;&#160;((uint32_t)0x40023802)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca914aed10477ae4090fea0a9639b1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca914aed10477ae4090fea0a9639b1ea">&#9670;&nbsp;</a></span>CR_CSSON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_CSSON_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3290a833c0e35ec17d32c2d494e6133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3290a833c0e35ec17d32c2d494e6133">&#9670;&nbsp;</a></span>CR_HSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSION_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa1d3d0ea72132df651c76fc1bdffffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa1d3d0ea72132df651c76fc1bdffffc">&#9670;&nbsp;</a></span>CR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c0fb27aba4eb660f7590252596bdfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0fb27aba4eb660f7590252596bdfc5">&#9670;&nbsp;</a></span>CR_PLLI2SON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLLI2SON_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f1fb2589cb8b5ac2f7121aba1135a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1fb2589cb8b5ac2f7121aba1135a5f">&#9670;&nbsp;</a></span>CR_PLLON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLLON_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab84e7d3874237ee56e5cb3a26644cd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab84e7d3874237ee56e5cb3a26644cd13">&#9670;&nbsp;</a></span>CR_PLLSAION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLLSAION_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga786a15b370532d6429e03a9f9d226be7">PLLSAION_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa253e36e7e5fb02998c0e4d0388abc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa253e36e7e5fb02998c0e4d0388abc52">&#9670;&nbsp;</a></span>CSR_LSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_LSION_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga984cbe73312b6d3d355c5053763d499a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984cbe73312b6d3d355c5053763d499a">&#9670;&nbsp;</a></span>CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga253fa44d87aabc55f0cd6628e77a51fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga253fa44d87aabc55f0cd6628e77a51fd">&#9670;&nbsp;</a></span>CSSON_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSSON_BitNumber&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga622e592eac9f955633832687cb4aacbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga622e592eac9f955633832687cb4aacbd">&#9670;&nbsp;</a></span>DCKCFGR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCKCFGR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x8C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff212f4f5168f26347acf1abbb331961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff212f4f5168f26347acf1abbb331961">&#9670;&nbsp;</a></span>DCKCFGR_TIMPRE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCKCFGR_TIMPRE_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga622e592eac9f955633832687cb4aacbd">DCKCFGR_OFFSET</a> * 32) + (<a class="el" href="../../d6/d1a/group__RCC.html#ga3e4d33566ef60a5220ce491e74a34478">TIMPRE_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga890221cb651a3f30f6d1bca0d9b0e13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga890221cb651a3f30f6d1bca0d9b0e13d">&#9670;&nbsp;</a></span>FLAG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLAG_MASK&#160;&#160;&#160;((uint8_t)0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d3085e491cbef815d223afbe5bf1930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d3085e491cbef815d223afbe5bf1930">&#9670;&nbsp;</a></span>HSION_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSION_BitNumber&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9561d436b438d8f513b754f1934c3e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9561d436b438d8f513b754f1934c3e30">&#9670;&nbsp;</a></span>I2SSRC_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SSRC_BitNumber&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f9dbe50769ce2a63ae12520433b9b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9dbe50769ce2a63ae12520433b9b40">&#9670;&nbsp;</a></span>LSION_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSION_BitNumber&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabae59c3e4200523e3aa5b6e10aee8c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae59c3e4200523e3aa5b6e10aee8c46">&#9670;&nbsp;</a></span>PLLI2SON_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLI2SON_BitNumber&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab24d7f5f8e4b3b717fd91b54f393f6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab24d7f5f8e4b3b717fd91b54f393f6a3">&#9670;&nbsp;</a></span>PLLON_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLON_BitNumber&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga786a15b370532d6429e03a9f9d226be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga786a15b370532d6429e03a9f9d226be7">&#9670;&nbsp;</a></span>PLLSAION_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLSAION_BitNumber&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb1e90a88869585b970749de3c16ce4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb1e90a88869585b970749de3c16ce4a">&#9670;&nbsp;</a></span>RCC_CFGR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d6/d1a/group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga539e07c3b3c55f1f1d47231341fb11e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539e07c3b3c55f1f1d47231341fb11e1">&#9670;&nbsp;</a></span>RCC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9302c551752124766afc4cee65436405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9302c551752124766afc4cee65436405">&#9670;&nbsp;</a></span>RTCEN_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCEN_BitNumber&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e4d33566ef60a5220ce491e74a34478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e4d33566ef60a5220ce491e74a34478">&#9670;&nbsp;</a></span>TIMPRE_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMPRE_BitNumber&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa2d6a35f5c2e0f86317c3beb222677fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2d6a35f5c2e0f86317c3beb222677fc">&#9670;&nbsp;</a></span>RCC_AdjustHSICalibrationValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AdjustHSICalibrationValue </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>HSICalibrationValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adjusts the Internal High Speed oscillator (HSI) calibration value. </p>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">HSICalibrationValue</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga80c89116820d48bb38db2e7d5e5a49b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c89116820d48bb38db2e7d5e5a49b9">&#9670;&nbsp;</a></span>RCC_AHB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5cd0d5adbc7496d7005b208bd19ce255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd0d5adbc7496d7005b208bd19ce255">&#9670;&nbsp;</a></span>RCC_AHB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7c450567f4731d4f0615f63586cad86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c450567f4731d4f0615f63586cad86">&#9670;&nbsp;</a></span>RCC_AHB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB1 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB1Periph</td><td>specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxxdevices) </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_RNG: RNG clock for STM32F410xx devices </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadffedbd87e796f01d9776b8ee01ff5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadffedbd87e796f01d9776b8ee01ff5e">&#9670;&nbsp;</a></span>RCC_AHB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ac5bb9676ae9b48e50d6a95de922ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">&#9670;&nbsp;</a></span>RCC_AHB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb119d6d1955d1b8c361e8140845ac5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb119d6d1955d1b8c361e8140845ac5a">&#9670;&nbsp;</a></span>RCC_AHB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB2 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB2Periph</td><td>specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock for STM32F40_41xxx/STM32F412xG/STM32F413_423xx/STM32F427_437xx/STM32F429_439xx/STM32F469_479xx devices </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4eb8c119f2e9bf2bd2e042d27f151338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eb8c119f2e9bf2bd2e042d27f151338">&#9670;&nbsp;</a></span>RCC_AHB3PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e1df07cdfd81c068902d9d35fcc3911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1df07cdfd81c068902d9d35fcc3911">&#9670;&nbsp;</a></span>RCC_AHB3PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee44f159a1ca9ebdd7117bff387cd592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee44f159a1ca9ebdd7117bff387cd592">&#9670;&nbsp;</a></span>RCC_AHB3PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee7cc5d73af7fe1986fceff8afd3973e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7cc5d73af7fe1986fceff8afd3973e">&#9670;&nbsp;</a></span>RCC_APB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Low Speed APB (APB1) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1:FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga84dd64badb84768cbcf19e241cadff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dd64badb84768cbcf19e241cadff50">&#9670;&nbsp;</a></span>RCC_APB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1: FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab197ae4369c10b92640a733b40ed2801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab197ae4369c10b92640a733b40ed2801">&#9670;&nbsp;</a></span>RCC_APB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases Low Speed APB (APB1) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1:FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock(STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga56ff55caf8d835351916b40dd030bc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56ff55caf8d835351916b40dd030bc87">&#9670;&nbsp;</a></span>RCC_APB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the High Speed APB (APB2) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_EXTIT: EXTIIT clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga30365b9e0b4c5d7e98c2675c862ddd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">&#9670;&nbsp;</a></span>RCC_APB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_EXTIT: EXTIIT clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad94553850ac07106a27ee85fec37efdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94553850ac07106a27ee85fec37efdf">&#9670;&nbsp;</a></span>RCC_APB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases High Speed APB (APB2) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga636c3b72f35391e67f12a551b15fa54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636c3b72f35391e67f12a551b15fa54a">&#9670;&nbsp;</a></span>RCC_BackupResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_BackupResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases the Backup domain reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga53f909dbb15a54124419084ebda97d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f909dbb15a54124419084ebda97d72">&#9670;&nbsp;</a></span>RCC_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga529842d165910f8f87e26115da36089b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga529842d165910f8f87e26115da36089b">&#9670;&nbsp;</a></span>RCC_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the RCC's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
<li>RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0ff1fd7b9a8a49cdda11b7d7261c3494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff1fd7b9a8a49cdda11b7d7261c3494">&#9670;&nbsp;</a></span>RCC_ClockSecuritySystemCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_ClockSecuritySystemCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Clock Security System. </p>
<dl class="section note"><dt>Note</dt><dd>If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Clock Security System. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga413f6422be11b1334abe60b3bff2e062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413f6422be11b1334abe60b3bff2e062">&#9670;&nbsp;</a></span>RCC_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_DeInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the RCC clock configuration to the default reset state. </p>
<dl class="section note"><dt>Note</dt><dd>The default reset state of the clock configuration is given below:<ul>
<li>HSI ON and used as system clock source</li>
<li>HSE, PLL and PLLI2S OFF</li>
<li>AHB, APB1 and APB2 prescaler set to 1.</li>
<li>CSS, MCO1 and MCO2 OFF</li>
<li>All interrupts disabled </li>
</ul>
</dd>
<dd>
This function doesn't modify the configuration of the<ul>
<li>Peripheral clocks</li>
<li>LSI, LSE and RTC clocks </li>
</ul>
</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3e9944fd1ed734275222bbb3e3f29993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9944fd1ed734275222bbb3e3f29993">&#9670;&nbsp;</a></span>RCC_GetClocksFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_GetClocksFreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_Clocks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. </p>
<dl class="section note"><dt>Note</dt><dd>The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source: </dd>
<dd>
If SYSCLK source is HSI, function returns values based on <a class="el" href="../../de/d13/group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(*)</a> </dd>
<dd>
If SYSCLK source is HSE, function returns values based on <a class="el" href="../../de/d13/group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb" title="Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...">HSE_VALUE(**)</a> </dd>
<dd>
If SYSCLK source is PLL, function returns values based on <a class="el" href="../../de/d13/group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb" title="Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...">HSE_VALUE(**)</a> or <a class="el" href="../../de/d13/group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(*)</a> multiplied/divided by the PLL factors. </dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="../../dc/dfd/stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. </dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="../../dc/dfd/stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks</td><td>pointer to a <a class="el" href="../../d6/d92/structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2897bdc52f272031c44fb1f72205d295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2897bdc52f272031c44fb1f72205d295">&#9670;&nbsp;</a></span>RCC_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> RCC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified RCC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready </li>
<li>RCC_FLAG_PLLRDY: main PLL clock ready </li>
<li>RCC_FLAG_PLLI2SRDY: PLLI2S clock ready </li>
<li>RCC_FLAG_PLLSAIRDY: PLLSAI clock ready (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready </li>
<li>RCC_FLAG_BORRST: POR/PDR or BOR reset </li>
<li>RCC_FLAG_PINRST: Pin reset </li>
<li>RCC_FLAG_PORRST: POR/PDR reset </li>
<li>RCC_FLAG_SFTRST: Software reset </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset </li>
<li>RCC_FLAG_LPWRRST: Low Power reset </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6126c99f398ee4be410ad76ae3aee18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6126c99f398ee4be410ad76ae3aee18f">&#9670;&nbsp;</a></span>RCC_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> RCC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified RCC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT</td><td>specifies the RCC interrupt source to check. This parameter can be one of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
<li>RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaeb32311c208b2a980841c9c884a41ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb32311c208b2a980841c9c884a41ea">&#9670;&nbsp;</a></span>RCC_GetSYSCLKSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RCC_GetSYSCLKSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the clock source used as system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock (PLL P for STM32F446xx devices)</li>
<li>0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d0aec72e236c6cdf3a3a82dfb525491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">&#9670;&nbsp;</a></span>RCC_HCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_HCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_SYSCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the AHB clock (HCLK). </p>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions") </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga523b06e73f6aa8a03e42299c855066a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga523b06e73f6aa8a03e42299c855066a8">&#9670;&nbsp;</a></span>RCC_HSEConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_HSEConfig </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_HSE</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External High Speed oscillator (HSE). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </dd>
<dd>
The HSE is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HSE</td><td>specifies the new state of the HSE. This parameter can be one of the following values: <ul>
<li>RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </li>
<li>RCC_HSE_ON: turn ON the HSE oscillator </li>
<li>RCC_HSE_Bypass: HSE oscillator bypassed with external clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c6772a1e43765909495f57815ef69e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6772a1e43765909495f57815ef69e2">&#9670;&nbsp;</a></span>RCC_HSICmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_HSICmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Internal High Speed oscillator (HSI). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the HSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa953aa226e9ce45300d535941e4dfe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa953aa226e9ce45300d535941e4dfe2f">&#9670;&nbsp;</a></span>RCC_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_ITConfig </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified RCC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT</td><td>specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
<li>RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga65209ab5c3589b249c7d70f978735ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65209ab5c3589b249c7d70f978735ca6">&#9670;&nbsp;</a></span>RCC_LSEConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LSEConfig </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_LSE</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External Low Speed oscillator (LSE). </p>
<dl class="section note"><dt>Note</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset). </dd>
<dd>
After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_LSE</td><td>specifies the new state of the LSE. This parameter can be one of the following values: <ul>
<li>RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </li>
<li>RCC_LSE_ON: turn ON the LSE oscillator </li>
<li>RCC_LSE_Bypass: LSE oscillator bypassed with external clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad62e35e5a3289624e00636ff483e5399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad62e35e5a3289624e00636ff483e5399">&#9670;&nbsp;</a></span>RCC_LSEModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LSEModeConfig </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>RCC_Mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External Low Speed oscillator mode (LSE mode). </p>
<dl class="section note"><dt>Note</dt><dd>This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devices. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Mode</td><td>specifies the LSE mode. This parameter can be one of the following values: <ul>
<li>RCC_LSE_LOWPOWER_MODE: LSE oscillator in low power mode. </li>
<li>RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga81e3ca29fd154ac2019bba6936d6d5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81e3ca29fd154ac2019bba6936d6d5ed">&#9670;&nbsp;</a></span>RCC_LSICmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LSICmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the LSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac04a91996aefd2a517cf90c2a44830d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04a91996aefd2a517cf90c2a44830d2">&#9670;&nbsp;</a></span>RCC_LTDCCLKDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LTDCCLKDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_PLLSAIDivR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the LTDC clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>The LTDC peripheral is only available with STM32F42xxx/43xxx/446xx/469xx/479xx Devices.</dd>
<dd>
This function must be called before enabling the PLLSAI.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSAIDivR</td><td>specifies the PLLSAI division factor for LTDC clock . LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR This parameter can be one of the following values: <ul>
<li>RCC_PLLSAIDivR_Div2: LTDC clock = f(PLLSAI_R)/2 </li>
<li>RCC_PLLSAIDivR_Div4: LTDC clock = f(PLLSAI_R)/4 </li>
<li>RCC_PLLSAIDivR_Div8: LTDC clock = f(PLLSAI_R)/8 </li>
<li>RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga15c9ecb6ef015ed008cb28e5b7a50531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c9ecb6ef015ed008cb28e5b7a50531">&#9670;&nbsp;</a></span>RCC_MCO1Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_MCO1Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_MCO1Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_MCO1Div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the clock source to output on MCO1 pin(PA8). </p>
<dl class="section note"><dt>Note</dt><dd>PA8 should be configured in alternate function mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_MCO1Source</td><td>specifies the clock source to output. This parameter can be one of the following values: <ul>
<li>RCC_MCO1Source_HSI: HSI clock selected as MCO1 source </li>
<li>RCC_MCO1Source_LSE: LSE clock selected as MCO1 source </li>
<li>RCC_MCO1Source_HSE: HSE clock selected as MCO1 source </li>
<li>RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source </li>
</ul>
</td></tr>
    <tr><td class="paramname">RCC_MCO1Div</td><td>specifies the MCO1 prescaler. This parameter can be one of the following values: <ul>
<li>RCC_MCO1Div_1: no division applied to MCO1 clock </li>
<li>RCC_MCO1Div_2: division by 2 applied to MCO1 clock </li>
<li>RCC_MCO1Div_3: division by 3 applied to MCO1 clock </li>
<li>RCC_MCO1Div_4: division by 4 applied to MCO1 clock </li>
<li>RCC_MCO1Div_5: division by 5 applied to MCO1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf50f10675b747de60c739e44e5c22aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50f10675b747de60c739e44e5c22aee">&#9670;&nbsp;</a></span>RCC_MCO2Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_MCO2Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_MCO2Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_MCO2Div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the clock source to output on MCO2 pin(PC9). </p>
<dl class="section note"><dt>Note</dt><dd>PC9 should be configured in alternate function mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_MCO2Source</td><td>specifies the clock source to output. This parameter can be one of the following values: <ul>
<li>RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source </li>
<li>RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for all STM32F4 devices except STM32F410xx </li>
<li>RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for STM32F410xx devices </li>
<li>RCC_MCO2Source_HSE: HSE clock selected as MCO2 source </li>
<li>RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source </li>
</ul>
</td></tr>
    <tr><td class="paramname">RCC_MCO2Div</td><td>specifies the MCO2 prescaler. This parameter can be one of the following values: <ul>
<li>RCC_MCO2Div_1: no division applied to MCO2 clock </li>
<li>RCC_MCO2Div_2: division by 2 applied to MCO2 clock </li>
<li>RCC_MCO2Div_3: division by 3 applied to MCO2 clock </li>
<li>RCC_MCO2Div_4: division by 4 applied to MCO2 clock </li>
<li>RCC_MCO2Div_5: division by 5 applied to MCO2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>For STM32F410xx devices to output I2SCLK clock on MCO2 you should have at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5). </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga448137346d4292985d4e7a61dd1a824f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448137346d4292985d4e7a61dd1a824f">&#9670;&nbsp;</a></span>RCC_PCLK1Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PCLK1Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Low Speed APB clock (PCLK1). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK</td><td>defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB1 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB1 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB1 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB1 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB1 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga09f9c010a4adca9e036da42c2ca6126a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f9c010a4adca9e036da42c2ca6126a">&#9670;&nbsp;</a></span>RCC_PCLK2Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PCLK2Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the High Speed APB clock (PCLK2). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK</td><td>defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB2 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB2 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB2 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB2 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB2 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga84dee53c75e58fdb53571716593c2272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dee53c75e58fdb53571716593c2272">&#9670;&nbsp;</a></span>RCC_PLLCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PLLCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the main PLL. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2efe493a6337d5e0034bfcdfb0f541e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efe493a6337d5e0034bfcdfb0f541e4">&#9670;&nbsp;</a></span>RCC_PLLI2SCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PLLI2SCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PLLI2S. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf7b2c8f7533c8321dce97196d9f77fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b2c8f7533c8321dce97196d9f77fc1">&#9670;&nbsp;</a></span>RCC_PLLSAICmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PLLSAICmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices</dd>
<dd>
The PLLSAI is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PLLSAI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9802f84846df2cea8e369234ed13b159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9802f84846df2cea8e369234ed13b159">&#9670;&nbsp;</a></span>RCC_RTCCLKCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1473d8a5a020642966359611c44181b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1473d8a5a020642966359611c44181b0">&#9670;&nbsp;</a></span>RCC_RTCCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_RTCCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the Backup domain is reset using <a class="el" href="../../d9/de0/group__RCC__Group3.html#ga636c3b72f35391e67f12a551b15fa54a" title="Forces or releases the Backup domain reset. ">RCC_BackupResetCmd()</a> function, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga71a887e0e7ef3d49ff87f2cbc435b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a887e0e7ef3d49ff87f2cbc435b099">&#9670;&nbsp;</a></span>RCC_SAIPLLI2SClkDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SAIPLLI2SClkDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_PLLI2SDivQ</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SAI clock Divider coming from PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.</dd>
<dd>
This function must be called before enabling the PLLI2S.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLI2SDivQ</td><td>specifies the PLLI2S division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabefc354915bd57804329349ec3f33fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabefc354915bd57804329349ec3f33fab">&#9670;&nbsp;</a></span>RCC_SAIPLLSAIClkDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SAIPLLSAIClkDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_PLLSAIDivQ</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SAI clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.</dd>
<dd>
This function must be called before enabling the PLLSAI.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSAIDivQ</td><td>specifies the PLLSAI division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3551a36a8f0a3dc96a74d6b939048337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3551a36a8f0a3dc96a74d6b939048337">&#9670;&nbsp;</a></span>RCC_SYSCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SYSCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_SYSCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clock (SYSCLK). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="../../dd/d79/group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock. ">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource</td><td>specifies the clock source used as system clock. This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices) </li>
<li>RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf0599100e7afdf8ed988e351a899e922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0599100e7afdf8ed988e351a899e922">&#9670;&nbsp;</a></span>RCC_TIMCLKPresConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_TIMCLKPresConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_TIMCLKPrescaler</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Timers clocks prescalers selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_TIMCLKPrescaler</td><td>: specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1 or 2, else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to division by 4 or more.</li>
</ul>
<ul>
<li>RCC_TIMPrescActivated: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding to division by 8 or more. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae0f15692614dd048ee4110a056f001dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f15692614dd048ee4110a056f001dc">&#9670;&nbsp;</a></span>RCC_WaitForHSEStartUp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> RCC_WaitForHSEStartUp </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits for HSE start-up. </p>
<dl class="section note"><dt>Note</dt><dd>This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE_STARTUP_TIMEOUT in <a class="el" href="../../dc/dfd/stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file. You can tailor it depending on the HSE crystal used in your application. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">An</td><td>ErrorStatus enumeration value:<ul>
<li>SUCCESS: HSE oscillator is stable and ready to use</li>
<li>ERROR: HSE oscillator not yet ready </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gab4232f78d57fe4cfed7055005999ee44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4232f78d57fe4cfed7055005999ee44">&#9670;&nbsp;</a></span>APBAHBPrescTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
