#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Nov 26 17:11:24 2014
# Process ID: 3000
# Log file: E:/SDR_P/1/UsingSegmentDisplays/vivado.log
# Journal file: E:/SDR_P/1/UsingSegmentDisplays\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.xpr
INFO: [Project 1-313] Project file moved from 'G:/SDR_P/1/UsingSegmentDisplays' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 618.488 ; gain = 99.328
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/Binary_to_BCD16.vhd" into library xil_defaultlib [E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/Binary_to_BCD16.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/Clock_divider.vhd" into library xil_defaultlib [E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/DidplayControl.vhd" into library xil_defaultlib [E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/DidplayControl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/SegmentDecoder.vhd" into library xil_defaultlib [E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/SegmentDecoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/TopTrivial.vhd" into library xil_defaultlib [E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.srcs/sources_1/imports/Binario_BCD/TopTrivial.vhd:1]
[Wed Nov 26 17:12:22 2014] Launched synth_1...
Run output will be captured here: E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 26 17:14:40 2014] Launched impl_1...
Run output will be captured here: E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 26 17:18:17 2014] Launched impl_1...
Run output will be captured here: E:/SDR_P/1/UsingSegmentDisplays/UsingSegmentDisplays.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 17:31:16 2014...
