

================================================================
== Vivado HLS Report for 'TILE125'
================================================================
* Date:           Mon Feb 27 15:59:18 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  786|  3145746|  775|  3145735| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+-----+---------+-----+---------+---------+
        |                |             |    Latency    |    Interval   | Pipeline|
        |    Instance    |    Module   | min |   max   | min |   max   |   Type  |
        +----------------+-------------+-----+---------+-----+---------+---------+
        |PE_3_U0         |PE_3         |  774|  3145734|  774|  3145734|   none  |
        |PE_1_U0         |PE_1         |  774|  3145734|  774|  3145734|   none  |
        |PE_2_U0         |PE_2         |  774|  3145734|  774|  3145734|   none  |
        |PE_U0           |PE           |  774|  3145734|  774|  3145734|   none  |
        |PE_4_U0         |PE_4         |  774|  3145734|  774|  3145734|   none  |
        |PE114129_U0     |PE114129     |  774|  3145734|  774|  3145734|   none  |
        |ReadA113128_U0  |ReadA113128  |  770|  3145730|  770|  3145730|   none  |
        |ReadA115130_U0  |ReadA115130  |  770|  3145730|  770|  3145730|   none  |
        |ReadA117132_U0  |ReadA117132  |  770|  3145730|  770|  3145730|   none  |
        |ReadA119134_U0  |ReadA119134  |  770|  3145730|  770|  3145730|   none  |
        |ReadA121136_U0  |ReadA121136  |  770|  3145730|  770|  3145730|   none  |
        |ReadA123138_U0  |ReadA123138  |  770|  3145730|  770|  3145730|   none  |
        |ReadN127_U0     |ReadN127     |    0|        0|    0|        0|   none  |
        +----------------+-------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      30|    -|
|FIFO             |        0|      -|      280|   10080|    -|
|Instance         |        0|    384|    27144|   52902|  192|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      36|    -|
|Register         |        -|      -|        6|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    384|    27430|   63048|  192|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     19|        2|      12|  150|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+-------+------+------+-----+
    |    Instance    |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------+-------------+---------+-------+------+------+-----+
    |PE_U0           |PE           |        0|     64|  4437|  8533|    0|
    |PE114129_U0     |PE114129     |        0|     64|  4395|  8465|    0|
    |PE_1_U0         |PE_1         |        0|     64|  4437|  8535|    0|
    |PE_2_U0         |PE_2         |        0|     64|  4437|  8533|    0|
    |PE_3_U0         |PE_3         |        0|     64|  4437|  8535|    0|
    |PE_4_U0         |PE_4         |        0|     64|  4435|  8484|    0|
    |ReadA113128_U0  |ReadA113128  |        0|      0|    94|   298|   32|
    |ReadA115130_U0  |ReadA115130  |        0|      0|    94|   298|   32|
    |ReadA117132_U0  |ReadA117132  |        0|      0|    94|   298|   32|
    |ReadA119134_U0  |ReadA119134  |        0|      0|    94|   298|   32|
    |ReadA121136_U0  |ReadA121136  |        0|      0|    94|   298|   32|
    |ReadA123138_U0  |ReadA123138  |        0|      0|    93|   280|   32|
    |ReadN127_U0     |ReadN127     |        0|      0|     3|    47|    0|
    +----------------+-------------+---------+-------+------+------+-----+
    |Total           |             |        0|    384| 27144| 52902|  192|
    +----------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |N_pipes_0_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_1_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_2_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_3_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_4_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_5_V_V_U        |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_0_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_1_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_2_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_3_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_4_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_reada_5_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |a_pipes_1_0_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_1_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_1_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_1_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_1_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_1_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_0_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_2_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_0_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_3_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_0_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |a_pipes_4_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_1_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_1_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_1_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_1_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_1_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_1_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_2_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_3_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_4_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_5_V_V_U      |        0|  5|   0|    -|     2|  256|      512|
    |c_pipes_1_1_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_1_2_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_1_3_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_1_4_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_1_5_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_2_1_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_2_2_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_2_3_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_2_4_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_2_5_V_V_U      |        0|  5|   0|    -|     2|   32|       64|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0|280|   0|    0|   112| 9408|    18816|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |PE114129_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |ReadN127_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |PE114129_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ReadN127_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_PE114129_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_ReadN127_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  30|          10|           8|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |PE114129_U0_ap_ready_count        |   9|          2|    2|          4|
    |ReadN127_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_PE114129_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_ReadN127_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |PE114129_U0_ap_ready_count        |  2|   0|    2|          0|
    |ReadN127_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_PE114129_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_ReadN127_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|N_in_V_V2_dout       |  in |   32|   ap_fifo  |   N_in_V_V2  |    pointer   |
|N_in_V_V2_empty_n    |  in |    1|   ap_fifo  |   N_in_V_V2  |    pointer   |
|N_in_V_V2_read       | out |    1|   ap_fifo  |   N_in_V_V2  |    pointer   |
|b_in_1_V_V_dout      |  in |  256|   ap_fifo  |  b_in_1_V_V  |    pointer   |
|b_in_1_V_V_empty_n   |  in |    1|   ap_fifo  |  b_in_1_V_V  |    pointer   |
|b_in_1_V_V_read      | out |    1|   ap_fifo  |  b_in_1_V_V  |    pointer   |
|b_in_2_V_V_dout      |  in |  256|   ap_fifo  |  b_in_2_V_V  |    pointer   |
|b_in_2_V_V_empty_n   |  in |    1|   ap_fifo  |  b_in_2_V_V  |    pointer   |
|b_in_2_V_V_read      | out |    1|   ap_fifo  |  b_in_2_V_V  |    pointer   |
|c_out_1_V_V_din      | out |   32|   ap_fifo  |  c_out_1_V_V |    pointer   |
|c_out_1_V_V_full_n   |  in |    1|   ap_fifo  |  c_out_1_V_V |    pointer   |
|c_out_1_V_V_write    | out |    1|   ap_fifo  |  c_out_1_V_V |    pointer   |
|c_out_2_V_V7_din     | out |   32|   ap_fifo  | c_out_2_V_V7 |    pointer   |
|c_out_2_V_V7_full_n  |  in |    1|   ap_fifo  | c_out_2_V_V7 |    pointer   |
|c_out_2_V_V7_write   | out |    1|   ap_fifo  | c_out_2_V_V7 |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    TILE125   | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    TILE125   | return value |
+---------------------+-----+-----+------------+--------------+--------------+

