|top_synthesis
fpga_clk => fpga_clk_in.PADIO
fpga_rst => fpga_rst_in.PADIO
uart_serial_in => uart_serial_in_in.PADIO
dram_dq[0] <> dram_dq_tri_0_
dram_dq[1] <> dram_dq_tri_1_
dram_dq[2] <> dram_dq_tri_2_
dram_dq[3] <> dram_dq_tri_3_
dram_dq[4] <> dram_dq_tri_4_
dram_dq[5] <> dram_dq_tri_5_
dram_dq[6] <> dram_dq_tri_6_
dram_dq[7] <> dram_dq_tri_7_
dram_dq[8] <> dram_dq_tri_8_
dram_dq[9] <> dram_dq_tri_9_
dram_dq[10] <> dram_dq_tri_10_
dram_dq[11] <> dram_dq_tri_11_
dram_dq[12] <> dram_dq_tri_12_
dram_dq[13] <> dram_dq_tri_13_
dram_dq[14] <> dram_dq_tri_14_
dram_dq[15] <> dram_dq_tri_15_


|top_synthesis|global_nets_top:global_nets_inst
fpga_rst_c => reset_blk_top:reset_blk_inst.fpga_rst_c
fpga_clk_c => clk_blk_top:clk_blk_inst.fpga_clk_c
fpga_clk_c => reset_blk_top:reset_blk_inst.fpga_clk_c


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst
fpga_clk_c => pll:pll_inst.fpga_clk_c


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst
fpga_clk_c => altpll:altpll_component.inclk


|top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst
clk_40_c => sync_rst_gen_2:sync_rst_vesa_inst.clk_40_c
clk_100 => sync_rst_gen_1:sync_rst_sys_inst.clk_100
clk_133_c => sync_rst_gen:sync_rst_sdram_inst.clk_133_c
fpga_clk_c => reset_debouncer:rst_deb_inst.fpga_clk_c
pll_locked_i => reset_debouncer:rst_deb_inst.pll_locked_i
fpga_rst_c => reset_debouncer:rst_deb_inst.fpga_rst_c


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst
fpga_rst_c => reset_d1_Z.DATAIN
pll_locked_i => pll_d1_Z.DATAIN
fpga_clk_c => reset_db_Z.CLK
fpga_clk_c => pll_db_Z.CLK
fpga_clk_c => sync_rst_d3_Z.CLK
fpga_clk_c => sync_rst_d2_Z.CLK
fpga_clk_c => pll_d4_Z.CLK
fpga_clk_c => reset_d4_Z.CLK
fpga_clk_c => sync_rst_out_Z.CLK
fpga_clk_c => sync_rst_d1_Z.CLK
fpga_clk_c => pll_d3_Z.CLK
fpga_clk_c => reset_d3_Z.CLK
fpga_clk_c => pll_d2_Z.CLK
fpga_clk_c => reset_d2_Z.CLK
fpga_clk_c => pll_d1_Z.CLK
fpga_clk_c => reset_d1_Z.CLK


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => sync_rst_deb_Z.CLK
clk_133_c => sync_rst_out_Z.CLK


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_1:sync_rst_sys_inst
sync_rst_out => sync_rst_out_i.IN0
clk_100 => sync_rst_deb_Z.CLK
clk_100 => sync_rst_out_Z.CLK


|top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_2:sync_rst_vesa_inst
sync_rst_out => sync_rst_out_i.IN0
clk_40_c => sync_rst_deb_Z.CLK
clk_40_c => sync_rst_out_Z.CLK


|top_synthesis|hexss:lsb_mem_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_1:msb_mem_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_2:lsb_disp_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_3:msb_disp_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_4:lsb_tx_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_5:msb_tx_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_1 => ss_1_6_0__rom_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_1 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_6:lsb_version_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_i_0 => ss_1_6_0__rom_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_i_2 => ss_1_6_0__rom_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_i_2 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|hexss_7:msb_version_hexss_inst
reg_data_0 => ss_1_6_0__rom_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_0_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_1_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_2_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_3_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_4_cZ.DATAC
reg_data_0 => ss_1_6_0__rom_5_cZ.DATAC
reg_data_i_0 => ss_1_6_0__rom_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_0_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_1_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_2_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_3_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_4_cZ.DATAD
reg_data_i_0 => ss_1_6_0__rom_5_cZ.DATAD
reg_data_i_2 => ss_1_6_0__rom_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_0_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_1_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_2_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_3_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_4_cZ.DATAB
reg_data_i_2 => ss_1_6_0__rom_5_cZ.DATAB
reg_data_i_3 => ss_1_6_0__rom_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_0_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_1_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_2_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_3_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_4_cZ.DATAA
reg_data_i_3 => ss_1_6_0__rom_5_cZ.DATAA


|top_synthesis|mds_top:mds_top_inst
dram_dq_c_15 => sdram_controller:sdr_ctrl.dram_dq_c_15
dram_dq_c_14 => sdram_controller:sdr_ctrl.dram_dq_c_14
dram_dq_c_13 => sdram_controller:sdr_ctrl.dram_dq_c_13
dram_dq_c_12 => sdram_controller:sdr_ctrl.dram_dq_c_12
dram_dq_c_11 => sdram_controller:sdr_ctrl.dram_dq_c_11
dram_dq_c_10 => sdram_controller:sdr_ctrl.dram_dq_c_10
dram_dq_c_9 => sdram_controller:sdr_ctrl.dram_dq_c_9
dram_dq_c_8 => sdram_controller:sdr_ctrl.dram_dq_c_8
dram_dq_c_7 => sdram_controller:sdr_ctrl.dram_dq_c_7
dram_dq_c_6 => sdram_controller:sdr_ctrl.dram_dq_c_6
dram_dq_c_5 => sdram_controller:sdr_ctrl.dram_dq_c_5
dram_dq_c_4 => sdram_controller:sdr_ctrl.dram_dq_c_4
dram_dq_c_3 => sdram_controller:sdr_ctrl.dram_dq_c_3
dram_dq_c_2 => sdram_controller:sdr_ctrl.dram_dq_c_2
dram_dq_c_1 => sdram_controller:sdr_ctrl.dram_dq_c_1
dram_dq_c_0 => sdram_controller:sdr_ctrl.dram_dq_c_0
uart_serial_in_c => rx_path:rx_path_inst.uart_serial_in_c
clk_40_c => disp_ctrl_top:disp_ctrl_inst.clk_40_c
sync_rst_out_1 => disp_ctrl_top:disp_ctrl_inst.sync_rst_out
clk_133_c => mem_mng_top:mem_mng_inst.clk_133_c
clk_133_c => sdram_controller:sdr_ctrl.clk_133_c
sync_rst_out_0 => mem_mng_top:mem_mng_inst.sync_rst_out
sync_rst_out_0 => sdram_controller:sdr_ctrl.sync_rst_out
clk_100 => interconZ1:intercon_z_inst.clk_100
clk_100 => interconZ0:intercon_y_inst.clk_100
clk_100 => mem_mng_top:mem_mng_inst.clk_100
clk_100 => disp_ctrl_top:disp_ctrl_inst.clk_100
clk_100 => rx_path:rx_path_inst.clk_100
clk_100 => tx_path:tx_path_inst.clk_100
clk_100 => led:led_inst.clk_100
sync_rst_out => interconZ1:intercon_z_inst.sync_rst_out
sync_rst_out => interconZ0:intercon_y_inst.sync_rst_out
sync_rst_out => mem_mng_top:mem_mng_inst.sync_rst_out_0
sync_rst_out => disp_ctrl_top:disp_ctrl_inst.sync_rst_out_0
sync_rst_out => rx_path:rx_path_inst.sync_rst_out
sync_rst_out => tx_path:tx_path_inst.sync_rst_out
sync_rst_out => led:led_inst.sync_rst_out


|top_synthesis|mds_top:mds_top_inst|interconZ1:intercon_z_inst
wbs_reg_dout_m_0_0_3_1 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_.DATAD
wbs_reg_dout_m_0_0_3_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_.DATAD
wbs_reg_dout_m_0_0_2_1 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_.DATAB
wbs_reg_dout_m_0_0_2_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_.DATAB
wbs_reg_dout_m_0_0_0_d0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_.DATAD
wbs_reg_dout_m_0_0_3_d0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_.DATAD
wbs_reg_dout_1_3_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_.DATAC
wbs_reg_dout_1_3_3 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_.DATAC
wbs_reg_dout_m_0_0_1_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_.DATAD
wbs_reg_dout_m_0_0_a2_0_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_.DATAB
reg_data_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.DATAB
wbs_reg_dout_m_6 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_.DATAC
wbs_reg_dout_m_5 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_.DATAC
wbs_reg_dout_m_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_.DATAC
wbs_reg_dout_m_2 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_2_.DATAD
wbs_reg_dout_m_3 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_3_.DATAD
wbs_reg_dout_m_1 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_1_.DATAD
wbs_reg_dout_m_0_0_0_1 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_2_.DATAB
wbs_reg_dout_m_0_0_0_2 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_3_.DATAB
wbs_reg_dout_m_0_0_0_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_1_.DATAB
wbs_reg_dout_m_0_0_a2_7_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.DATAD
wbs_reg_dout_m_0_0_a2_7_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.DATAD
wbs_reg_dout_m_0_0_a2_7_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.DATAD
wbs_reg_dout_m_0_0_a2_5_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.DATAC
wbs_reg_dout_m_0_0_a2_5_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.DATAC
wbs_reg_dout_m_0_0_a2_5_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.DATAC
reg_data_i_2 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.DATAB
reg_data_i_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.DATAB
upper_frame_1 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.DATAA
upper_frame_2 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.DATAA
upper_frame_0 => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.DATAA
outc1_wbm_adr_o_i_0 => ic_wbs_adr_i_1_7_1_a4_0_a2_cZ.DATAC
outc1_wbm_adr_o_i_0 => un1_ic_wbm_cyc_o_i_0_a2_1_cZ.DATAC
outc1_wbm_adr_o_i_2 => ic_wbs_adr_i_1_9_1_a4_0_a2_cZ.DATAC
outc1_wbm_adr_o_i_2 => un1_ic_wbm_cyc_o_i_0_a2_0_0.DATAC
outc1_wbm_adr_o_i_2 => un122_wbs_gnt_3_sqmuxa_i_0_1_cZ.DATAC
type_reg_0 => ic_wbs_tgc_i_i_0_a2_2_.DATAB
wbm_cur_st_1 => ic_wbs_tgc_i_i_0_a2_2_.DATAC
wbm_cur_st_0 => ic_wbs_tgc_i_i_0_a2_2_.DATAA
wbm_adr_internal_6 => ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ.DATAB
wbm_adr_internal_7 => ic_wbs_adr_i_1_7_1_a4_0_a2_cZ.DATAA
wbm_adr_internal_7 => un122_wbs_gnt_3_sqmuxa_i_0_0_cZ.DATAA
wbm_adr_internal_7 => un1_ic_wbm_cyc_o_i_0_a2_1_cZ.DATAA
wbm_adr_internal_7 => un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ.DATAB
wbm_adr_internal_9 => ic_wbs_adr_i_1_9_1_a4_0_a2_cZ.DATAA
wbm_adr_internal_9 => un1_ic_wbm_cyc_o_i_0_a2_0_0.DATAA
wbm_adr_internal_9 => un122_wbs_gnt_3_sqmuxa_i_0_1_cZ.DATAA
wbm_adr_internal_9 => un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ.DATAC
wbm_adr_internal_5 => un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ.DATAA
wbm_adr_internal_5 => ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ.DATAB
wbm_adr_internal_1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_1_.DATAB
wbm_adr_internal_0 => fsm_proc_get_wbs_adrint_i_m3_i_m3_0_.DATAB
wbm_adr_internal_2 => fsm_proc_get_wbs_adrint_i_m3_i_m3_2_.DATAB
wbm_adr_internal_3 => fsm_proc_get_wbs_adrint_i_m3_i_m3_3_.DATAB
wbm_adr_internal_4 => fsm_proc_get_wbs_adrint_i_m3_i_m3_4_.DATAB
wbm_adr_internal_8 => fsm_proc_get_wbs_adrint_i_m3_i_m3_8_.DATAB
wbm_adr_internal_8 => un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ.DATAC
wbm_adr_internal_8 => un1_ic_wbm_cyc_o_i_0_a2_0_0_0_cZ.DATAA
cur_rd_addr_9 => un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ.DATAA
cur_rd_addr_7 => un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ.DATAB
cur_rd_addr_7 => un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ.DATAA
cur_rd_addr_5 => ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ.DATAA
cur_rd_addr_6 => ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ.DATAA
cur_rd_addr_1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_1_.DATAA
cur_rd_addr_0 => fsm_proc_get_wbs_adrint_i_m3_i_m3_0_.DATAA
cur_rd_addr_2 => fsm_proc_get_wbs_adrint_i_m3_i_m3_2_.DATAA
cur_rd_addr_3 => fsm_proc_get_wbs_adrint_i_m3_i_m3_3_.DATAA
cur_rd_addr_4 => fsm_proc_get_wbs_adrint_i_m3_i_m3_4_.DATAA
cur_rd_addr_8 => fsm_proc_get_wbs_adrint_i_m3_i_m3_8_.DATAA
cur_rd_addr_8 => un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ.DATAA
cur_rd_addr_8 => un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ.DATAB
m35_m5 => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_0_.DATAB
d_m2_e => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_0_.DATAB
wr_wbs_stall_o => wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_0_.DATAC
wbs_ack_o_u_i => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_.DATAB
wbs_reg_cyc_i_o2 => wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_.DATAC
wbs_reg_cyc_i_o2_0_0 => wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_.DATAB
wbs_reg_cyc_i_o2_0 => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_0_i_m3_i_m3_d_0_.DATAC
wbs_reg_cyc_i_o2_0 => wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_.DATAD
wbs_ack_o => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_0_i_m3_i_m3_d_0_.DATAA
m18 => ic_wbs_adr_i_1_2_1_a4_0_a2_RNIQMED.DATAC
m27 => ic_wbs_adr_i_1_2_1_a4_0_a2_RNIQMED.DATAB
outc1_wbm_cyc_o => fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3.DATAD
outc1_wbm_cyc_o => fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3_RNI627A.DATAC
wbm_cyc_internal => fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3.DATAB
neg_cyc_bool => fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3.DATAA
un1_reg_data6_0_0_a3_tz_0_a => un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ.DATAD
wr_wbs_reg_cyc => wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_s_0_.DATAC
wr_wbs_reg_cyc => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_.DATAB
wr_wbs_reg_cyc => wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_.DATAB
wbm_stb_internal_0 => wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_.DATAB
wbm_stb_internal => wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_.DATAA
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_8_.DATAC
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_4_.DATAC
wbm_tgc_o_rep1 => wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_.DATAC
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_3_.DATAC
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_2_.DATAC
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_0_.DATAC
wbm_tgc_o_rep1 => fsm_proc_get_wbs_adrint_i_m3_i_m3_1_.DATAC
wbm_tgc_o_rep1 => un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ.DATAB
wbm_tgc_o_rep1 => ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ.DATAC
wbm_tgc_o_rep1 => ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ.DATAC
wbm_tgc_o_rep1 => un122_wbs_gnt_3_sqmuxa_i_0_0_cZ.DATAB
wbm_tgc_o_rep1 => un1_ic_wbm_cyc_o_i_0_a2_0_0_0_cZ.DATAB
wbm_tgc_o_rep1 => un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ.DATAC
wbs_err_o => ic_wbm_err_i_0_a4_0_a2_0_1_.DATAA
reg_data_0_0_4__I0_i_0_1108_i_m3 => ic_wbs_dat_i_1_4_1_a4_0_a2_cZ.DATAB
reg_data_0_0_5__I0_i_0_1127_i_m3 => ic_wbs_dat_i_1_5_1_a4_0_a2_cZ.DATAB
reg_data_0_0_6__I0_i_0_1146_i_m3 => ic_wbs_dat_i_1_6_1_a4_0_a2_cZ.DATAB
reg_data_0_0_7__g2_0_1014_i_m3 => ic_wbs_dat_i_1_7_1_a4_0_a2_cZ.DATAB
reg_data_0_0_0__I0_i_0_1032_i_m3 => ic_wbs_dat_i_1_0_1_a2_0_a2_cZ.DATAB
reg_data_0_0_1__I0_i_0_1051_i_m3 => ic_wbs_dat_i_1_1_1_a2_0_a2_cZ.DATAB
reg_data_0_0_2__I0_i_0_1070_i_m3 => ic_wbs_dat_i_1_2_1_a2_0_a2_cZ.DATAB
reg_data_0_0_3__I0_i_0_1089_i_m3 => ic_wbs_dat_i_1_3_1_a2_0_a2_cZ.DATAB
sync_rst_out => sync_rst_out_i.IN0
clk_100 => wbs_gnt_0_.CLK
clk_100 => wbs_gnt_i_0_1_.CLK
clk_100 => wbm_gnt_i_0_0_.CLK
clk_100 => dbg_bus_taken_Z.CLK
clk_100 => cur_st_0_.CLK
clk_100 => wbm_gnt_i_0_rep0_0_.CLK
clk_100 => wbm_gnt_i_0_rep1_0_.CLK
clk_100 => wbs_gnt_i_0_rep1_1_.CLK
clk_100 => wbs_gnt_rep1_0_.CLK
clk_100 => cur_st_rep1_0_.CLK


|top_synthesis|mds_top:mds_top_inst|interconZ0:intercon_y_inst
rd_wbs_dat_o_0 => ic_wbm_dat_i_1_0_0_cZ.DATAC
rd_wbs_dat_o_4 => ic_wbm_dat_i_1_4_0_cZ.DATAC
rd_wbs_dat_o_6 => ic_wbm_dat_i_1_6_0_cZ.DATAC
rd_wbs_dat_o_5 => ic_wbm_dat_i_1_5_0_cZ.DATAC
rd_wbs_dat_o_2 => ic_wbm_dat_i_1_2_0_cZ.DATAC
rd_wbs_dat_o_3 => ic_wbm_dat_i_1_3_0_cZ.DATAC
rd_wbs_dat_o_1 => ic_wbm_dat_i_1_1_0_cZ.DATAC
rd_wbs_dat_o_7 => ic_wbm_dat_i_1_7_0_cZ.DATAC
adr_internal_1 => ic_wbs_adr_i_0_1_.DATAB
adr_internal_0 => ic_wbs_adr_i_0_0_.DATAB
adr_internal_2 => ic_wbs_adr_i_0_2_.DATAB
adr_internal_3 => ic_wbs_adr_i_0_3_.DATAB
adr_internal_8 => ic_wbs_adr_i_0_8_.DATAB
adr_internal_9 => ic_wbs_adr_i_0_9_.DATAB
adr_internal_7 => ic_wbs_adr_i_0_7_.DATAB
adr_internal_6 => ic_wbs_adr_i_0_6_.DATAB
adr_internal_5 => ic_wbs_adr_i_0_5_.DATAB
adr_internal_4 => ic_wbs_adr_i_0_4_.DATAB
cur_rd_addr_1 => ic_wbs_adr_i_0_1_.DATAA
cur_rd_addr_0 => ic_wbs_adr_i_0_0_.DATAA
cur_rd_addr_2 => ic_wbs_adr_i_0_2_.DATAA
cur_rd_addr_3 => ic_wbs_adr_i_0_3_.DATAA
cur_rd_addr_8 => ic_wbs_adr_i_0_8_.DATAA
cur_rd_addr_9 => ic_wbs_adr_i_0_9_.DATAA
cur_rd_addr_7 => ic_wbs_adr_i_0_7_.DATAA
cur_rd_addr_6 => ic_wbs_adr_i_0_6_.DATAA
cur_rd_addr_5 => ic_wbs_adr_i_0_5_.DATAA
cur_rd_addr_4 => ic_wbs_adr_i_0_4_.DATAA
rd_wbs_reg_cyc_a => ic_wbm_stall_i_1_0_.DATAD
rd_wbs_reg_cyc_0 => ic_wbm_stall_i_1_0_.DATAC
wbs_stall_o_int_i => ic_wbm_stall_i_1_0_.DATAA
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_4_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_5_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_6_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_7_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_9_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_8_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_3_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_2_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_0_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ic_wbs_adr_i_0_1_.DATAC
wbm_cyc_o_i_o2 => ic_wbs_cyc_i_i_0_.DATAC
wbm_cyc_o_i_o2 => wbm_gnt_i_0_RNIOF5C_0_.DATAC
wbm_stb_internal => ic_wbs_stb_i_0_0_.DATAA
outc0_wbm_cyc_o => fsm_proc_un2_ic_wbm_cyc_o.DATAD
outc0_wbm_cyc_o => ic_wbs_cyc_i_i_0_.DATAD
outc0_wbm_cyc_o => wbm_gnt_i_0_RNIOF5C_0_.DATAD
cyc_internal => fsm_proc_un2_ic_wbm_cyc_o.DATAA
vsync_en => ic_wbs_stb_i_0_a4_0_.DATAB
vsync_en => fsm_proc_un2_ic_wbm_cyc_o.DATAB
stb_internal => ic_wbs_stb_i_0_a4_0_.DATAA
wbs_err_o => ic_wbm_err_i_1_.DATAA
we_internal => ic_wbs_we_i_0_.DATAA
wbm_tgc_o_rep1 => ic_wbs_stb_i_0_a2_0_.DATAB
sync_rst_out => sync_rst_out_i.IN0
clk_100 => wbm_gnt_i_0_0_.CLK
clk_100 => dbg_bus_taken_Z.CLK
clk_100 => cur_st_0_.CLK
clk_100 => wbm_gnt_i_0_rep1_0_.CLK


|top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst
ic_wbm_ack_i_i_0_0 => inc_wbm_ack_i_cZ.DATAD
ic_wbm_stall_i_i_a4_i_0 => inc_wbm_stall_i_cZ.DATAD
ic_wbm_stall_i_1_0 => inc_wbm_stall_i_cZ.DATAC
wbm_gnt_i_0_0 => inc_wbm_stall_i_cZ.DATAA
wbm_gnt_i_0_0 => inc_wbm_ack_i_cZ.DATAA
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_3_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_1_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_2_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_0_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_7_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_5_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_6_.DATAB
wbm_gnt_i_0_rep0_0 => inc_wbm_dat_i_4_.DATAB
ic_wbm_dat_i_11_0_4 => inc_wbm_dat_i_a_4_.DATAD
ic_wbm_dat_i_11_0_6 => inc_wbm_dat_i_a_6_.DATAD
ic_wbm_dat_i_11_0_5 => inc_wbm_dat_i_a_5_.DATAD
ic_wbm_dat_i_11_0_7 => inc_wbm_dat_i_a_7_.DATAD
ic_wbm_dat_i_11_0_0 => inc_wbm_dat_i_a_0_.DATAD
ic_wbm_dat_i_11_0_2 => inc_wbm_dat_i_a_2_.DATAD
ic_wbm_dat_i_11_0_1 => inc_wbm_dat_i_a_1_.DATAD
ic_wbm_dat_i_11_0_3 => inc_wbm_dat_i_a_3_.DATAD
wbs_reg_dout_4 => inc_wbm_dat_i_a_4_.DATAC
wbs_reg_dout_6 => inc_wbm_dat_i_a_6_.DATAC
wbs_reg_dout_5 => inc_wbm_dat_i_a_5_.DATAC
wbs_reg_dout_7 => inc_wbm_dat_i_a_7_.DATAC
wbs_reg_dout_0 => inc_wbm_dat_i_a_0_.DATAC
wbs_reg_dout_2 => inc_wbm_dat_i_a_2_.DATAC
wbs_reg_dout_1 => inc_wbm_dat_i_a_1_.DATAC
wbs_reg_dout_3 => inc_wbm_dat_i_a_3_.DATAC
cur_st_0 => inc_wbm_dat_i_a_3_.DATAB
cur_st_0 => inc_wbm_dat_i_a_1_.DATAB
cur_st_0 => inc_wbm_dat_i_a_2_.DATAB
cur_st_0 => inc_wbm_dat_i_a_0_.DATAB
cur_st_0 => inc_wbm_dat_i_a_7_.DATAB
cur_st_0 => inc_wbm_dat_i_a_5_.DATAB
cur_st_0 => inc_wbm_dat_i_a_6_.DATAB
cur_st_0 => inc_wbm_dat_i_a_4_.DATAB
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_3_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_1_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_2_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_0_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_7_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_5_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_6_.DATAA
wbs_gnt_i_0_0 => inc_wbm_dat_i_a_4_.DATAA
ic_wbm_err_i_0 => inc_wbm_err_i_cZ.DATAC
ic_wbm_err_i_0_a4_0_a2_0_0 => inc_wbm_err_i_cZ.DATAB
wbm_tga_o_8 => outc1_wbm_tga_o_i_9_.DATAA
wbm_tga_o_7 => outc1_wbm_tga_o_i_8_.DATAA
wbm_tga_o_6 => outc1_wbm_tga_o_i_7_.DATAA
wbm_tga_o_5 => outc1_wbm_tga_o_i_6_.DATAA
wbm_tga_o_4 => outc1_wbm_tga_o_i_5_.DATAA
wbm_tga_o_3 => outc1_wbm_tga_o_i_4_.DATAA
wbm_tga_o_2 => outc1_wbm_tga_o_i_3_.DATAA
wbm_tga_o_1 => outc1_wbm_tga_o_i_2_.DATAA
wbm_tga_o_0 => outc1_wbm_tga_o_i_1_.DATAA
cur_rd_addr_0 => outc1_wbm_adr_o_i_7_.DATAA
cur_rd_addr_2 => outc1_wbm_adr_o_i_9_.DATAA
ic_wbm_dat_i_1_4_0 => inc_wbm_dat_i_4_.DATAC
ic_wbm_dat_i_1_6_0 => inc_wbm_dat_i_6_.DATAC
ic_wbm_dat_i_1_5_0 => inc_wbm_dat_i_5_.DATAC
ic_wbm_dat_i_1_7_0 => inc_wbm_dat_i_7_.DATAC
m36 => inc_wbm_ack_i_cZ.DATAC
ic_wbm_dat_i_1_0_0 => inc_wbm_dat_i_0_.DATAC
ic_wbm_dat_i_1_2_0 => inc_wbm_dat_i_2_.DATAC
ic_wbm_dat_i_1_1_0 => inc_wbm_dat_i_1_.DATAC
ic_wbm_dat_i_1_3_0 => inc_wbm_dat_i_3_.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => inc_wbm_err_i_cZ.DATAD
wbm_cyc_internal => outc1_wbm_cyc_o_cZ.DATAB
wbm_cyc_internal => outc0_wbm_cyc_o_cZ.DATAB
neg_cyc_bool => outc1_wbm_cyc_o_cZ.DATAA
neg_cyc_bool => outc0_wbm_cyc_o_cZ.DATAA
wbm_tgc_o_rep1 => outc1_wbm_tga_o_i_8_.DATAB
wbm_tgc_o_rep1 => outc1_wbm_tga_o_i_9_.DATAB
wbm_tgc_o => outc1_wbm_adr_o_i_9_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_1_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_2_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_3_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_4_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_5_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_6_.DATAB
wbm_tgc_o => outc1_wbm_tga_o_i_7_.DATAB
wbm_tgc_o => outc1_wbm_adr_o_i_7_.DATAB
wbm_tgc_o => outc1_wbm_cyc_o_cZ.DATAC
wbm_tgc_o => outc0_wbm_cyc_o_cZ.DATAC
wbm_tgc_o => inc_wbm_err_i_cZ.DATAA
wbm_tgc_o => inc_wbm_dat_i_3_.DATAA
wbm_tgc_o => inc_wbm_dat_i_1_.DATAA
wbm_tgc_o => inc_wbm_dat_i_2_.DATAA
wbm_tgc_o => inc_wbm_dat_i_0_.DATAA
wbm_tgc_o => inc_wbm_stall_i_cZ.DATAB
wbm_tgc_o => inc_wbm_ack_i_cZ.DATAB
wbm_tgc_o => inc_wbm_dat_i_7_.DATAA
wbm_tgc_o => inc_wbm_dat_i_5_.DATAA
wbm_tgc_o => inc_wbm_dat_i_6_.DATAA
wbm_tgc_o => inc_wbm_dat_i_4_.DATAA


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst
wbm_dat_o_7 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_7
wbm_dat_o_6 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_6
wbm_dat_o_5 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_5
wbm_dat_o_4 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_4
wbm_dat_o_3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_3
wbm_dat_o_2 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_2
wbm_dat_o_1 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_1
wbm_dat_o_0 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.wbm_dat_o_0
dat_o_r_7 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_7
dat_o_r_6 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_6
dat_o_r_5 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_5
dat_o_r_4 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_4
dat_o_r_3 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_3
dat_o_r_2 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_2
dat_o_r_1 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_1
dat_o_r_0 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_0
dat_o_r_15 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_15
dat_o_r_14 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_14
dat_o_r_13 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_13
dat_o_r_12 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_12
dat_o_r_11 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_11
dat_o_r_10 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_10
dat_o_r_9 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_9
dat_o_r_8 => mem_ctrl_rd:mem_ctrl_rd_inst.dat_o_r_8
ic_wbs_cyc_i_i_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_cyc_i_i_0
ic_wbs_stb_i_0_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_stb_i_0_0
ic_wbs_stb_i_0_a2_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_stb_i_0_a2_0
wbm_tga_o_1_0_0 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_1_0
wbm_tga_o_1_0_4 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_1_4
cur_st_0 => mem_ctrl_rd:mem_ctrl_rd_inst.cur_st_0
wbm_tga_o_3_0 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_1
wbm_tga_o_3_4 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_5
wbm_tga_o_3_6 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_7
wbm_tga_o_3_5 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_6
wbm_tga_o_3_3 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_4
wbm_tga_o_3_2 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_3
wbm_tga_o_3_1 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_2
ic_wbs_stb_i_5_i_m3_i_m3_0 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
wbm_cur_st_2 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_cur_st_2
wbm_tga_o_8 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_8
wbm_tga_o_9 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_9
wbm_tga_o_0_9 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_9
wbm_tga_o_0_8 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tga_o_8
wbm_tga_o_0_2 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_2
wbm_tga_o_0_3 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_3
wbm_tga_o_0_4 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_4
wbm_tga_o_0_5 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_5
wbm_tga_o_0_6 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_6
wbm_tga_o_0_7 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_7
wbm_tga_o_0_1 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_tga_o_1
wbm_gnt_i_0_0 => mem_ctrl_wr:mem_ctrl_wr_inst.wbm_gnt_i_0_0
outc1_wbm_tga_o_i_1 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_1
outc1_wbm_tga_o_i_2 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_2
outc1_wbm_tga_o_i_3 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_3
outc1_wbm_tga_o_i_4 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_4
outc1_wbm_tga_o_i_5 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_5
outc1_wbm_tga_o_i_6 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_6
outc1_wbm_tga_o_i_7 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_7
outc1_wbm_tga_o_i_8 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_8
outc1_wbm_tga_o_i_0 => mem_ctrl_wr:mem_ctrl_wr_inst.outc1_wbm_tga_o_i_0
cur_st_rep1_0 => m35_m2_a_cZ.DATAC
cur_st_rep1_0 => mem_ctrl_wr:mem_ctrl_wr_inst.cur_st_rep1_0
wbs_gnt_rep1_0 => m35_m2_a_cZ.DATAB
wbs_gnt_rep1_0 => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_gnt_rep1_0
adrint_i_m3_i_m3_1 => mem_ctrl_wr:mem_ctrl_wr_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_5 => mem_ctrl_wr:mem_ctrl_wr_inst.adrint_i_m3_i_m3_4
adrint_i_m3_i_m3_0 => wbs_adr_3_.DATAA
adrint_i_m3_i_m3_0 => m7_cZ.DATAA
adrint_i_m3_i_m3_0 => m35_m2_a_cZ.DATAD
ic_wbs_tgc_i_i_0_a2_0 => wr_wbs_reg_cyc_0_cZ.DATAA
ic_wbs_tgc_i_i_0_a2_0 => wr_wbs_cmp_cyc_cZ.DATAA
ic_wbs_tgc_i_i_0_a2_0 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_tgc_i_i_0_a2_0
wbm_gnt_i_0_rep1_0 => rd_wbs_reg_cyc_0_cZ.DATAA
wbm_gnt_i_0_rep1_0 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_gnt_i_0_rep1_0
ic_wbs_stb_i_0_a4_0_a2_0 => wbs_reg_stb_cZ.DATAC
ic_wbs_stb_i_0_a4_0_a2_0 => wr_wbs_reg_cyc_rep1_RNI2PQB1.DATAB
ic_wbs_stb_i_0_a4_0_a2_0 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_stb_i_0_a4_0_a2_0
ic_wbs_we_i_0 => wbs_reg_stb_cZ.DATAB
ic_wbs_we_i_0 => rd_wbs_reg_cyc_0_cZ.DATAD
ic_wbs_we_i_0 => wbs_reg_din_ack_RNILQ4G.DATAB
ic_wbs_we_i_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_we_i_0
ic_wbs_we_i_0 => wbs_regZ1:wbs_reg_inst.ic_wbs_we_i_0
ic_wbs_stb_i_0_a4_0 => wbs_reg_stb_cZ.DATAA
ic_wbs_stb_i_0_a4_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_stb_i_0_a4_0
ic_wbs_adr_i_0_4 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_4
ic_wbs_adr_i_0_5 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_5
ic_wbs_adr_i_0_8 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_8
ic_wbs_adr_i_0_9 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_9
ic_wbs_adr_i_0_6 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_6
ic_wbs_adr_i_0_7 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_7
ic_wbs_adr_i_0_3 => wbs_adr_3_.DATAC
ic_wbs_adr_i_0_3 => rd_wbs_reg_cyc_proc_rd_wbs_reg_cyc_proc_un15_rd_wbs_reg_cyc_0_tz.DATAB
ic_wbs_adr_i_0_3 => rd_wbs_reg_cyc_a_cZ.DATAA
ic_wbs_adr_i_0_3 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_3
ic_wbs_adr_i_0_0 => wbs_adr_0_.DATAA
ic_wbs_adr_i_0_0 => rd_wbs_reg_cyc_proc_rd_wbs_reg_cyc_proc_un15_rd_wbs_reg_cyc_0_tz.DATAA
ic_wbs_adr_i_0_0 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_0
ic_wbs_adr_i_0_2 => wbs_adr_2_.DATAA
ic_wbs_adr_i_0_2 => rd_wbs_reg_cyc_a_cZ.DATAC
ic_wbs_adr_i_0_2 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_2
ic_wbs_adr_i_0_1 => wbs_adr_1_.DATAA
ic_wbs_adr_i_0_1 => rd_wbs_reg_cyc_a_cZ.DATAB
ic_wbs_adr_i_0_1 => mem_ctrl_rd:mem_ctrl_rd_inst.ic_wbs_adr_i_0_1
wbs_gnt_i_0_rep1_0 => wr_wbs_stall_o_cZ.DATAB
wbs_gnt_i_0_rep1_0 => m35_m2_a_cZ.DATAA
wbs_gnt_i_0_rep1_0 => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_gnt_i_0_rep1_0
reg_data_0_0_7__g2_0_1014_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_7__g2_0_1014_i_m3
reg_data_0_0_6__I0_i_0_1146_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_6__I0_i_0_1146_i_m3
reg_data_0_0_5__I0_i_0_1127_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_5__I0_i_0_1127_i_m3
reg_data_0_0_4__I0_i_0_1108_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_4__I0_i_0_1108_i_m3
reg_data_0_0_3__I0_i_0_1089_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_3__I0_i_0_1089_i_m3
reg_data_0_0_2__I0_i_0_1070_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_2__I0_i_0_1070_i_m3
reg_data_0_0_1__I0_i_0_1051_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_1__I0_i_0_1051_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
wbm_stb_internal_1 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_stb_internal
wbm_tgc_o_rep1 => mem_ctrl_rd:mem_ctrl_rd_inst.wbm_tgc_o_rep1
data_valid_r => mem_mng_arbiter:arbiter_inst.data_valid_r
rx_data_r => mem_mng_arbiter:arbiter_inst.rx_data_r
stall_r_i => mem_mng_arbiter:arbiter_inst.stall_r_i
un2_wbs_stall_o => mem_mng_arbiter:arbiter_inst.un2_wbs_stall_o
clk_100 => mem_ctrl_wr:mem_ctrl_wr_inst.clk_100
clk_100 => mem_ctrl_rd:mem_ctrl_rd_inst.clk_100
clk_100 => gen_regZ3:gen_reg_type_inst.clk_100
clk_100 => gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst.clk_100
clk_100 => gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst.clk_100
clk_100 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.clk_100
sync_rst_out_0 => mem_ctrl_wr:mem_ctrl_wr_inst.sync_rst_out_0
sync_rst_out_0 => mem_ctrl_rd:mem_ctrl_rd_inst.sync_rst_out_0
sync_rst_out_0 => gen_regZ3:gen_reg_type_inst.sync_rst_out
sync_rst_out_0 => gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst.sync_rst_out
sync_rst_out_0 => gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst.sync_rst_out
sync_rst_out_0 => gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst.sync_rst_out
ic_wbs_dat_i_1_7_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_7_1_a4_0_a2
ic_wbs_dat_i_1_6_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_6_1_a4_0_a2
ic_wbs_dat_i_1_5_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_5_1_a4_0_a2
ic_wbs_dat_i_1_4_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_4_1_a4_0_a2
ic_wbs_dat_i_1_3_1_a2_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_3_1_a2_0_a2
ic_wbs_dat_i_1_2_1_a2_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_2_1_a2_0_a2
ic_wbs_dat_i_1_1_1_a2_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_1_1_a2_0_a2
ic_wbs_dat_i_1_0_1_a2_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_dat_i_1_0_1_a2_0_a2
ic_wbs_adr_i_1_7_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_7_1_a4_0_a2
ic_wbs_adr_i_1_5_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_5_1_a4_0_a2
ic_wbs_adr_i_1_6_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_6_1_a4_0_a2
ic_wbs_adr_i_1_9_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_9_1_a4_0_a2
wbs_ack_o_i => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_ack_o_i
wbs_ack_o_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_ack_o_i
wbs_err_o => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_err_o_0
wbs_err_o => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_err_o_0
wbs_stall_o_0 => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_stall_o_0
r_274_0_g2_i => mem_ctrl_wr:mem_ctrl_wr_inst.r_274_0_g2_i
r_255_0_g2_i => mem_ctrl_wr:mem_ctrl_wr_inst.r_255_0_g2_i
r_m2 => rd_wbs_reg_cyc_RNIDPOL3.DATAD
un2_ic_wbm_cyc_o => rd_wbs_reg_cyc_cZ.DATAC
un2_ic_wbm_cyc_o => mem_ctrl_rd:mem_ctrl_rd_inst.un2_ic_wbm_cyc_o
cur_st_tr22_0_a2_0_g0_2_0 => rd_wbs_reg_cyc_cZ.DATAB
cur_st_tr22_0_a2_0_g0_2_0 => mem_ctrl_rd:mem_ctrl_rd_inst.cur_st_tr22_0_a2_0_g0_2_0
we_internal => rd_wbs_reg_cyc_cZ.DATAA
we_internal => mem_ctrl_rd:mem_ctrl_rd_inst.we_internal
ic_wbs_adr_i_1_3_1_i_0 => m11_cZ.DATAA
ic_wbs_adr_i_1_3_1_i_0 => m5_cZ.DATAA
ic_wbs_adr_i_1_3_1_i_0 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_3_1_i_0
ic_wbs_adr_i_1_0_1_i_i_a2 => wbs_adr_0_.DATAB
ic_wbs_adr_i_1_0_1_i_i_a2 => m11_cZ.DATAC
ic_wbs_adr_i_1_0_1_i_i_a2 => m5_cZ.DATAC
ic_wbs_adr_i_1_0_1_i_i_a2 => m35_m2_cZ.DATAC
ic_wbs_adr_i_1_0_1_i_i_a2 => wbs_adr_RNIV994_0_0_.DATAA
ic_wbs_adr_i_1_0_1_i_i_a2 => wbs_adr_RNIV994_0_.DATAA
ic_wbs_adr_i_1_0_1_i_i_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_0_1_i_i_a2
ic_wbs_adr_i_1_2_1_a4_0_a2 => wbs_adr_2_.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => m7_cZ.DATAC
ic_wbs_adr_i_1_2_1_a4_0_a2 => m11_cZ.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => m5_cZ.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => m35_m2_cZ.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
ic_wbs_dat_i_1_0_1_a4_0_a3 => wbs_reg_din_ack_RNILQ4G.DATAC
ic_wbs_dat_i_1_0_1_a4_0_a3 => wr_wbs_reg_cyc_rep1_RNI2PQB1.DATAA
ic_wbs_dat_i_1_0_1_a4_0_a3 => wbs_regZ1:wbs_reg_inst.ic_wbs_dat_i_1_0_1_a4_0_a3
un13_ic_wbm_cyc_o_i_m3_i_m3 => wr_wbs_reg_cyc_0_cZ.DATAC
un13_ic_wbm_cyc_o_i_m3_i_m3 => wr_wbs_cmp_cyc_cZ.DATAC
un13_ic_wbm_cyc_o_i_m3_i_m3 => mem_ctrl_wr:mem_ctrl_wr_inst.un13_ic_wbm_cyc_o_i_m3_i_m3
ic_wbs_adr_i_1_3_1_i_0_o2 => wr_wbs_reg_cyc_0_cZ.DATAB
ic_wbs_adr_i_1_3_1_i_0_o2 => wr_wbs_cmp_cyc_cZ.DATAB
ic_wbs_adr_i_1_3_1_i_0_o2 => wbs_adr_3_.DATAB
ic_wbs_adr_i_1_3_1_i_0_o2 => m7_cZ.DATAB
ic_wbs_adr_i_1_3_1_i_0_o2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_3_1_i_0_o2
outc0_wbm_cyc_o => rd_wbs_reg_cyc_0_cZ.DATAC
wbm_cyc_o_i_o2 => rd_wbs_reg_cyc_0_cZ.DATAB
ic_wbs_adr_i_1_1_1_i_i_a2 => wbs_adr_1_.DATAB
ic_wbs_adr_i_1_1_1_i_i_a2 => m7_cZ.DATAD
ic_wbs_adr_i_1_1_1_i_i_a2 => m11_cZ.DATAD
ic_wbs_adr_i_1_1_1_i_i_a2 => m5_cZ.DATAD
ic_wbs_adr_i_1_1_1_i_i_a2 => m35_m2_cZ.DATAD
ic_wbs_adr_i_1_1_1_i_i_a2 => mem_ctrl_wr:mem_ctrl_wr_inst.ic_wbs_adr_i_1_1_1_i_i_a2
sync_rst_out => mem_ctrl_wr:mem_ctrl_wr_inst.sync_rst_out
sync_rst_out => mem_mng_arbiter:arbiter_inst.sync_rst_out
sync_rst_out => mem_ctrl_rd:mem_ctrl_rd_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => wr_bank_val_Z.CLK
clk_133_c => rd_bank_val_i_Z.CLK
clk_133_c => mem_ctrl_wr:mem_ctrl_wr_inst.clk_133_c
clk_133_c => mem_mng_arbiter:arbiter_inst.clk_133_c
clk_133_c => mem_ctrl_rd:mem_ctrl_rd_inst.clk_133_c


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst
reg_data_0 => mem_ctrl_wr_wbs:wbs_inst.reg_data_0
outc1_wbm_tga_o_i_0 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_0
outc1_wbm_tga_o_i_8 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_8
outc1_wbm_tga_o_i_7 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_7
outc1_wbm_tga_o_i_6 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_6
outc1_wbm_tga_o_i_5 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_5
outc1_wbm_tga_o_i_4 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_4
outc1_wbm_tga_o_i_3 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_3
outc1_wbm_tga_o_i_2 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_2
outc1_wbm_tga_o_i_1 => mem_ctrl_wr_wbs:wbs_inst.outc1_wbm_tga_o_i_1
wbm_gnt_i_0_0 => mem_ctrl_wr_wbs:wbs_inst.wbm_gnt_i_0_0
wbm_tga_o_1 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_0
wbm_tga_o_9 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_8
wbm_tga_o_8 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_7
wbm_tga_o_7 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_6
wbm_tga_o_6 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_5
wbm_tga_o_5 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_4
wbm_tga_o_4 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_3
wbm_tga_o_3 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_2
wbm_tga_o_2 => mem_ctrl_wr_wbs:wbs_inst.wbm_tga_o_1
wbs_gnt_i_0_rep1_0 => mem_ctrl_wr_wbs:wbs_inst.wbs_gnt_i_0_rep1_0
wbs_gnt_rep1_0 => mem_ctrl_wr_wbs:wbs_inst.wbs_gnt_rep1_0
wbm_cur_st_2 => mem_ctrl_wr_wbs:wbs_inst.wbm_cur_st_0
cur_st_rep1_0 => mem_ctrl_wr_wbs:wbs_inst.cur_st_rep1_0
adrint_i_m3_i_m3_4 => mem_ctrl_wr_wbs:wbs_inst.adrint_i_m3_i_m3_4
adrint_i_m3_i_m3_0 => mem_ctrl_wr_wbs:wbs_inst.adrint_i_m3_i_m3_0
ic_wbs_tgc_i_i_0_a2_0 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_tgc_i_i_0_a2_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_0_a4_0_a2_0 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_stb_i_0_a4_0_a2_0
r_255_0_g2_i => mem_ctrl_wr_wbm:wbm_inst.r_255_0_g2_i
r_274_0_g2_i => mem_ctrl_wr_wbm:wbm_inst.r_274_0_g2_i
wr_gnt => mem_ctrl_wr_wbm:wbm_inst.wr_gnt
wbs_stall_o_0 => mem_ctrl_wr_wbm:wbm_inst.wbs_stall_o_0
wr_bank_val => mem_ctrl_wr_wbm:wbm_inst.wr_bank_val
wr_gnt_i_i => mem_ctrl_wr_wbm:wbm_inst.wr_gnt_i_i
wbs_err_o_0 => mem_ctrl_wr_wbm:wbm_inst.wbs_err_o
wbs_ack_o_i => mem_ctrl_wr_wbm:wbm_inst.wbs_ack_o_i
ic_wbs_adr_i_1_3_1_i_0_o2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_3_1_i_0_o2
ic_wbs_adr_i_1_2_1_a4_0_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
ic_wbs_adr_i_1_1_1_i_i_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_1_1_i_i_a2
ic_wbs_adr_i_1_9_1_a4_0_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_9_1_a4_0_a2
un13_ic_wbm_cyc_o_i_m3_i_m3 => mem_ctrl_wr_wbs:wbs_inst.un13_ic_wbm_cyc_o_i_m3_i_m3
ic_wbs_adr_i_1_3_1_i_0 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_3_1_i_0
ic_wbs_adr_i_1_6_1_a4_0_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_6_1_a4_0_a2
ic_wbs_adr_i_1_5_1_a4_0_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_5_1_a4_0_a2
ic_wbs_adr_i_1_7_1_a4_0_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_7_1_a4_0_a2
wr_wbs_cmp_cyc => mem_ctrl_wr_wbs:wbs_inst.wr_wbs_cmp_cyc
ic_wbs_adr_i_1_0_1_i_i_a2 => mem_ctrl_wr_wbs:wbs_inst.ic_wbs_adr_i_1_0_1_i_i_a2
ic_wbs_dat_i_1_0_1_a2_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_0_1_a2_0_a2
ic_wbs_dat_i_1_1_1_a2_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_1_1_a2_0_a2
ic_wbs_dat_i_1_2_1_a2_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_2_1_a2_0_a2
ic_wbs_dat_i_1_3_1_a2_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_3_1_a2_0_a2
ic_wbs_dat_i_1_4_1_a4_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_4_1_a4_0_a2
ic_wbs_dat_i_1_5_1_a4_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_5_1_a4_0_a2
ic_wbs_dat_i_1_6_1_a4_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_6_1_a4_0_a2
ic_wbs_dat_i_1_7_1_a4_0_a2 => altera_8to16_dc_ram:ram1_inst.ic_wbs_dat_i_1_7_1_a4_0_a2
sync_rst_out_0 => mem_ctrl_wr_wbs:wbs_inst.sync_rst_out
sync_rst_out_0 => sync_rst_out_0_i.IN0
clk_100 => wbm_busy_d2_i_Z.CLK
clk_100 => wbm_busy_d1_i_0_Z.CLK
clk_100 => altera_8to16_dc_ram:ram1_inst.clk_100
clk_100 => mem_ctrl_wr_wbs:wbs_inst.clk_100
sync_rst_out => mem_ctrl_wr_wbm:wbm_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => type_reg_wbm_d1_1_.CLK
clk_133_c => ram_num_words_d1_8_.CLK
clk_133_c => ram_num_words_d1_7_.CLK
clk_133_c => ram_num_words_d1_6_.CLK
clk_133_c => ram_num_words_d1_5_.CLK
clk_133_c => ram_num_words_d1_4_.CLK
clk_133_c => ram_num_words_d1_3_.CLK
clk_133_c => ram_num_words_d1_2_.CLK
clk_133_c => ram_num_words_d1_1_.CLK
clk_133_c => ram_num_words_d1_0_.CLK
clk_133_c => type_reg_wbm_d2_1_.CLK
clk_133_c => ram_num_words_d2_8_.CLK
clk_133_c => ram_num_words_d2_7_.CLK
clk_133_c => ram_num_words_d2_6_.CLK
clk_133_c => ram_num_words_d2_5_.CLK
clk_133_c => ram_num_words_d2_4_.CLK
clk_133_c => ram_num_words_d2_3_.CLK
clk_133_c => ram_num_words_d2_2_.CLK
clk_133_c => ram_num_words_d2_1_.CLK
clk_133_c => ram_num_words_d2_0_.CLK
clk_133_c => ram_ready_d1_Z.CLK
clk_133_c => ram_ready_d2_Z.CLK
clk_133_c => ram_ready_d3_0_Z.CLK
clk_133_c => ram_ready_d4_Z.CLK
clk_133_c => ram_ready_flt_Z.CLK
clk_133_c => altera_8to16_dc_ram:ram1_inst.clk_133_c
clk_133_c => mem_ctrl_wr_wbm:wbm_inst.clk_133_c


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst
ram_addr_out_i_8 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_7 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_6 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_5 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_4 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_3 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_2 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_1 => altsyncram:altsyncram_component.address_b
ram_addr_out_i_0 => altsyncram:altsyncram_component.address_b
ram_expect_adr_9 => altsyncram:altsyncram_component.address_a
ram_expect_adr_8 => altsyncram:altsyncram_component.address_a
ram_expect_adr_7 => altsyncram:altsyncram_component.address_a
ram_expect_adr_6 => altsyncram:altsyncram_component.address_a
ram_expect_adr_5 => altsyncram:altsyncram_component.address_a
ram_expect_adr_4 => altsyncram:altsyncram_component.address_a
ram_expect_adr_3 => altsyncram:altsyncram_component.address_a
ram_expect_adr_2 => altsyncram:altsyncram_component.address_a
ram_expect_adr_1 => altsyncram:altsyncram_component.address_a
ram_expect_adr_0 => altsyncram:altsyncram_component.address_a
clk_133_c => altsyncram:altsyncram_component.clock1
ram_din_valid => altsyncram:altsyncram_component.wren_a
ic_wbs_dat_i_1_7_1_a4_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_6_1_a4_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_5_1_a4_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_4_1_a4_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_3_1_a2_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_2_1_a2_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_1_1_a2_0_a2 => altsyncram:altsyncram_component.data_a
ic_wbs_dat_i_1_0_1_a2_0_a2 => altsyncram:altsyncram_component.data_a
clk_100 => altsyncram:altsyncram_component.clock0


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_a4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a4l1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_a4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_a4l1:auto_generated.address_a[8]
address_a[9] => altsyncram_a4l1:auto_generated.address_a[9]
address_b[0] => altsyncram_a4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_a4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_a4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_a4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_a4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_a4l1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4l1:auto_generated.clock0
clock1 => altsyncram_a4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
address_a[0] => altsyncram_s8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_s8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_s8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_s8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_s8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_s8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_s8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_s8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_s8l1:altsyncram1.address_b[8]
address_a[9] => altsyncram_s8l1:altsyncram1.address_b[9]
address_b[0] => altsyncram_s8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_s8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_s8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_s8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_s8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_s8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_s8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_s8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_s8l1:altsyncram1.address_a[8]
clock0 => altsyncram_s8l1:altsyncram1.clock1
clock1 => altsyncram_s8l1:altsyncram1.clock0
data_a[0] => altsyncram_s8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_s8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_s8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_s8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_s8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_s8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_s8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_s8l1:altsyncram1.data_b[7]
wren_a => altsyncram_s8l1:altsyncram1.clocken1
wren_a => altsyncram_s8l1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a0.PORTADATAIN1
data_a[9] => ram_block2a1.PORTADATAIN1
data_a[10] => ram_block2a2.PORTADATAIN1
data_a[11] => ram_block2a3.PORTADATAIN1
data_a[12] => ram_block2a4.PORTADATAIN1
data_a[13] => ram_block2a5.PORTADATAIN1
data_a[14] => ram_block2a6.PORTADATAIN1
data_a[15] => ram_block2a7.PORTADATAIN1
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst
ic_wbs_stb_i_0_a4_0_a2_0 => wbs_cur_st_ns_i_a2_0_a2_2_.DATAC
ic_wbs_stb_i_0_a4_0_a2_0 => wbs_stall_o_i_RNO.DATAC
ic_wbs_stb_i_0_a4_0_a2_0 => ram_expect_adr_0_sqmuxa_1_0_o4_cZ.DATAB
ic_wbs_stb_i_5_i_m3_i_m3_0 => wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.DATAB
ic_wbs_tgc_i_i_0_a2_0 => wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.DATAA
ic_wbs_tgc_i_i_0_a2_0 => wbs_cur_st_ns_0_a2_0_3_.DATAB
ic_wbs_tgc_i_i_0_a2_0 => wbs_cur_st_ns_0_o4_0_.DATAB
adrint_i_m3_i_m3_0 => wbs_fsm_proc_un6_wbs_cyc_i_NE_2.DATAB
adrint_i_m3_i_m3_4 => wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3.DATAC
cur_st_rep1_0 => wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3.DATAB
wbm_cur_st_0 => wbs_stall_o_i_RNIJMQB.DATAD
wbs_gnt_rep1_0 => wbs_stall_o_i_RNIJMQB.DATAC
wbs_gnt_rep1_0 => wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3_a.DATAB
wbs_gnt_i_0_rep1_0 => wbs_stall_o_i_RNIJMQB.DATAB
wbs_gnt_i_0_rep1_0 => wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3_a.DATAA
wbm_tga_o_1 => ram_words_i_1_.SDATA
wbm_tga_o_2 => ram_words_i_2_.SDATA
wbm_tga_o_3 => ram_words_i_3_.SDATA
wbm_tga_o_4 => ram_words_i_4_.SDATA
wbm_tga_o_5 => ram_words_i_5_.SDATA
wbm_tga_o_6 => ram_words_i_6_.SDATA
wbm_tga_o_7 => ram_words_i_7_.SDATA
wbm_tga_o_8 => ram_words_i_8_.SDATA
wbm_tga_o_0 => ram_words_i_0_.SDATA
wbm_gnt_i_0_0 => ram_words_i_0_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_8_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_7_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_6_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_5_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_4_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_3_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_2_.SLOAD
wbm_gnt_i_0_0 => ram_words_i_1_.SLOAD
outc1_wbm_tga_o_i_1 => ram_words_i_1_.DATAIN
outc1_wbm_tga_o_i_2 => ram_words_i_2_.DATAIN
outc1_wbm_tga_o_i_3 => ram_words_i_3_.DATAIN
outc1_wbm_tga_o_i_4 => ram_words_i_4_.DATAIN
outc1_wbm_tga_o_i_5 => ram_words_i_5_.DATAIN
outc1_wbm_tga_o_i_6 => ram_words_i_6_.DATAIN
outc1_wbm_tga_o_i_7 => ram_words_i_7_.DATAIN
outc1_wbm_tga_o_i_8 => ram_words_i_8_.DATAIN
outc1_wbm_tga_o_i_0 => ram_words_i_0_.DATAIN
reg_data_0 => type_reg_wbm_1_.DATAIN
ic_wbs_adr_i_1_0_1_i_i_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_6.DATAB
wr_wbs_cmp_cyc => wbs_cur_st_RNO_3_.DATAC
wr_wbs_cmp_cyc => wbs_cur_st_RNO_0_.DATAD
wr_wbs_cmp_cyc => wbs_cur_st_ns_i_a2_0_a2_2_.DATAD
wr_wbs_cmp_cyc => wbs_stall_o_i_RNO.DATAD
wr_wbs_cmp_cyc => ram_expect_adr_0_sqmuxa_1_0_o4_cZ.DATAC
ic_wbs_adr_i_1_7_1_a4_0_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_1.DATAD
ic_wbs_adr_i_1_5_1_a4_0_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_1.DATAC
ic_wbs_adr_i_1_6_1_a4_0_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_0.DATAD
ic_wbs_adr_i_1_3_1_i_0 => wbs_fsm_proc_un6_wbs_cyc_i_NE_0.DATAC
wbm_busy_d2_i => wbs_cur_st_ns_0_o4_0_.DATAA
wbm_busy_d2_i => wbs_cur_st_RNO_3_.DATAA
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.DATAD
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_cur_st_ns_0_a2_0_3_.DATAD
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_cur_st_ns_0_o4_0_.DATAD
ic_wbs_adr_i_1_9_1_a4_0_a2 => wbs_fsm_proc_un6_wbs_cyc_i_9_0_0_x3.DATAB
ic_wbs_adr_i_1_1_1_i_i_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_4.DATAD
ic_wbs_adr_i_1_2_1_a4_0_a2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_4.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => wbs_cur_st_ns_0_a2_0_3_.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => wbs_cur_st_ns_0_o4_0_.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => wbs_fsm_proc_un6_wbs_cyc_i_NE_2.DATAC
ic_wbs_adr_i_1_3_1_i_0_o2 => ic_wbs_adr_i_1_3_1_i_0_o2_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => done_cnt_i_0_.CLK
clk_100 => done_cnt_i_1_.CLK
clk_100 => done_cnt_2_.CLK
clk_100 => ram_expect_adr_0_.CLK
clk_100 => ram_expect_adr_1_.CLK
clk_100 => ram_expect_adr_2_.CLK
clk_100 => ram_expect_adr_3_.CLK
clk_100 => ram_expect_adr_4_.CLK
clk_100 => ram_expect_adr_5_.CLK
clk_100 => ram_expect_adr_6_.CLK
clk_100 => ram_expect_adr_7_.CLK
clk_100 => ram_expect_adr_8_.CLK
clk_100 => ram_expect_adr_9_.CLK
clk_100 => type_reg_wbm_1_.CLK
clk_100 => ram_words_i_0_.CLK
clk_100 => ram_din_valid_Z.CLK
clk_100 => ram_words_i_8_.CLK
clk_100 => ram_words_i_7_.CLK
clk_100 => ram_words_i_6_.CLK
clk_100 => ram_words_i_5_.CLK
clk_100 => ram_words_i_4_.CLK
clk_100 => ram_words_i_3_.CLK
clk_100 => ram_words_i_2_.CLK
clk_100 => ram_words_i_1_.CLK
clk_100 => wbs_cur_st_0_.CLK
clk_100 => wbs_cur_st_1_.CLK
clk_100 => wbs_cur_st_2_.CLK
clk_100 => wbs_cur_st_3_.CLK
clk_100 => wbs_cur_st_i_0_4_.CLK
clk_100 => ram_ready_sr_3_.CLK
clk_100 => ram_ready_sr_2_.CLK
clk_100 => ram_ready_sr_1_.CLK
clk_100 => ram_ready_sr_0_.CLK
clk_100 => ram_ready_i_Z.CLK
clk_100 => wbs_err_o_Z.CLK
clk_100 => wbs_ack_o_Z.CLK
clk_100 => wbs_stall_o_i_Z.CLK
clk_100 => ram_ready_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst
type_reg_wbm_d2_0 => wbm_cur_st_RNO_1_.DATAB
type_reg_wbm_d2_0 => ram_ready_der_RNI8D5H.DATAB
type_reg_wbm_d2_0 => wbm_cur_st_RNO_8_.DATAB
ram_num_words_d2_8 => ram_words_left_RNO_8_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_0_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_1_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_2_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_3_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_4_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_5_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_6_.DATAA
ram_num_words_d2_8 => wbm_fsm_proc_ram_words_cnt_3_7_.DATAA
ram_num_words_d2_7 => wbm_fsm_proc_un2_arbiter_gnt_lt7.DATAB
ram_num_words_d2_7 => ram_words_left_RNO_7_.DATAA
ram_num_words_d2_7 => wbm_fsm_proc_ram_words_cnt_3_7_.DATAC
ram_num_words_d2_6 => wbm_fsm_proc_un2_arbiter_gnt_lt6.DATAB
ram_num_words_d2_6 => ram_words_left_RNO_6_.DATAA
ram_num_words_d2_6 => wbm_fsm_proc_ram_words_cnt_3_6_.DATAC
ram_num_words_d2_5 => wbm_fsm_proc_un2_arbiter_gnt_lt5.DATAB
ram_num_words_d2_5 => ram_words_left_RNO_5_.DATAA
ram_num_words_d2_5 => wbm_fsm_proc_ram_words_cnt_3_5_.DATAC
ram_num_words_d2_4 => wbm_fsm_proc_un2_arbiter_gnt_lt4.DATAB
ram_num_words_d2_4 => ram_words_left_RNO_4_.DATAA
ram_num_words_d2_4 => wbm_fsm_proc_ram_words_cnt_3_4_.DATAC
ram_num_words_d2_3 => wbm_fsm_proc_un2_arbiter_gnt_lt3.DATAB
ram_num_words_d2_3 => ram_words_left_RNO_3_.DATAA
ram_num_words_d2_3 => wbm_fsm_proc_ram_words_cnt_3_3_.DATAC
ram_num_words_d2_2 => wbm_fsm_proc_un2_arbiter_gnt_lt2.DATAB
ram_num_words_d2_2 => ram_words_left_RNO_2_.DATAA
ram_num_words_d2_2 => wbm_fsm_proc_ram_words_cnt_3_2_.DATAC
ram_num_words_d2_1 => wbm_fsm_proc_un2_arbiter_gnt_lt1.DATAB
ram_num_words_d2_1 => ram_words_left_RNO_1_.DATAA
ram_num_words_d2_1 => wbm_fsm_proc_ram_words_cnt_3_1_.DATAC
ram_num_words_d2_0 => wbm_fsm_proc_un2_arbiter_gnt_lt0.DATAB
ram_num_words_d2_0 => ram_words_left_RNO_0_.DATAA
ram_num_words_d2_0 => wbm_fsm_proc_ram_words_cnt_3_0_.DATAC
ram_data_out_swap_8 => ram_samp_dt_0_.DATAIN
ram_data_out_swap_8 => ram_1st_data_0_.DATAIN
ram_data_out_swap_9 => ram_samp_dt_1_.DATAIN
ram_data_out_swap_9 => ram_1st_data_1_.DATAIN
ram_data_out_swap_10 => ram_samp_dt_2_.DATAIN
ram_data_out_swap_10 => ram_1st_data_2_.DATAIN
ram_data_out_swap_11 => ram_samp_dt_3_.DATAIN
ram_data_out_swap_11 => ram_1st_data_3_.DATAIN
ram_data_out_swap_12 => ram_samp_dt_4_.DATAIN
ram_data_out_swap_12 => ram_1st_data_4_.DATAIN
ram_data_out_swap_13 => ram_samp_dt_5_.DATAIN
ram_data_out_swap_13 => ram_1st_data_5_.DATAIN
ram_data_out_swap_14 => ram_samp_dt_6_.DATAIN
ram_data_out_swap_14 => ram_1st_data_6_.DATAIN
ram_data_out_swap_15 => ram_samp_dt_7_.DATAIN
ram_data_out_swap_15 => ram_1st_data_7_.DATAIN
ram_data_out_swap_0 => ram_samp_dt_8_.DATAIN
ram_data_out_swap_0 => ram_1st_data_8_.DATAIN
ram_data_out_swap_1 => ram_samp_dt_9_.DATAIN
ram_data_out_swap_1 => ram_1st_data_9_.DATAIN
ram_data_out_swap_2 => ram_samp_dt_10_.DATAIN
ram_data_out_swap_2 => ram_1st_data_10_.DATAIN
ram_data_out_swap_3 => ram_samp_dt_11_.DATAIN
ram_data_out_swap_3 => ram_1st_data_11_.DATAIN
ram_data_out_swap_4 => ram_samp_dt_12_.DATAIN
ram_data_out_swap_4 => ram_1st_data_12_.DATAIN
ram_data_out_swap_5 => ram_samp_dt_13_.DATAIN
ram_data_out_swap_5 => ram_1st_data_13_.DATAIN
ram_data_out_swap_6 => ram_samp_dt_14_.DATAIN
ram_data_out_swap_6 => ram_1st_data_14_.DATAIN
ram_data_out_swap_7 => ram_samp_dt_15_.DATAIN
ram_data_out_swap_7 => ram_1st_data_15_.DATAIN
wbs_ack_o_i => neg_cyc_bool_RNO.DATAD
wbs_err_o => err_i_status_RNO.DATAD
wr_gnt_i_i => err_i_status_RNO.DATAC
wr_gnt_i_i => neg_cyc_bool_RNO.DATAA
wr_bank_val => cur_wr_addr_RNO_21_.DATAA
wbs_stall_o_0 => ram_words_cnt_0_sqmuxa_1_cZ.DATAC
wbs_stall_o_0 => un1_wbm_cur_st_19_0_a2_0_cZ.DATAC
wbs_stall_o_0 => wbm_stb_internal_RNO_0.DATAD
wbs_stall_o_0 => dat_1st_bool_i_RNO.DATAD
wbs_stall_o_0 => un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIE06S.DATAD
wbs_stall_o_0 => un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIJ2N11.DATAD
wr_gnt => ram_1st_data_1_sqmuxa_0_o2_cZ.DATAB
wr_gnt => ram_1st_data_0_sqmuxa_0_o2_i_a2_cZ.DATAB
wr_gnt => ram_latch_1st_dat_i_RNI82C8.DATAB
wr_gnt => wbm_stb_internal_RNO.DATAA
wr_gnt => wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_5_.DATAA
wr_gnt => un1_wbm_cur_st_12_0_o3_i_o2_0_RNI0HI6.DATAA
wr_gnt => wbm_fsm_proc_wbm_cyc_internal_4_i_o2.DATAA
ram_ready_flt => ram_ready_der_RNO.DATAA
r_274_0_g2_i => wr_cnt_0_.ENA
r_274_0_g2_i => wr_cnt_1_.ENA
r_274_0_g2_i => wr_cnt_2_.ENA
r_274_0_g2_i => wr_cnt_3_.ENA
r_274_0_g2_i => wr_cnt_4_.ENA
r_274_0_g2_i => wr_cnt_5_.ENA
r_274_0_g2_i => wr_cnt_6_.ENA
r_274_0_g2_i => wr_cnt_7_.ENA
r_274_0_g2_i => wr_cnt_8_.ENA
r_274_0_g2_i => wr_cnt_9_.ENA
r_274_0_g2_i => wr_cnt_10_.ENA
r_274_0_g2_i => wr_cnt_11_.ENA
r_274_0_g2_i => wr_cnt_12_.ENA
r_274_0_g2_i => wr_cnt_13_.ENA
r_274_0_g2_i => wr_cnt_14_.ENA
r_274_0_g2_i => wr_cnt_15_.ENA
r_274_0_g2_i => wr_cnt_16_.ENA
r_274_0_g2_i => wr_cnt_17_.ENA
r_274_0_g2_i => wr_cnt_18_.ENA
r_255_0_g2_i => ack_i_cnt_i_0_.ENA
r_255_0_g2_i => ack_i_cnt_i_1_.ENA
r_255_0_g2_i => ack_i_cnt_i_2_.ENA
r_255_0_g2_i => ack_i_cnt_i_3_.ENA
r_255_0_g2_i => ack_i_cnt_i_4_.ENA
r_255_0_g2_i => ack_i_cnt_i_5_.ENA
r_255_0_g2_i => ack_i_cnt_i_6_.ENA
r_255_0_g2_i => ack_i_cnt_i_7_.ENA
r_255_0_g2_i => ack_i_cnt_i_8_.ENA
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => cur_wr_addr_21_.CLK
clk_133_c => cur_wr_addr_20_.CLK
clk_133_c => cur_wr_addr_19_.CLK
clk_133_c => cur_wr_addr_18_.CLK
clk_133_c => cur_wr_addr_17_.CLK
clk_133_c => cur_wr_addr_16_.CLK
clk_133_c => cur_wr_addr_15_.CLK
clk_133_c => cur_wr_addr_14_.CLK
clk_133_c => cur_wr_addr_13_.CLK
clk_133_c => cur_wr_addr_12_.CLK
clk_133_c => cur_wr_addr_11_.CLK
clk_133_c => cur_wr_addr_10_.CLK
clk_133_c => cur_wr_addr_9_.CLK
clk_133_c => cur_wr_addr_8_.CLK
clk_133_c => cur_wr_addr_7_.CLK
clk_133_c => cur_wr_addr_6_.CLK
clk_133_c => cur_wr_addr_5_.CLK
clk_133_c => cur_wr_addr_4_.CLK
clk_133_c => cur_wr_addr_3_.CLK
clk_133_c => cur_wr_addr_2_.CLK
clk_133_c => cur_wr_addr_1_.CLK
clk_133_c => cur_wr_addr_0_.CLK
clk_133_c => sum_wr_cnt_18_.CLK
clk_133_c => sum_wr_cnt_17_.CLK
clk_133_c => sum_wr_cnt_16_.CLK
clk_133_c => sum_wr_cnt_15_.CLK
clk_133_c => sum_wr_cnt_14_.CLK
clk_133_c => sum_wr_cnt_13_.CLK
clk_133_c => sum_wr_cnt_12_.CLK
clk_133_c => sum_wr_cnt_11_.CLK
clk_133_c => sum_wr_cnt_10_.CLK
clk_133_c => sum_wr_cnt_9_.CLK
clk_133_c => sum_wr_cnt_8_.CLK
clk_133_c => sum_wr_cnt_7_.CLK
clk_133_c => sum_wr_cnt_6_.CLK
clk_133_c => sum_wr_cnt_5_.CLK
clk_133_c => sum_wr_cnt_4_.CLK
clk_133_c => sum_wr_cnt_3_.CLK
clk_133_c => sum_wr_cnt_2_.CLK
clk_133_c => sum_wr_cnt_1_.CLK
clk_133_c => sum_wr_cnt_0_.CLK
clk_133_c => ram_samp_dt_15_.CLK
clk_133_c => ram_samp_dt_14_.CLK
clk_133_c => ram_samp_dt_13_.CLK
clk_133_c => ram_samp_dt_12_.CLK
clk_133_c => ram_samp_dt_11_.CLK
clk_133_c => ram_samp_dt_10_.CLK
clk_133_c => ram_samp_dt_9_.CLK
clk_133_c => ram_samp_dt_8_.CLK
clk_133_c => ram_samp_dt_7_.CLK
clk_133_c => ram_samp_dt_6_.CLK
clk_133_c => ram_samp_dt_5_.CLK
clk_133_c => ram_samp_dt_4_.CLK
clk_133_c => ram_samp_dt_3_.CLK
clk_133_c => ram_samp_dt_2_.CLK
clk_133_c => ram_samp_dt_1_.CLK
clk_133_c => ram_samp_dt_0_.CLK
clk_133_c => addr_pipe_7_.CLK
clk_133_c => addr_pipe_6_.CLK
clk_133_c => addr_pipe_5_.CLK
clk_133_c => addr_pipe_4_.CLK
clk_133_c => addr_pipe_3_.CLK
clk_133_c => addr_pipe_2_.CLK
clk_133_c => addr_pipe_1_.CLK
clk_133_c => addr_pipe_0_.CLK
clk_133_c => ack_i_cnt_i_0_.CLK
clk_133_c => ack_i_cnt_i_1_.CLK
clk_133_c => ack_i_cnt_i_2_.CLK
clk_133_c => ack_i_cnt_i_3_.CLK
clk_133_c => ack_i_cnt_i_4_.CLK
clk_133_c => ack_i_cnt_i_5_.CLK
clk_133_c => ack_i_cnt_i_6_.CLK
clk_133_c => ack_i_cnt_i_7_.CLK
clk_133_c => ack_i_cnt_i_8_.CLK
clk_133_c => wr_cnt_0_.CLK
clk_133_c => wr_cnt_1_.CLK
clk_133_c => wr_cnt_2_.CLK
clk_133_c => wr_cnt_3_.CLK
clk_133_c => wr_cnt_4_.CLK
clk_133_c => wr_cnt_5_.CLK
clk_133_c => wr_cnt_6_.CLK
clk_133_c => wr_cnt_7_.CLK
clk_133_c => wr_cnt_8_.CLK
clk_133_c => wr_cnt_9_.CLK
clk_133_c => wr_cnt_10_.CLK
clk_133_c => wr_cnt_11_.CLK
clk_133_c => wr_cnt_12_.CLK
clk_133_c => wr_cnt_13_.CLK
clk_133_c => wr_cnt_14_.CLK
clk_133_c => wr_cnt_15_.CLK
clk_133_c => wr_cnt_16_.CLK
clk_133_c => wr_cnt_17_.CLK
clk_133_c => wr_cnt_18_.CLK
clk_133_c => ram_addr_out_i_0_.CLK
clk_133_c => ram_addr_out_i_1_.CLK
clk_133_c => ram_addr_out_i_2_.CLK
clk_133_c => ram_addr_out_i_3_.CLK
clk_133_c => ram_addr_out_i_4_.CLK
clk_133_c => ram_addr_out_i_5_.CLK
clk_133_c => ram_addr_out_i_6_.CLK
clk_133_c => ram_addr_out_i_7_.CLK
clk_133_c => ram_addr_out_i_8_.CLK
clk_133_c => ram_words_left_0_.CLK
clk_133_c => ram_words_left_1_.CLK
clk_133_c => ram_words_left_2_.CLK
clk_133_c => ram_words_left_3_.CLK
clk_133_c => ram_words_left_4_.CLK
clk_133_c => ram_words_left_5_.CLK
clk_133_c => ram_words_left_6_.CLK
clk_133_c => ram_words_left_7_.CLK
clk_133_c => ram_words_left_8_.CLK
clk_133_c => wbm_cur_st_0_.CLK
clk_133_c => wbm_cur_st_1_.CLK
clk_133_c => wbm_cur_st_2_.CLK
clk_133_c => wbm_cur_st_3_.CLK
clk_133_c => wbm_cur_st_4_.CLK
clk_133_c => wbm_cur_st_5_.CLK
clk_133_c => wbm_cur_st_6_.CLK
clk_133_c => wbm_cur_st_7_.CLK
clk_133_c => wbm_cur_st_8_.CLK
clk_133_c => wbm_cur_st_i_9_.CLK
clk_133_c => inc_sum_wr_cnt_1_.CLK
clk_133_c => inc_sum_wr_cnt_0_.CLK
clk_133_c => ram_words_cnt_7_.CLK
clk_133_c => ram_words_cnt_6_.CLK
clk_133_c => ram_words_cnt_5_.CLK
clk_133_c => ram_words_cnt_4_.CLK
clk_133_c => ram_words_cnt_3_.CLK
clk_133_c => ram_words_cnt_2_.CLK
clk_133_c => ram_words_cnt_1_.CLK
clk_133_c => ram_words_cnt_0_.CLK
clk_133_c => wr_cnt_to_rd_17_.CLK
clk_133_c => wr_cnt_to_rd_16_.CLK
clk_133_c => wr_cnt_to_rd_15_.CLK
clk_133_c => wr_cnt_to_rd_14_.CLK
clk_133_c => wr_cnt_to_rd_13_.CLK
clk_133_c => wr_cnt_to_rd_12_.CLK
clk_133_c => wr_cnt_to_rd_11_.CLK
clk_133_c => wr_cnt_to_rd_10_.CLK
clk_133_c => wr_cnt_to_rd_9_.CLK
clk_133_c => wr_cnt_to_rd_8_.CLK
clk_133_c => wr_cnt_to_rd_7_.CLK
clk_133_c => wr_cnt_to_rd_6_.CLK
clk_133_c => wr_cnt_to_rd_5_.CLK
clk_133_c => wr_cnt_to_rd_4_.CLK
clk_133_c => wr_cnt_to_rd_3_.CLK
clk_133_c => wr_cnt_to_rd_2_.CLK
clk_133_c => wr_cnt_to_rd_1_.CLK
clk_133_c => wr_cnt_to_rd_0_.CLK
clk_133_c => wbm_tga_o_7_.CLK
clk_133_c => wbm_tga_o_6_.CLK
clk_133_c => wbm_tga_o_5_.CLK
clk_133_c => wbm_tga_o_4_.CLK
clk_133_c => wbm_tga_o_3_.CLK
clk_133_c => wbm_tga_o_2_.CLK
clk_133_c => wbm_tga_o_1_.CLK
clk_133_c => wbm_tga_o_0_.CLK
clk_133_c => ram_1st_data_15_.CLK
clk_133_c => ram_1st_data_14_.CLK
clk_133_c => ram_1st_data_13_.CLK
clk_133_c => ram_1st_data_12_.CLK
clk_133_c => ram_1st_data_11_.CLK
clk_133_c => ram_1st_data_10_.CLK
clk_133_c => ram_1st_data_9_.CLK
clk_133_c => ram_1st_data_8_.CLK
clk_133_c => ram_1st_data_7_.CLK
clk_133_c => ram_1st_data_6_.CLK
clk_133_c => ram_1st_data_5_.CLK
clk_133_c => ram_1st_data_4_.CLK
clk_133_c => ram_1st_data_3_.CLK
clk_133_c => ram_1st_data_2_.CLK
clk_133_c => ram_1st_data_1_.CLK
clk_133_c => ram_1st_data_0_.CLK
clk_133_c => sum_pipe_bool_Z.CLK
clk_133_c => dat_1st_bool_i_Z.CLK
clk_133_c => wbm_stb_internal_Z.CLK
clk_133_c => wbm_cyc_internal_Z.CLK
clk_133_c => bank_switch_1_Z.CLK
clk_133_c => neg_cyc_bool_Z.CLK
clk_133_c => ram_cnt_zero_bool_Z.CLK
clk_133_c => err_i_status_Z.CLK
clk_133_c => ram_ready_der_Z.CLK
clk_133_c => ram_latch_1st_dat_i_Z.CLK
clk_133_c => wbm_busy_i_0_Z.CLK
clk_133_c => arbiter_req_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst
wbm_tga_o_1_5 => wbm_tga_o_5_.DATAB
wbm_tga_o_1_4 => wbm_tga_o_4_.DATAB
wbm_tga_o_1_3 => wbm_tga_o_3_.DATAB
wbm_tga_o_1_2 => wbm_tga_o_2_.DATAB
wbm_tga_o_1_1 => wbm_tga_o_1_.DATAB
wbm_tga_o_1_7 => wbm_tga_o_7_.DATAB
wbm_tga_o_1_6 => wbm_tga_o_6_.DATAB
wbm_tga_o_1_0 => wbm_tga_o_0_.DATAB
wbm_tga_o_0_5 => wbm_tga_o_5_.DATAA
wbm_tga_o_0_4 => wbm_tga_o_4_.DATAA
wbm_tga_o_0_3 => wbm_tga_o_3_.DATAA
wbm_tga_o_0_2 => wbm_tga_o_2_.DATAA
wbm_tga_o_0_1 => wbm_tga_o_1_.DATAA
wbm_tga_o_0_7 => wbm_tga_o_7_.DATAA
wbm_tga_o_0_6 => wbm_tga_o_6_.DATAA
wbm_tga_o_0_0 => wbm_tga_o_0_.DATAA
un1_rd_cnt_i_16 => rd_wbm_ack_i_RNI0NBC.DATAC
un1_rd_cnt_i_15 => rd_wbm_ack_i_RNI0NBC.DATAB
un1_wbm_cur_st_5 => rd_wbm_ack_i_RNI0NBC.DATAA
un2_wbs_stall_o => rd_wbm_stall_i_cZ.DATAC
stall_r_i => rd_wbm_stall_i_cZ.DATAA
rx_data_r => rd_wbm_ack_i_cZ.DATAB
data_valid_r => rd_wbm_ack_i_cZ.DATAA
wbm_cyc_o_0 => wbm_cyc_o_cZ.DATAD
wbm_cyc_internal => wbm_cyc_o_cZ.DATAB
neg_cyc_bool => wbm_cyc_o_cZ.DATAA
arbiter_req_0 => wr_gnt_i_i_RNO.DATAB
arbiter_req => wr_gnt_i_i_RNO.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => wr_gnt_i_i_Z.CLK
clk_133_c => wr_gnt_Z.CLK
clk_133_c => rd_gnt_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst
wr_cnt_to_rd_17 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_17
wr_cnt_to_rd_16 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_16
wr_cnt_to_rd_15 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_15
wr_cnt_to_rd_14 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_14
wr_cnt_to_rd_13 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_13
wr_cnt_to_rd_12 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_12
wr_cnt_to_rd_11 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_11
wr_cnt_to_rd_10 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_10
wr_cnt_to_rd_9 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_9
wr_cnt_to_rd_8 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_8
wr_cnt_to_rd_7 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_7
wr_cnt_to_rd_6 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_6
wr_cnt_to_rd_5 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_5
wr_cnt_to_rd_4 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_4
wr_cnt_to_rd_3 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_3
wr_cnt_to_rd_2 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_2
wr_cnt_to_rd_1 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_1
wr_cnt_to_rd_0 => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_to_rd_0
reg_data_2_0 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0
reg_data_1_5 => mem_ctrl_rd_wbs:wbs_inst.reg_data_5
reg_data_1_4 => mem_ctrl_rd_wbs:wbs_inst.reg_data_4
reg_data_1_3 => mem_ctrl_rd_wbs:wbs_inst.reg_data_3
reg_data_1_2 => mem_ctrl_rd_wbs:wbs_inst.reg_data_2
reg_data_1_1 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1
reg_data_1_0 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_0
reg_data_0_7 => mem_ctrl_rd_wbs:wbs_inst.reg_data_7
reg_data_0_6 => mem_ctrl_rd_wbs:wbs_inst.reg_data_6
reg_data_0_5 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_5
reg_data_0_4 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_4
reg_data_0_3 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_3
reg_data_0_2 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_2
reg_data_0_1 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_1
reg_data_0_0 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_0
reg_data_7 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_7
reg_data_6 => mem_ctrl_rd_wbs:wbs_inst.reg_data_0_6
reg_data_5 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_5
reg_data_4 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_4
reg_data_3 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_3
reg_data_2 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_2
reg_data_1 => mem_ctrl_rd_wbs:wbs_inst.reg_data_1_1
reg_data_0 => mem_ctrl_rd_wbs:wbs_inst.reg_data_2_0
wbm_tga_o_2 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_1
wbm_tga_o_3 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_2
wbm_tga_o_4 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_3
wbm_tga_o_6 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_5
wbm_tga_o_7 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_6
wbm_tga_o_8 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_7
wbm_tga_o_9 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_8
wbm_tga_o_5 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_4
wbm_tga_o_1 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_0
wbm_gnt_i_0_rep1_0 => mem_ctrl_rd_wbs:wbs_inst.wbm_gnt_i_0_rep1_0
cur_st_0 => mem_ctrl_rd_wbs:wbs_inst.cur_st_0
wbm_tga_o_1_4 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_1_4
wbm_tga_o_1_0 => mem_ctrl_rd_wbs:wbs_inst.wbm_tga_o_1_0
ic_wbs_stb_i_0_a2_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_stb_i_0_a2_0
ic_wbs_adr_i_0_3 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_3
ic_wbs_adr_i_0_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_0
ic_wbs_adr_i_0_2 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_2
ic_wbs_adr_i_0_7 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_7
ic_wbs_adr_i_0_6 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_6
ic_wbs_adr_i_0_9 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_9
ic_wbs_adr_i_0_8 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_8
ic_wbs_adr_i_0_5 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_5
ic_wbs_adr_i_0_4 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_4
ic_wbs_adr_i_0_1 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_adr_i_0_1
ic_wbs_we_i_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_we_i_0
ic_wbs_stb_i_0_a4_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_stb_i_0_a4_0
ic_wbs_stb_i_0_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_stb_i_0_0
ic_wbs_cyc_i_i_0 => mem_ctrl_rd_wbs:wbs_inst.ic_wbs_cyc_i_i_0
dat_o_r_8 => altera_16to8_dc_ram:ram1_inst.dat_o_r_8
dat_o_r_9 => altera_16to8_dc_ram:ram1_inst.dat_o_r_9
dat_o_r_10 => altera_16to8_dc_ram:ram1_inst.dat_o_r_10
dat_o_r_11 => altera_16to8_dc_ram:ram1_inst.dat_o_r_11
dat_o_r_12 => altera_16to8_dc_ram:ram1_inst.dat_o_r_12
dat_o_r_13 => altera_16to8_dc_ram:ram1_inst.dat_o_r_13
dat_o_r_14 => altera_16to8_dc_ram:ram1_inst.dat_o_r_14
dat_o_r_15 => altera_16to8_dc_ram:ram1_inst.dat_o_r_15
dat_o_r_0 => altera_16to8_dc_ram:ram1_inst.dat_o_r_0
dat_o_r_1 => altera_16to8_dc_ram:ram1_inst.dat_o_r_1
dat_o_r_2 => altera_16to8_dc_ram:ram1_inst.dat_o_r_2
dat_o_r_3 => altera_16to8_dc_ram:ram1_inst.dat_o_r_3
dat_o_r_4 => altera_16to8_dc_ram:ram1_inst.dat_o_r_4
dat_o_r_5 => altera_16to8_dc_ram:ram1_inst.dat_o_r_5
dat_o_r_6 => altera_16to8_dc_ram:ram1_inst.dat_o_r_6
dat_o_r_7 => altera_16to8_dc_ram:ram1_inst.dat_o_r_7
r_224_0_g2_i => mem_ctrl_rd_wbm:wbm_inst.r_224_0_g2_i
bank_switch_1 => mem_ctrl_rd_wbm:wbm_inst.bank_switch_1
rd_bank_val_i => mem_ctrl_rd_wbm:wbm_inst.rd_bank_val_i
rd_gnt => mem_ctrl_rd_wbm:wbm_inst.rd_gnt
wr_gnt_i_i => mem_ctrl_rd_wbm:wbm_inst.wr_gnt_i_i
wbs_ack_o_i => mem_ctrl_rd_wbm:wbm_inst.wbs_ack_o_i
wbs_err_o_0 => mem_ctrl_rd_wbm:wbm_inst.wbs_err_o
rd_wbm_stall_i => mem_ctrl_rd_wbm:wbm_inst.rd_wbm_stall_i
wbm_tgc_o_rep1 => mem_ctrl_rd_wbs:wbs_inst.wbm_tgc_o_rep1
cur_st_tr22_0_a2_0_g0_2_0 => mem_ctrl_rd_wbs:wbs_inst.cur_st_tr22_0_a2_0_g0_2_0
un2_ic_wbm_cyc_o => mem_ctrl_rd_wbs:wbs_inst.un2_ic_wbm_cyc_o
we_internal => mem_ctrl_rd_wbs:wbs_inst.we_internal
wbm_stb_internal => mem_ctrl_rd_wbs:wbs_inst.wbm_stb_internal
rd_wbs_reg_cyc => mem_ctrl_rd_wbs:wbs_inst.rd_wbs_reg_cyc
d_m2_e => mem_ctrl_rd_wbs:wbs_inst.d_m2_e
rd_wbm_ack_i => altera_16to8_dc_ram:ram1_inst.rd_wbm_ack_i
sync_rst_out_0 => mem_ctrl_rd_wbs:wbs_inst.sync_rst_out
sync_rst_out_0 => sync_rst_out_0_i.IN0
clk_100 => rd_addr_reg_wbm_d1_21_.CLK
clk_100 => rd_addr_reg_wbm_d1_20_.CLK
clk_100 => rd_addr_reg_wbm_d1_19_.CLK
clk_100 => rd_addr_reg_wbm_d1_18_.CLK
clk_100 => rd_addr_reg_wbm_d1_17_.CLK
clk_100 => rd_addr_reg_wbm_d1_16_.CLK
clk_100 => rd_addr_reg_wbm_d1_15_.CLK
clk_100 => rd_addr_reg_wbm_d1_14_.CLK
clk_100 => rd_addr_reg_wbm_d1_13_.CLK
clk_100 => rd_addr_reg_wbm_d1_12_.CLK
clk_100 => rd_addr_reg_wbm_d1_11_.CLK
clk_100 => rd_addr_reg_wbm_d1_10_.CLK
clk_100 => rd_addr_reg_wbm_d1_9_.CLK
clk_100 => rd_addr_reg_wbm_d1_8_.CLK
clk_100 => rd_addr_reg_wbm_d1_7_.CLK
clk_100 => rd_addr_reg_wbm_d1_6_.CLK
clk_100 => rd_addr_reg_wbm_d1_5_.CLK
clk_100 => rd_addr_reg_wbm_d1_4_.CLK
clk_100 => rd_addr_reg_wbm_d1_3_.CLK
clk_100 => rd_addr_reg_wbm_d1_2_.CLK
clk_100 => rd_addr_reg_wbm_d1_1_.CLK
clk_100 => rd_addr_reg_wbm_d1_0_.CLK
clk_100 => rd_addr_reg_wbm_d2_21_.CLK
clk_100 => rd_addr_reg_wbm_d2_20_.CLK
clk_100 => rd_addr_reg_wbm_d2_19_.CLK
clk_100 => rd_addr_reg_wbm_d2_18_.CLK
clk_100 => rd_addr_reg_wbm_d2_17_.CLK
clk_100 => rd_addr_reg_wbm_d2_16_.CLK
clk_100 => rd_addr_reg_wbm_d2_15_.CLK
clk_100 => rd_addr_reg_wbm_d2_14_.CLK
clk_100 => rd_addr_reg_wbm_d2_13_.CLK
clk_100 => rd_addr_reg_wbm_d2_12_.CLK
clk_100 => rd_addr_reg_wbm_d2_11_.CLK
clk_100 => rd_addr_reg_wbm_d2_10_.CLK
clk_100 => rd_addr_reg_wbm_d2_9_.CLK
clk_100 => rd_addr_reg_wbm_d2_8_.CLK
clk_100 => rd_addr_reg_wbm_d2_7_.CLK
clk_100 => rd_addr_reg_wbm_d2_6_.CLK
clk_100 => rd_addr_reg_wbm_d2_5_.CLK
clk_100 => rd_addr_reg_wbm_d2_4_.CLK
clk_100 => rd_addr_reg_wbm_d2_3_.CLK
clk_100 => rd_addr_reg_wbm_d2_2_.CLK
clk_100 => rd_addr_reg_wbm_d2_1_.CLK
clk_100 => rd_addr_reg_wbm_d2_0_.CLK
clk_100 => ram_ready_d1_Z.CLK
clk_100 => ram_ready_d2_Z.CLK
clk_100 => ram_ready_d3_0_Z.CLK
clk_100 => ram_ready_d4_Z.CLK
clk_100 => ram_ready_flt_Z.CLK
clk_100 => wbm_busy_d2_i_0_Z.CLK
clk_100 => rd_cnt_zero_d2_Z.CLK
clk_100 => wbm_busy_d1_i_0_Z.CLK
clk_100 => rd_cnt_zero_d1_Z.CLK
clk_100 => altera_16to8_dc_ram:ram1_inst.clk_100
clk_100 => mem_ctrl_rd_wbs:wbs_inst.clk_100
sync_rst_out => mem_ctrl_rd_wbm:wbm_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => type_reg_wbm_d1_0_.CLK
clk_133_c => ram_words_in_d1_8_.CLK
clk_133_c => ram_words_in_d1_7_.CLK
clk_133_c => ram_words_in_d1_6_.CLK
clk_133_c => ram_words_in_d1_5_.CLK
clk_133_c => ram_words_in_d1_4_.CLK
clk_133_c => ram_words_in_d1_3_.CLK
clk_133_c => ram_words_in_d1_2_.CLK
clk_133_c => ram_words_in_d1_1_.CLK
clk_133_c => ram_words_in_d1_0_.CLK
clk_133_c => type_reg_wbm_d2_0_.CLK
clk_133_c => ram_words_in_d2_8_.CLK
clk_133_c => ram_words_in_d2_7_.CLK
clk_133_c => ram_words_in_d2_6_.CLK
clk_133_c => ram_words_in_d2_5_.CLK
clk_133_c => ram_words_in_d2_4_.CLK
clk_133_c => ram_words_in_d2_3_.CLK
clk_133_c => ram_words_in_d2_2_.CLK
clk_133_c => ram_words_in_d2_1_.CLK
clk_133_c => ram_words_in_d2_0_.CLK
clk_133_c => restart_rd_d1_i_Z.CLK
clk_133_c => restart_rd_d2_i_Z.CLK
clk_133_c => restart_rd_d3_0_i_Z.CLK
clk_133_c => init_rd_d1_Z.CLK
clk_133_c => init_rd_d2_Z.CLK
clk_133_c => init_rd_d3_0_Z.CLK
clk_133_c => restart_rd_d4_i_Z.CLK
clk_133_c => init_rd_d4_Z.CLK
clk_133_c => restart_rd_flt_Z.CLK
clk_133_c => init_rd_flt_Z.CLK
clk_133_c => altera_16to8_dc_ram:ram1_inst.clk_133_c
clk_133_c => mem_ctrl_rd_wbm:wbm_inst.clk_133_c


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst
ram_expect_adr_9 => altsyncram:altsyncram_component.address_b
ram_expect_adr_8 => altsyncram:altsyncram_component.address_b
ram_expect_adr_7 => altsyncram:altsyncram_component.address_b
ram_expect_adr_6 => altsyncram:altsyncram_component.address_b
ram_expect_adr_5 => altsyncram:altsyncram_component.address_b
ram_expect_adr_4 => altsyncram:altsyncram_component.address_b
ram_expect_adr_3 => altsyncram:altsyncram_component.address_b
ram_expect_adr_2 => altsyncram:altsyncram_component.address_b
ram_expect_adr_1 => altsyncram:altsyncram_component.address_b
ram_expect_adr_0 => altsyncram:altsyncram_component.address_b
dat_o_r_7 => altsyncram:altsyncram_component.data_a
dat_o_r_6 => altsyncram:altsyncram_component.data_a
dat_o_r_5 => altsyncram:altsyncram_component.data_a
dat_o_r_4 => altsyncram:altsyncram_component.data_a
dat_o_r_3 => altsyncram:altsyncram_component.data_a
dat_o_r_2 => altsyncram:altsyncram_component.data_a
dat_o_r_1 => altsyncram:altsyncram_component.data_a
dat_o_r_0 => altsyncram:altsyncram_component.data_a
dat_o_r_15 => altsyncram:altsyncram_component.data_a
dat_o_r_14 => altsyncram:altsyncram_component.data_a
dat_o_r_13 => altsyncram:altsyncram_component.data_a
dat_o_r_12 => altsyncram:altsyncram_component.data_a
dat_o_r_11 => altsyncram:altsyncram_component.data_a
dat_o_r_10 => altsyncram:altsyncram_component.data_a
dat_o_r_9 => altsyncram:altsyncram_component.data_a
dat_o_r_8 => altsyncram:altsyncram_component.data_a
ram_addr_in_i_8 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_7 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_6 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_5 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_4 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_3 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_2 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_1 => altsyncram:altsyncram_component.address_a
ram_addr_in_i_0 => altsyncram:altsyncram_component.address_a
clk_100 => altsyncram:altsyncram_component.clock1
rd_wbm_ack_i => altsyncram:altsyncram_component.wren_a
clk_133_c => altsyncram:altsyncram_component.clock0


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_b4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4l1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4l1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4l1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4l1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4l1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4l1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4l1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4l1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4l1:auto_generated.address_a[8]
address_b[0] => altsyncram_b4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_b4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_b4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_b4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_b4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_b4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_b4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_b4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_b4l1:auto_generated.address_b[8]
address_b[9] => altsyncram_b4l1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4l1:auto_generated.clock0
clock1 => altsyncram_b4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
address_a[0] => altsyncram_t8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_t8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_t8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_t8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_t8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_t8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_t8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_t8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_t8l1:altsyncram1.address_b[8]
address_b[0] => altsyncram_t8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_t8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_t8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_t8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_t8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_t8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_t8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_t8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_t8l1:altsyncram1.address_a[8]
address_b[9] => altsyncram_t8l1:altsyncram1.address_a[9]
clock0 => altsyncram_t8l1:altsyncram1.clock1
clock1 => altsyncram_t8l1:altsyncram1.clock0
data_a[0] => altsyncram_t8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_t8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_t8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_t8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_t8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_t8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_t8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_t8l1:altsyncram1.data_b[7]
data_a[8] => altsyncram_t8l1:altsyncram1.data_b[8]
data_a[9] => altsyncram_t8l1:altsyncram1.data_b[9]
data_a[10] => altsyncram_t8l1:altsyncram1.data_b[10]
data_a[11] => altsyncram_t8l1:altsyncram1.data_b[11]
data_a[12] => altsyncram_t8l1:altsyncram1.data_b[12]
data_a[13] => altsyncram_t8l1:altsyncram1.data_b[13]
data_a[14] => altsyncram_t8l1:altsyncram1.data_b[14]
data_a[15] => altsyncram_t8l1:altsyncram1.data_b[15]
wren_a => altsyncram_t8l1:altsyncram1.clocken1
wren_a => altsyncram_t8l1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a0.PORTBDATAIN1
data_b[9] => ram_block2a1.PORTBDATAIN1
data_b[10] => ram_block2a2.PORTBDATAIN1
data_b[11] => ram_block2a3.PORTBDATAIN1
data_b[12] => ram_block2a4.PORTBDATAIN1
data_b[13] => ram_block2a5.PORTBDATAIN1
data_b[14] => ram_block2a6.PORTBDATAIN1
data_b[15] => ram_block2a7.PORTBDATAIN1
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst
ic_wbs_cyc_i_i_0 => wbs_cur_st_RNO_3_.DATAD
ic_wbs_cyc_i_i_0 => wbs_cur_st_RNO_0_4_.DATAD
ic_wbs_cyc_i_i_0 => wbs_cur_st_ns_a3_1_5_.DATAB
ic_wbs_cyc_i_i_0 => wbs_cur_st_RNO_1_1_.DATAD
ic_wbs_stb_i_0_0 => wbs_cur_st_1_sqmuxa_cZ.DATAC
ic_wbs_stb_i_0_0 => wbs_err_o_RNO_0.DATAD
ic_wbs_stb_i_0_0 => wbs_cur_st_ns_a3_1_5_.DATAC
ic_wbs_stb_i_0_a4_0 => ack_o_sr_RNO_0.DATAB
ic_wbs_stb_i_0_a4_0 => wbs_stall_o_int_proc_un46_wbs_cur_st.DATAB
ic_wbs_we_i_0 => wbs_cur_st_1_sqmuxa_1_cZ.DATAC
ic_wbs_we_i_0 => wbs_err_o_RNO_0.DATAB
ic_wbs_we_i_0 => wbs_stall_o_int_proc_un44_wbs_cur_st_i_RNINO9G.DATAB
ic_wbs_adr_i_0_1 => wbs_err_o_proc_un40_wbs_cyc_i_NE_5.DATAB
ic_wbs_adr_i_0_4 => wbs_err_o_proc_un40_wbs_cyc_i_NE_4.DATAD
ic_wbs_adr_i_0_5 => wbs_err_o_proc_un40_wbs_cyc_i_NE_4.DATAC
ic_wbs_adr_i_0_8 => wbs_err_o_proc_un40_wbs_cyc_i_NE_3.DATAD
ic_wbs_adr_i_0_9 => wbs_err_o_proc_un40_wbs_cyc_i_NE_3.DATAC
ic_wbs_adr_i_0_6 => wbs_err_o_proc_un40_wbs_cyc_i_NE_2.DATAD
ic_wbs_adr_i_0_7 => wbs_err_o_proc_un40_wbs_cyc_i_NE_2.DATAC
ic_wbs_adr_i_0_2 => wbs_err_o_proc_un40_wbs_cyc_i_NE_0.DATAD
ic_wbs_adr_i_0_0 => wbs_err_o_proc_un40_wbs_cyc_i_NE_0.DATAC
ic_wbs_adr_i_0_3 => wbs_err_o_proc_un40_wbs_cyc_i_3_0.DATAB
ic_wbs_stb_i_0_a2_0 => ram_words_in_RNO_4_.DATAD
ic_wbs_stb_i_0_a2_0 => ram_words_in_RNO_0_.DATAD
ic_wbs_stb_i_0_a2_0 => ack_o_sr_RNO_0.DATAC
ic_wbs_stb_i_0_a2_0 => wbs_stall_o_int_proc_un46_wbs_cur_st.DATAC
wbm_tga_o_1_0 => ram_words_in_RNO_0_.DATAA
wbm_tga_o_1_4 => ram_words_in_RNO_4_.DATAA
cur_st_0 => ram_words_in_RNO_1_.DATAD
cur_st_0 => ram_words_in_RNO_2_.DATAD
cur_st_0 => ram_words_in_RNO_3_.DATAD
cur_st_0 => ram_words_in_RNO_5_.DATAD
cur_st_0 => ram_words_in_RNO_6_.DATAD
cur_st_0 => ram_words_in_RNO_7_.DATAD
cur_st_0 => ram_words_in_RNO_8_.DATAD
cur_st_0 => wbs_stall_o_int_proc_un44_wbs_cur_st_i.DATAB
cur_st_0 => ack_o_sr_proc_ack_o_sr_2_0_g0_1.DATAC
cur_st_0 => wbs_cur_st_1_sqmuxa_cZ.DATAA
cur_st_0 => wbs_err_o_RNO_0.DATAA
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_1_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_2_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_3_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_5_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_6_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_7_.DATAB
wbm_gnt_i_0_rep1_0 => ram_words_in_RNO_8_.DATAB
wbm_gnt_i_0_rep1_0 => ack_o_sr_proc_ack_o_sr_2_0_g0_1.DATAB
wbm_tga_o_0 => ram_words_in_RNO_0_.DATAB
wbm_tga_o_4 => ram_words_in_RNO_4_.DATAB
wbm_tga_o_8 => ram_words_in_RNO_8_.DATAA
wbm_tga_o_7 => ram_words_in_RNO_7_.DATAA
wbm_tga_o_6 => ram_words_in_RNO_6_.DATAA
wbm_tga_o_5 => ram_words_in_RNO_5_.DATAA
wbm_tga_o_3 => ram_words_in_RNO_3_.DATAA
wbm_tga_o_2 => ram_words_in_RNO_2_.DATAA
wbm_tga_o_1 => ram_words_in_RNO_1_.DATAA
reg_data_2_0 => type_reg_wbm_0_.DATAIN
reg_data_2_0 => wbs_fsm_proc_un8_wbs_cyc_i.DATAC
reg_data_1_0 => rd_addr_reg_wbm_0_.DATAIN
reg_data_1_1 => rd_addr_reg_wbm_1_.DATAIN
reg_data_1_2 => rd_addr_reg_wbm_2_.DATAIN
reg_data_1_3 => rd_addr_reg_wbm_3_.DATAIN
reg_data_1_4 => rd_addr_reg_wbm_4_.DATAIN
reg_data_1_5 => rd_addr_reg_wbm_5_.DATAIN
reg_data_0_6 => rd_addr_reg_wbm_6_.DATAIN
reg_data_0_7 => rd_addr_reg_wbm_7_.DATAIN
reg_data_0_0 => rd_addr_reg_wbm_8_.DATAIN
reg_data_0_1 => rd_addr_reg_wbm_9_.DATAIN
reg_data_0_2 => rd_addr_reg_wbm_10_.DATAIN
reg_data_0_3 => rd_addr_reg_wbm_11_.DATAIN
reg_data_0_4 => rd_addr_reg_wbm_12_.DATAIN
reg_data_0_5 => rd_addr_reg_wbm_13_.DATAIN
reg_data_6 => rd_addr_reg_wbm_14_.DATAIN
reg_data_7 => rd_addr_reg_wbm_15_.DATAIN
reg_data_0 => rd_addr_reg_wbm_16_.DATAIN
reg_data_1 => rd_addr_reg_wbm_17_.DATAIN
reg_data_2 => rd_addr_reg_wbm_18_.DATAIN
reg_data_3 => rd_addr_reg_wbm_19_.DATAIN
reg_data_4 => rd_addr_reg_wbm_20_.DATAIN
reg_data_5 => rd_addr_reg_wbm_21_.DATAIN
ram_ready_flt => wbs_cur_st_RNO_3_.DATAA
ram_ready_flt => wbs_cur_st_RNO_0_4_.DATAA
d_m2_e => ack_o_sr_RNI3JLM1.DATAD
rd_wbs_reg_cyc => ack_o_sr_RNI3JLM1.DATAC
wbm_stb_internal => ack_o_sr_RNO_0.DATAA
wbm_stb_internal => wbs_stall_o_int_proc_un46_wbs_cur_st.DATAA
we_internal => ack_o_sr_proc_ack_o_sr_2_0_g0_1.DATAA
un2_ic_wbm_cyc_o => wbs_stall_o_int_proc_un44_wbs_cur_st_i.DATAC
un2_ic_wbm_cyc_o => ack_o_sr_proc_ack_o_sr_2_0_g0_1.DATAD
un2_ic_wbm_cyc_o => wbs_cur_st_1_sqmuxa_cZ.DATAB
un2_ic_wbm_cyc_o => wbs_err_o_RNO_0.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ram_words_in_RNO_4_.DATAC
cur_st_tr22_0_a2_0_g0_2_0 => ram_words_in_RNO_0_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_1_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_2_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_3_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_5_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_6_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_7_.DATAC
wbm_tgc_o_rep1 => ram_words_in_RNO_8_.DATAC
wbm_busy_d2_i_0 => wbs_fsm_proc_un8_wbs_cyc_i.DATAB
rd_cnt_zero_d2 => wbs_fsm_proc_un8_wbs_cyc_i.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_100 => ram_expect_adr_0_.CLK
clk_100 => ram_expect_adr_1_.CLK
clk_100 => ram_expect_adr_2_.CLK
clk_100 => ram_expect_adr_3_.CLK
clk_100 => ram_expect_adr_4_.CLK
clk_100 => ram_expect_adr_5_.CLK
clk_100 => ram_expect_adr_6_.CLK
clk_100 => ram_expect_adr_7_.CLK
clk_100 => ram_expect_adr_8_.CLK
clk_100 => ram_expect_adr_9_.CLK
clk_100 => rd_addr_reg_wbm_21_.CLK
clk_100 => rd_addr_reg_wbm_20_.CLK
clk_100 => rd_addr_reg_wbm_19_.CLK
clk_100 => rd_addr_reg_wbm_18_.CLK
clk_100 => rd_addr_reg_wbm_17_.CLK
clk_100 => rd_addr_reg_wbm_16_.CLK
clk_100 => rd_addr_reg_wbm_15_.CLK
clk_100 => rd_addr_reg_wbm_14_.CLK
clk_100 => rd_addr_reg_wbm_13_.CLK
clk_100 => rd_addr_reg_wbm_12_.CLK
clk_100 => rd_addr_reg_wbm_11_.CLK
clk_100 => rd_addr_reg_wbm_10_.CLK
clk_100 => rd_addr_reg_wbm_9_.CLK
clk_100 => rd_addr_reg_wbm_8_.CLK
clk_100 => rd_addr_reg_wbm_7_.CLK
clk_100 => rd_addr_reg_wbm_6_.CLK
clk_100 => rd_addr_reg_wbm_5_.CLK
clk_100 => rd_addr_reg_wbm_4_.CLK
clk_100 => rd_addr_reg_wbm_3_.CLK
clk_100 => rd_addr_reg_wbm_2_.CLK
clk_100 => rd_addr_reg_wbm_1_.CLK
clk_100 => rd_addr_reg_wbm_0_.CLK
clk_100 => type_reg_wbm_0_.CLK
clk_100 => ram_words_in_8_.CLK
clk_100 => ram_words_in_7_.CLK
clk_100 => ram_words_in_6_.CLK
clk_100 => ram_words_in_5_.CLK
clk_100 => ram_words_in_4_.CLK
clk_100 => ram_words_in_3_.CLK
clk_100 => ram_words_in_2_.CLK
clk_100 => ram_words_in_1_.CLK
clk_100 => ram_words_in_0_.CLK
clk_100 => wbs_cur_st_0_.CLK
clk_100 => wbs_cur_st_1_.CLK
clk_100 => wbs_cur_st_2_.CLK
clk_100 => wbs_cur_st_3_.CLK
clk_100 => wbs_cur_st_4_.CLK
clk_100 => wbs_cur_st_5_.CLK
clk_100 => wbs_cur_st_i_6_.CLK
clk_100 => ack_o_sr_Z.CLK
clk_100 => wbs_err_o_Z.CLK
clk_100 => wbs_stall_o_int_i_Z.CLK
clk_100 => restart_i_i_Z.CLK
clk_100 => init_rd_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst
type_reg_wbm_d2_0 => addr_pipe_1_sqmuxa_cZ.DATAA
type_reg_wbm_d2_0 => addr_pipe_1_sqmuxa_1_cZ.DATAC
type_reg_wbm_d2_0 => wbm_tga_o_3_sqmuxa_cZ.DATAA
type_reg_wbm_d2_0 => wbm_tga_o_2_sqmuxa_cZ.DATAA
type_reg_wbm_d2_0 => cur_rd_addr_1_sqmuxa_cZ.DATAC
type_reg_wbm_d2_0 => un1_arbiter_gnt_1_0_.DATAB
type_reg_wbm_d2_0 => un1_type_reg_0_.DATAB
type_reg_wbm_d2_0 => wbm_cur_st_tr1_i_a2_cZ.DATAA
type_reg_wbm_d2_0 => wbm_cur_st_tr13_a_cZ.DATAA
ram_words_in_d2_8 => ram_words_left_RNO_8_.DATAA
ram_words_in_d2_8 => wbm_fsm_proc_ram_words_cnt_15_m2_8_.DATAA
ram_words_in_d2_8 => wbm_tga_o_3_sqmuxa_cZ.DATAC
ram_words_in_d2_8 => un1_arbiter_gnt_1_0_.DATAA
ram_words_in_d2_7 => wbm_fsm_proc_un15_arbiter_gnt_lt7.DATAB
ram_words_in_d2_7 => ram_words_left_RNO_7_.DATAA
ram_words_in_d2_7 => wbm_fsm_proc_wbm_tga_o_14_m2_7_.DATAB
ram_words_in_d2_6 => wbm_fsm_proc_un15_arbiter_gnt_lt6.DATAB
ram_words_in_d2_6 => ram_words_left_RNO_6_.DATAA
ram_words_in_d2_6 => wbm_fsm_proc_wbm_tga_o_14_m2_6_.DATAB
ram_words_in_d2_5 => wbm_fsm_proc_un15_arbiter_gnt_lt5.DATAB
ram_words_in_d2_5 => ram_words_left_RNO_5_.DATAA
ram_words_in_d2_5 => wbm_fsm_proc_wbm_tga_o_14_m2_5_.DATAB
ram_words_in_d2_4 => wbm_fsm_proc_un15_arbiter_gnt_lt4.DATAB
ram_words_in_d2_4 => ram_words_left_RNO_4_.DATAA
ram_words_in_d2_4 => wbm_fsm_proc_wbm_tga_o_14_m2_4_.DATAB
ram_words_in_d2_3 => wbm_fsm_proc_un15_arbiter_gnt_lt3.DATAB
ram_words_in_d2_3 => ram_words_left_RNO_3_.DATAA
ram_words_in_d2_3 => wbm_fsm_proc_wbm_tga_o_14_m2_3_.DATAB
ram_words_in_d2_2 => wbm_fsm_proc_un15_arbiter_gnt_lt2.DATAB
ram_words_in_d2_2 => ram_words_left_RNO_2_.DATAA
ram_words_in_d2_2 => wbm_fsm_proc_wbm_tga_o_14_m2_2_.DATAB
ram_words_in_d2_1 => wbm_fsm_proc_un15_arbiter_gnt_lt1.DATAB
ram_words_in_d2_1 => ram_words_left_RNO_1_.DATAA
ram_words_in_d2_1 => wbm_fsm_proc_wbm_tga_o_14_m2_1_.DATAB
ram_words_in_d2_0 => wbm_fsm_proc_un15_arbiter_gnt_lt0.DATAB
ram_words_in_d2_0 => ram_words_left_RNO_0_.DATAA
ram_words_in_d2_0 => wbm_fsm_proc_wbm_tga_o_14_m2_0_.DATAB
rd_addr_reg_wbm_d2_20 => cur_rd_addr_RNO_20_.DATAA
rd_addr_reg_wbm_d2_19 => cur_rd_addr_RNO_19_.DATAA
rd_addr_reg_wbm_d2_18 => cur_rd_addr_RNO_18_.DATAA
rd_addr_reg_wbm_d2_17 => cur_rd_addr_RNO_17_.DATAA
rd_addr_reg_wbm_d2_16 => cur_rd_addr_RNO_16_.DATAA
rd_addr_reg_wbm_d2_15 => cur_rd_addr_RNO_15_.DATAA
rd_addr_reg_wbm_d2_14 => cur_rd_addr_RNO_14_.DATAA
rd_addr_reg_wbm_d2_13 => cur_rd_addr_RNO_13_.DATAA
rd_addr_reg_wbm_d2_12 => cur_rd_addr_RNO_12_.DATAA
rd_addr_reg_wbm_d2_11 => cur_rd_addr_RNO_11_.DATAA
rd_addr_reg_wbm_d2_10 => cur_rd_addr_RNO_10_.DATAA
rd_addr_reg_wbm_d2_9 => cur_rd_addr_RNO_9_.DATAA
rd_addr_reg_wbm_d2_8 => cur_rd_addr_RNO_8_.DATAA
rd_addr_reg_wbm_d2_21 => wbm_fsm_proc_cur_rd_addr_10_21_.DATAA
rd_addr_reg_wbm_d2_7 => addr_pipe_RNO[7].IN0
rd_addr_reg_wbm_d2_7 => cur_rd_addr_RNO_7_.DATAA
rd_addr_reg_wbm_d2_6 => addr_pipe_RNO[6].IN0
rd_addr_reg_wbm_d2_6 => cur_rd_addr_RNO_6_.DATAA
rd_addr_reg_wbm_d2_5 => addr_pipe_RNO[5].IN0
rd_addr_reg_wbm_d2_5 => cur_rd_addr_RNO_5_.DATAA
rd_addr_reg_wbm_d2_4 => addr_pipe_RNO[4].IN0
rd_addr_reg_wbm_d2_4 => cur_rd_addr_RNO_4_.DATAA
rd_addr_reg_wbm_d2_3 => addr_pipe_RNO[3].IN0
rd_addr_reg_wbm_d2_3 => cur_rd_addr_RNO_3_.DATAA
rd_addr_reg_wbm_d2_2 => addr_pipe_RNO[2].IN0
rd_addr_reg_wbm_d2_2 => cur_rd_addr_RNO_2_.DATAA
rd_addr_reg_wbm_d2_1 => addr_pipe_RNO[1].IN0
rd_addr_reg_wbm_d2_1 => cur_rd_addr_RNO_1_.DATAA
rd_addr_reg_wbm_d2_0 => addr_pipe_RNO[0].IN0
rd_addr_reg_wbm_d2_0 => cur_rd_addr_RNO_0_.DATAA
wr_cnt_to_rd_0 => rd_cnt_0_.DATAIN
wr_cnt_to_rd_0 => rd_cnt_i_proc_rd_cnt_i_5_0_.DATAB
wr_cnt_to_rd_1 => rd_cnt_1_.DATAIN
wr_cnt_to_rd_1 => rd_cnt_i_proc_rd_cnt_i_5_1_.DATAB
wr_cnt_to_rd_2 => rd_cnt_2_.DATAIN
wr_cnt_to_rd_2 => rd_cnt_i_proc_rd_cnt_i_5_2_.DATAB
wr_cnt_to_rd_3 => rd_cnt_3_.DATAIN
wr_cnt_to_rd_3 => rd_cnt_i_proc_rd_cnt_i_5_3_.DATAB
wr_cnt_to_rd_4 => rd_cnt_4_.DATAIN
wr_cnt_to_rd_4 => rd_cnt_i_proc_rd_cnt_i_5_4_.DATAB
wr_cnt_to_rd_5 => rd_cnt_5_.DATAIN
wr_cnt_to_rd_5 => rd_cnt_i_proc_rd_cnt_i_5_5_.DATAB
wr_cnt_to_rd_6 => rd_cnt_6_.DATAIN
wr_cnt_to_rd_6 => rd_cnt_i_proc_rd_cnt_i_5_6_.DATAB
wr_cnt_to_rd_7 => rd_cnt_7_.DATAIN
wr_cnt_to_rd_7 => rd_cnt_i_proc_rd_cnt_i_5_7_.DATAB
wr_cnt_to_rd_8 => rd_cnt_8_.DATAIN
wr_cnt_to_rd_8 => rd_cnt_i_proc_rd_cnt_i_5_8_.DATAB
wr_cnt_to_rd_9 => rd_cnt_9_.DATAIN
wr_cnt_to_rd_9 => rd_cnt_i_proc_rd_cnt_i_5_9_.DATAB
wr_cnt_to_rd_10 => rd_cnt_10_.DATAIN
wr_cnt_to_rd_10 => rd_cnt_i_proc_rd_cnt_i_5_10_.DATAB
wr_cnt_to_rd_11 => rd_cnt_11_.DATAIN
wr_cnt_to_rd_11 => rd_cnt_i_proc_rd_cnt_i_5_11_.DATAB
wr_cnt_to_rd_12 => rd_cnt_12_.DATAIN
wr_cnt_to_rd_12 => rd_cnt_i_proc_rd_cnt_i_5_12_.DATAB
wr_cnt_to_rd_13 => rd_cnt_13_.DATAIN
wr_cnt_to_rd_13 => rd_cnt_i_proc_rd_cnt_i_5_13_.DATAB
wr_cnt_to_rd_14 => rd_cnt_14_.DATAIN
wr_cnt_to_rd_14 => rd_cnt_i_proc_rd_cnt_i_5_14_.DATAB
wr_cnt_to_rd_15 => rd_cnt_15_.DATAIN
wr_cnt_to_rd_15 => rd_cnt_i_proc_rd_cnt_i_5_15_.DATAB
wr_cnt_to_rd_16 => rd_cnt_16_.DATAIN
wr_cnt_to_rd_16 => rd_cnt_i_proc_rd_cnt_i_5_16_.DATAB
wr_cnt_to_rd_17 => rd_cnt_17_.DATAIN
wr_cnt_to_rd_17 => rd_cnt_i_proc_rd_cnt_i_5_17_.DATAB
rd_wbm_stall_i => ram_addr_in_i_0_sqmuxa_1_cZ.DATAC
rd_wbm_stall_i => un1_release_arb_cnt_1_cZ.DATAD
rd_wbm_stall_i => dat_1st_bool_0_sqmuxa_cZ.DATAD
rd_wbm_stall_i => wbm_stb_internal_RNO_0.DATAD
wbs_err_o => err_i_status_RNO.DATAD
wbs_ack_o_i => ram_addr_in_i_0_sqmuxa_cZ.DATAC
wbs_ack_o_i => neg_cyc_bool_0_sqmuxa_1_cZ.DATAD
wbs_ack_o_i => un1_wbm_ack_i_8_.DATAD
wr_gnt_i_i => ram_addr_in_i_0_sqmuxa_cZ.DATAB
wr_gnt_i_i => err_i_status_RNO.DATAC
wr_gnt_i_i => neg_cyc_bool_0_sqmuxa_1_cZ.DATAA
wr_gnt_i_i => un1_wbm_ack_i_8_.DATAA
rd_gnt => wbm_cur_st_ns_0_a3_2_.DATAC
rd_gnt => un1_wbm_cur_st_7_0_o2_cZ.DATAA
rd_gnt => wbm_cur_st_RNO_3_.DATAC
rd_gnt => wbm_stb_internal_RNO.DATAA
rd_gnt => un1_dat_1st_bool_0_sqmuxa_2_cZ.DATAA
rd_bank_val_i => wbm_fsm_proc_cur_rd_addr_10_21_.DATAB
init_rd_flt => init_rd_d1_Z.DATAIN
init_rd_flt => init_rd_bool_RNO.DATAB
restart_rd_flt => restart_rd_d1_Z.DATAIN
restart_rd_flt => restart_rd_bool_RNO.DATAB
bank_switch_1 => rd_cnt_17_.ENA
bank_switch_1 => rd_cnt_16_.ENA
bank_switch_1 => rd_cnt_15_.ENA
bank_switch_1 => rd_cnt_14_.ENA
bank_switch_1 => rd_cnt_13_.ENA
bank_switch_1 => rd_cnt_12_.ENA
bank_switch_1 => rd_cnt_11_.ENA
bank_switch_1 => rd_cnt_10_.ENA
bank_switch_1 => rd_cnt_9_.ENA
bank_switch_1 => rd_cnt_8_.ENA
bank_switch_1 => rd_cnt_7_.ENA
bank_switch_1 => rd_cnt_6_.ENA
bank_switch_1 => rd_cnt_5_.ENA
bank_switch_1 => rd_cnt_4_.ENA
bank_switch_1 => rd_cnt_3_.ENA
bank_switch_1 => rd_cnt_2_.ENA
bank_switch_1 => rd_cnt_1_.ENA
bank_switch_1 => rd_cnt_0_.ENA
bank_switch_1 => un1_wbm_cur_st_5_cZ.DATAB
r_224_0_g2_i => rd_cnt_i_0_.ENA
r_224_0_g2_i => rd_cnt_i_1_.ENA
r_224_0_g2_i => rd_cnt_i_2_.ENA
r_224_0_g2_i => rd_cnt_i_3_.ENA
r_224_0_g2_i => rd_cnt_i_4_.ENA
r_224_0_g2_i => rd_cnt_i_5_.ENA
r_224_0_g2_i => rd_cnt_i_6_.ENA
r_224_0_g2_i => rd_cnt_i_7_.ENA
r_224_0_g2_i => rd_cnt_i_8_.ENA
r_224_0_g2_i => rd_cnt_i_9_.ENA
r_224_0_g2_i => rd_cnt_i_10_.ENA
r_224_0_g2_i => rd_cnt_i_11_.ENA
r_224_0_g2_i => rd_cnt_i_12_.ENA
r_224_0_g2_i => rd_cnt_i_13_.ENA
r_224_0_g2_i => rd_cnt_i_14_.ENA
r_224_0_g2_i => rd_cnt_i_15_.ENA
r_224_0_g2_i => rd_cnt_i_16_.ENA
r_224_0_g2_i => rd_cnt_i_17_.ENA
r_224_0_g2_i => rd_cnt_i_18_.ENA
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => ack_i_cnt_8_.CLK
clk_133_c => ack_i_cnt_7_.CLK
clk_133_c => ack_i_cnt_6_.CLK
clk_133_c => ack_i_cnt_5_.CLK
clk_133_c => ack_i_cnt_4_.CLK
clk_133_c => ack_i_cnt_3_.CLK
clk_133_c => ack_i_cnt_2_.CLK
clk_133_c => ack_i_cnt_1_.CLK
clk_133_c => ack_i_cnt_0_.CLK
clk_133_c => ram_words_cnt_8_.CLK
clk_133_c => ram_words_cnt_7_.CLK
clk_133_c => ram_words_cnt_6_.CLK
clk_133_c => ram_words_cnt_5_.CLK
clk_133_c => ram_words_cnt_4_.CLK
clk_133_c => ram_words_cnt_3_.CLK
clk_133_c => ram_words_cnt_2_.CLK
clk_133_c => ram_words_cnt_1_.CLK
clk_133_c => ram_words_cnt_0_.CLK
clk_133_c => ram_delay_cnt_0_.CLK
clk_133_c => ram_delay_cnt_1_.CLK
clk_133_c => ram_delay_cnt_2_.CLK
clk_133_c => ram_delay_cnt_3_.CLK
clk_133_c => release_arb_cnt_0_.CLK
clk_133_c => release_arb_cnt_1_.CLK
clk_133_c => release_arb_cnt_2_.CLK
clk_133_c => release_arb_cnt_3_.CLK
clk_133_c => release_arb_cnt_4_.CLK
clk_133_c => release_arb_cnt_i_5_.CLK
clk_133_c => release_arb_cnt_i_6_.CLK
clk_133_c => release_arb_cnt_7_.CLK
clk_133_c => release_arb_cnt_i_8_.CLK
clk_133_c => release_arb_cnt_9_.CLK
clk_133_c => release_arb_cnt_i_10_.CLK
clk_133_c => release_arb_cnt_11_.CLK
clk_133_c => release_arb_cnt_12_.CLK
clk_133_c => ram_addr_in_i_0_.CLK
clk_133_c => ram_addr_in_i_1_.CLK
clk_133_c => ram_addr_in_i_2_.CLK
clk_133_c => ram_addr_in_i_3_.CLK
clk_133_c => ram_addr_in_i_4_.CLK
clk_133_c => ram_addr_in_i_5_.CLK
clk_133_c => ram_addr_in_i_6_.CLK
clk_133_c => ram_addr_in_i_7_.CLK
clk_133_c => ram_addr_in_i_8_.CLK
clk_133_c => cur_rd_addr_0_.CLK
clk_133_c => cur_rd_addr_1_.CLK
clk_133_c => cur_rd_addr_2_.CLK
clk_133_c => cur_rd_addr_3_.CLK
clk_133_c => cur_rd_addr_4_.CLK
clk_133_c => cur_rd_addr_5_.CLK
clk_133_c => cur_rd_addr_6_.CLK
clk_133_c => cur_rd_addr_7_.CLK
clk_133_c => cur_rd_addr_8_.CLK
clk_133_c => cur_rd_addr_9_.CLK
clk_133_c => cur_rd_addr_10_.CLK
clk_133_c => cur_rd_addr_11_.CLK
clk_133_c => cur_rd_addr_12_.CLK
clk_133_c => cur_rd_addr_13_.CLK
clk_133_c => cur_rd_addr_14_.CLK
clk_133_c => cur_rd_addr_15_.CLK
clk_133_c => cur_rd_addr_16_.CLK
clk_133_c => cur_rd_addr_17_.CLK
clk_133_c => cur_rd_addr_18_.CLK
clk_133_c => cur_rd_addr_19_.CLK
clk_133_c => cur_rd_addr_20_.CLK
clk_133_c => cur_rd_addr_21_.CLK
clk_133_c => rd_cnt_i_0_.CLK
clk_133_c => rd_cnt_i_1_.CLK
clk_133_c => rd_cnt_i_2_.CLK
clk_133_c => rd_cnt_i_3_.CLK
clk_133_c => rd_cnt_i_4_.CLK
clk_133_c => rd_cnt_i_5_.CLK
clk_133_c => rd_cnt_i_6_.CLK
clk_133_c => rd_cnt_i_7_.CLK
clk_133_c => rd_cnt_i_8_.CLK
clk_133_c => rd_cnt_i_9_.CLK
clk_133_c => rd_cnt_i_10_.CLK
clk_133_c => rd_cnt_i_11_.CLK
clk_133_c => rd_cnt_i_12_.CLK
clk_133_c => rd_cnt_i_13_.CLK
clk_133_c => rd_cnt_i_14_.CLK
clk_133_c => rd_cnt_i_15_.CLK
clk_133_c => rd_cnt_i_16_.CLK
clk_133_c => rd_cnt_i_17_.CLK
clk_133_c => rd_cnt_i_18_.CLK
clk_133_c => ram_words_left_0_.CLK
clk_133_c => ram_words_left_1_.CLK
clk_133_c => ram_words_left_2_.CLK
clk_133_c => ram_words_left_3_.CLK
clk_133_c => ram_words_left_4_.CLK
clk_133_c => ram_words_left_5_.CLK
clk_133_c => ram_words_left_6_.CLK
clk_133_c => ram_words_left_7_.CLK
clk_133_c => ram_words_left_8_.CLK
clk_133_c => wbm_cur_st_0_.CLK
clk_133_c => wbm_cur_st_1_.CLK
clk_133_c => wbm_cur_st_2_.CLK
clk_133_c => wbm_cur_st_3_.CLK
clk_133_c => wbm_cur_st_i_4_.CLK
clk_133_c => ram_ready_sr_3_.CLK
clk_133_c => ram_ready_sr_2_.CLK
clk_133_c => ram_ready_sr_1_.CLK
clk_133_c => ram_ready_sr_0_.CLK
clk_133_c => wbm_tga_o_7_.CLK
clk_133_c => wbm_tga_o_6_.CLK
clk_133_c => wbm_tga_o_5_.CLK
clk_133_c => wbm_tga_o_4_.CLK
clk_133_c => wbm_tga_o_3_.CLK
clk_133_c => wbm_tga_o_2_.CLK
clk_133_c => wbm_tga_o_1_.CLK
clk_133_c => wbm_tga_o_0_.CLK
clk_133_c => addr_pipe_7_.CLK
clk_133_c => addr_pipe_6_.CLK
clk_133_c => addr_pipe_5_.CLK
clk_133_c => addr_pipe_4_.CLK
clk_133_c => addr_pipe_3_.CLK
clk_133_c => addr_pipe_2_.CLK
clk_133_c => addr_pipe_1_.CLK
clk_133_c => addr_pipe_0_.CLK
clk_133_c => rd_cnt_17_.CLK
clk_133_c => rd_cnt_16_.CLK
clk_133_c => rd_cnt_15_.CLK
clk_133_c => rd_cnt_14_.CLK
clk_133_c => rd_cnt_13_.CLK
clk_133_c => rd_cnt_12_.CLK
clk_133_c => rd_cnt_11_.CLK
clk_133_c => rd_cnt_10_.CLK
clk_133_c => rd_cnt_9_.CLK
clk_133_c => rd_cnt_8_.CLK
clk_133_c => rd_cnt_7_.CLK
clk_133_c => rd_cnt_6_.CLK
clk_133_c => rd_cnt_5_.CLK
clk_133_c => rd_cnt_4_.CLK
clk_133_c => rd_cnt_3_.CLK
clk_133_c => rd_cnt_2_.CLK
clk_133_c => rd_cnt_1_.CLK
clk_133_c => rd_cnt_0_.CLK
clk_133_c => wbm_stb_internal_Z.CLK
clk_133_c => first_rx_bool_i_Z.CLK
clk_133_c => wbm_cyc_internal_Z.CLK
clk_133_c => dat_1st_bool_i_0_Z.CLK
clk_133_c => neg_cyc_bool_Z.CLK
clk_133_c => rd_cnt_zero_i_Z.CLK
clk_133_c => ram_ready_i_Z.CLK
clk_133_c => err_i_status_Z.CLK
clk_133_c => ram_ready_Z.CLK
clk_133_c => restart_rd_bool_Z.CLK
clk_133_c => init_rd_bool_Z.CLK
clk_133_c => restart_rd_d1_Z.CLK
clk_133_c => init_rd_d1_Z.CLK
clk_133_c => wbm_busy_i_0_Z.CLK
clk_133_c => arbiter_req_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst
wr_en_0 => un1_reg_data6_i_0_g0_cZ.DATAD
m20 => un1_reg_data6_i_0_g0_cZ.DATAC
rd_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAB
wr_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAA
reg_data_0_0_0__g2_0_1651_i_m2 => reg_data_0_.DATAIN
reg_data_0_0_1__g2_0_1670_i_m2 => reg_data_1_.DATAIN
reg_data_0_0_2__g2_0_1689_i_m2 => reg_data_2_.DATAIN
reg_data_0_0_3__g2_0_1708_i_m2 => reg_data_3_.DATAIN
reg_data_0_0_4__g2_0_1727_i_m2 => reg_data_4_.DATAIN
reg_data_0_0_5__g2_0_1746_i_m2 => reg_data_5_.DATAIN
reg_data_0_0_6__g2_0_1765_i_m2 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1784_i_m2 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst
wr_en_0 => un1_reg_data6_i_0_g0_cZ.DATAD
m17 => un1_reg_data6_i_0_g0_cZ.DATAC
rd_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAB
wr_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAA
reg_data_0_0_0__g2_0_1651_i_m2 => reg_data_0_.DATAIN
reg_data_0_0_1__g2_0_1670_i_m2 => reg_data_1_.DATAIN
reg_data_0_0_2__g2_0_1689_i_m2 => reg_data_2_.DATAIN
reg_data_0_0_3__g2_0_1708_i_m2 => reg_data_3_.DATAIN
reg_data_0_0_4__g2_0_1727_i_m2 => reg_data_4_.DATAIN
reg_data_0_0_5__g2_0_1746_i_m2 => reg_data_5_.DATAIN
reg_data_0_0_6__g2_0_1765_i_m2 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1784_i_m2 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst
wr_en_0 => un1_reg_data6_i_0_g0_cZ.DATAD
m28 => un1_reg_data6_i_0_g0_cZ.DATAC
rd_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAB
wr_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAA
reg_data_0_0_0__g2_0_1651_i_m2 => reg_data_0_.DATAIN
reg_data_0_0_1__g2_0_1670_i_m2 => reg_data_1_.DATAIN
reg_data_0_0_2__g2_0_1689_i_m2 => reg_data_2_.DATAIN
reg_data_0_0_3__g2_0_1708_i_m2 => reg_data_3_.DATAIN
reg_data_0_0_4__g2_0_1727_i_m2 => reg_data_4_.DATAIN
reg_data_0_0_5__g2_0_1746_i_m2 => reg_data_5_.DATAIN
reg_data_0_0_6__g2_0_1765_i_m2 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1784_i_m2 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst
wbm_dat_o_0 => reg_data_0_0_0__g2_0_1651_i_m2_cZ.DATAA
wbm_dat_o_1 => reg_data_0_0_1__g2_0_1670_i_m2_cZ.DATAA
wbm_dat_o_2 => reg_data_0_0_2__g2_0_1689_i_m2_cZ.DATAA
wbm_dat_o_3 => reg_data_0_0_3__g2_0_1708_i_m2_cZ.DATAA
wbm_dat_o_4 => reg_data_0_0_4__g2_0_1727_i_m2_cZ.DATAA
wbm_dat_o_5 => reg_data_0_0_5__g2_0_1746_i_m2_cZ.DATAA
wbm_dat_o_6 => reg_data_0_0_6__g2_0_1765_i_m2_cZ.DATAA
wbm_dat_o_7 => reg_data_0_0_7__g2_0_1784_i_m2_cZ.DATAA
wr_en_0 => un1_reg_data6_i_0_g0_cZ.DATAD
m26 => un1_reg_data6_i_0_g0_cZ.DATAC
rd_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAB
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_0_0__g2_0_1651_i_m2_cZ.DATAB
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_0_0_1__g2_0_1670_i_m2_cZ.DATAB
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_0_0_2__g2_0_1689_i_m2_cZ.DATAB
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_0_0_3__g2_0_1708_i_m2_cZ.DATAB
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_0_0_4__g2_0_1727_i_m2_cZ.DATAB
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_0_0_5__g2_0_1746_i_m2_cZ.DATAB
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_0_0_6__g2_0_1765_i_m2_cZ.DATAB
wr_wbs_reg_cyc => reg_data_0_0_7__g2_0_1784_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_6__g2_0_1765_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_5__g2_0_1746_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_4__g2_0_1727_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_3__g2_0_1708_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_2__g2_0_1689_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_1__g2_0_1670_i_m2_cZ.DATAC
wr_wbs_reg_cyc => reg_data_0_0_0__g2_0_1651_i_m2_cZ.DATAC
wr_wbs_reg_cyc => un1_reg_data6_i_0_g0_cZ.DATAA
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_0_0_7__g2_0_1784_i_m2_cZ.DATAB
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK


|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_regZ1:wbs_reg_inst
ic_wbs_we_i_0 => wr_en_0_cZ.DATAA
wbs_reg_stb => wr_en_0_cZ.DATAD
wr_wbs_reg_cyc_rep1 => wr_en_0_cZ.DATAC
ic_wbs_dat_i_1_0_1_a4_0_a3 => wr_en_0_cZ.DATAB


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst
rd_wbs_dat_o_4 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_4
rd_wbs_dat_o_0 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_0
rd_wbs_dat_o_6 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_6
rd_wbs_dat_o_5 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_5
rd_wbs_dat_o_2 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_2
rd_wbs_dat_o_1 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_1
rd_wbs_dat_o_3 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_3
rd_wbs_dat_o_7 => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_dat_o_7
ic_wbs_tgc_i_i_0_a2_0 => gen_regZ5:gen_reg_opcode_unite_inst.ic_wbs_tgc_i_i_0_a2_0
cur_rd_addr_2 => gen_regZ5:gen_reg_opcode_unite_inst.cur_rd_addr_2
cur_rd_addr_1 => gen_regZ5:gen_reg_opcode_unite_inst.cur_rd_addr_1
cur_rd_addr_5 => gen_regZ5:gen_reg_opcode_unite_inst.cur_rd_addr_5
cur_rd_addr_0 => gen_regZ5:gen_reg_opcode_unite_inst.cur_rd_addr_0
wbm_adr_internal_2 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_adr_internal_2
wbm_adr_internal_1 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_adr_internal_1
wbm_adr_internal_3 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_adr_internal_3
wbm_adr_internal_5 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_adr_internal_5
wbm_adr_internal_0 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_adr_internal_0
wbm_gnt_i_0_rep0_0 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_gnt_i_0_rep0_0
rx_wbm_dat_o_i_i_6 => gen_regZ4:gen_reg_version_inst.rx_wbm_dat_o_i_i_6
rx_wbm_dat_o_i_i_5 => gen_regZ4:gen_reg_version_inst.rx_wbm_dat_o_i_i_5
rx_wbm_dat_o_i_i_0 => gen_regZ5:gen_reg_opcode_unite_inst.rx_wbm_dat_o_i_i_0
rx_wbm_dat_o_i_i_0 => gen_regZ4:gen_reg_version_inst.rx_wbm_dat_o_i_i_0
rx_wbm_dat_o_i_i_4 => gen_regZ7:gen_reg_upper_frame_inst.rx_wbm_dat_o_i_i_3
rx_wbm_dat_o_i_i_4 => gen_regZ6:gen_reg_lower_frame_inst.rx_wbm_dat_o_i_i_3
rx_wbm_dat_o_i_i_4 => gen_regZ5:gen_reg_opcode_unite_inst.rx_wbm_dat_o_i_i_4
rx_wbm_dat_o_i_i_3 => gen_regZ7:gen_reg_upper_frame_inst.rx_wbm_dat_o_i_i_2
rx_wbm_dat_o_i_i_3 => gen_regZ6:gen_reg_lower_frame_inst.rx_wbm_dat_o_i_i_2
rx_wbm_dat_o_i_i_3 => gen_regZ4:gen_reg_version_inst.rx_wbm_dat_o_i_i_3
rx_wbm_dat_o_i_i_2 => gen_regZ7:gen_reg_upper_frame_inst.rx_wbm_dat_o_i_i_1
rx_wbm_dat_o_i_i_2 => gen_regZ6:gen_reg_lower_frame_inst.rx_wbm_dat_o_i_i_1
rx_wbm_dat_o_i_i_2 => gen_regZ5:gen_reg_opcode_unite_inst.rx_wbm_dat_o_i_i_2
rx_wbm_dat_o_i_i_2 => gen_regZ4:gen_reg_version_inst.rx_wbm_dat_o_i_i_2
rx_wbm_dat_o_i_i_1 => gen_regZ7:gen_reg_upper_frame_inst.rx_wbm_dat_o_i_i_0
rx_wbm_dat_o_i_i_1 => gen_regZ6:gen_reg_lower_frame_inst.rx_wbm_dat_o_i_i_0
wbm_gnt_0_0_i_0_a3_0 => gen_regZ8:gen_reg_type_inst.wbm_gnt_0_0_i_0_a3_0
wbm_gnt_0_0_i_0_a3_0 => gen_regZ7:gen_reg_upper_frame_inst.wbm_gnt_0_0_i_0_a3_0
wbm_gnt_0_0_i_0_a3_0 => gen_regZ6:gen_reg_lower_frame_inst.wbm_gnt_0_0_i_0_a3_0
wbm_gnt_0_0_i_0_a3_0 => gen_regZ5:gen_reg_opcode_unite_inst.wbm_gnt_0_0_i_0_a3_0
wbm_gnt_0_0_i_0_a3_0 => gen_regZ4:gen_reg_version_inst.wbm_gnt_0_0_i_0_a3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ8:gen_reg_type_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ7:gen_reg_upper_frame_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ6:gen_reg_lower_frame_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ5:gen_reg_opcode_unite_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ4:gen_reg_version_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
wbm_gnt_i_0_0 => SG_WBM_IF:SG_WBM_IF_inst.wbm_gnt_i_0_0
wbm_gnt_i_0_0 => Symbol_Generator_Top:Symbol_Generator_Top_inst.wbm_gnt_i_0_0
cur_st_0_0 => SG_WBM_IF:SG_WBM_IF_inst.cur_st_0_0
ic_wbs_adr_i_0_2 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbs_adr_i_0_2
ic_wbs_adr_i_0_1 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbs_adr_i_0_1
ic_wbs_adr_i_0_0 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbs_adr_i_0_0
ic_wbm_stall_i_1_0 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbm_stall_i_1_0
ic_wbm_stall_i_0 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbm_stall_i_0
ic_wbs_cyc_i_i_0_o2_0 => wbs_reg_cyc_i_o2_0_a2_0_cZ.DATAA
ic_wbs_cyc_i_i_0_o2_0 => gen_regZ5:gen_reg_opcode_unite_inst.ic_wbs_cyc_i_i_0_o2_0
adrint_i_m3_i_m3_0 => wbs_reg_dout_m_0_0_a2_16_7_.DATAD
adrint_i_m3_i_m3_0 => wbs_reg_dout_m_0_0_a2_13_7_.DATAD
adrint_i_m3_i_m3_0 => wbs_reg_dout_m_0_0_a2_14_7_.DATAD
adrint_i_m3_i_m3_0 => wbs_reg_cyc_i_o2_0_m3_cZ.DATAA
adrint_i_m3_i_m3_0 => wbs_reg_cyc_i_o2_0_a2_0_cZ.DATAB
adrint_i_m3_i_m3_1 => wbs_reg_dout_m_0_0_a2_16_7_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_m_0_0_a2_13_7_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_m_0_0_a2_14_7_.DATAC
cur_st_0 => wbs_reg_dout_m_0_0_a2_16_7_.DATAB
cur_st_0 => wbs_reg_dout_m_0_0_a2_13_7_.DATAB
cur_st_0 => wbs_reg_dout_m_0_0_a2_14_7_.DATAB
cur_st_0 => wbs_reg_dout_m_0_0_a2_18_a_7_.DATAA
cur_st_0 => wbs_reg_cyc_i_o2_0_a2_cZ.DATAB
cur_st_0 => gen_regZ5:gen_reg_opcode_unite_inst.cur_st_0
wbs_gnt_0 => wbs_reg_dout_m_0_0_a2_16_7_.DATAA
wbs_gnt_0 => wbs_reg_dout_m_0_0_a2_13_7_.DATAA
wbs_gnt_0 => wbs_reg_dout_m_0_0_a2_14_7_.DATAA
wbs_gnt_0 => wbs_reg_dout_m_0_0_a2_18_7_.DATAA
wbs_gnt_0 => wbs_reg_cyc_i_o2_0_a2_cZ.DATAA
wbs_gnt_0 => gen_regZ8:gen_reg_type_inst.wbs_gnt_0
wbs_gnt_0 => gen_regZ7:gen_reg_upper_frame_inst.wbs_gnt_0
wbs_gnt_0 => gen_regZ6:gen_reg_lower_frame_inst.wbs_gnt_0
wbs_gnt_0 => gen_regZ5:gen_reg_opcode_unite_inst.wbs_gnt_0
wbs_gnt_0 => gen_regZ4:gen_reg_version_inst.wbs_gnt_0
restart_i_i => Symbol_Generator_Top:Symbol_Generator_Top_inst.restart_i_i
d_m2_e_0 => Symbol_Generator_Top:Symbol_Generator_Top_inst.d_m2_e_0
wbm_tgc_o => gen_regZ5:gen_reg_opcode_unite_inst.wbm_tgc_o
un122_wbs_gnt_3_sqmuxa_i_0_0_a => gen_regZ5:gen_reg_opcode_unite_inst.un122_wbs_gnt_3_sqmuxa_i_0_0_a
un1_ic_wbm_cyc_o_i_0_a2 => gen_regZ5:gen_reg_opcode_unite_inst.un1_ic_wbm_cyc_o_i_0_a2
reg_data_0_0_7__g2_0_1014_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_7__g2_0_1014_i_m3
reg_data_0_0_7__g2_0_1014_i_m3 => gen_regZ7:gen_reg_upper_frame_inst.reg_data_0_0_7__g2_0_1014_i_m3
reg_data_0_0_7__g2_0_1014_i_m3 => gen_regZ6:gen_reg_lower_frame_inst.reg_data_0_0_7__g2_0_1014_i_m3
reg_data_0_0_7__g2_0_1014_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.reg_data_0_0_7__g2_0_1014_i_m3
reg_data_0_0_6__I0_i_0_1146_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_6__I0_i_0_1146_i_m3
reg_data_0_0_6__I0_i_0_1146_i_m3 => gen_regZ7:gen_reg_upper_frame_inst.reg_data_0_0_6__I0_i_0_1146_i_m3
reg_data_0_0_6__I0_i_0_1146_i_m3 => gen_regZ6:gen_reg_lower_frame_inst.reg_data_0_0_6__I0_i_0_1146_i_m3
reg_data_0_0_6__I0_i_0_1146_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.reg_data_0_0_6__I0_i_0_1146_i_m3
reg_data_0_0_5__I0_i_0_1127_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_5__I0_i_0_1127_i_m3
reg_data_0_0_5__I0_i_0_1127_i_m3 => gen_regZ4:gen_reg_version_inst.reg_data_0_0_5__I0_i_0_1127_i_m3
reg_data_0_0_4__I0_i_0_1108_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_4__I0_i_0_1108_i_m3
reg_data_0_0_4__I0_i_0_1108_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.reg_data_0_0_4__I0_i_0_1108_i_m3
reg_data_0_0_3__I0_i_0_1089_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_3__I0_i_0_1089_i_m3
reg_data_0_0_2__I0_i_0_1070_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_2__I0_i_0_1070_i_m3
reg_data_0_0_2__I0_i_0_1070_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.reg_data_0_0_2__I0_i_0_1070_i_m3
reg_data_0_0_2__I0_i_0_1070_i_m3 => gen_regZ4:gen_reg_version_inst.reg_data_0_0_2__I0_i_0_1070_i_m3
reg_data_0_0_1__I0_i_0_1051_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_1__I0_i_0_1051_i_m3
reg_data_0_0_1__I0_i_0_1051_i_m3 => gen_regZ7:gen_reg_upper_frame_inst.reg_data_0_0_1__I0_i_0_1051_i_m3
reg_data_0_0_1__I0_i_0_1051_i_m3 => gen_regZ6:gen_reg_lower_frame_inst.reg_data_0_0_1__I0_i_0_1051_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ8:gen_reg_type_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ7:gen_reg_upper_frame_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ6:gen_reg_lower_frame_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
reg_data_0_0_0__I0_i_0_1032_i_m3 => gen_regZ4:gen_reg_version_inst.reg_data_0_0_0__I0_i_0_1032_i_m3
ack_o_sr => SG_WBM_IF:SG_WBM_IF_inst.ack_o_sr
ack_o_sr => Symbol_Generator_Top:Symbol_Generator_Top_inst.ack_o_sr
ack_o_sr_2_0_g0_1 => SG_WBM_IF:SG_WBM_IF_inst.ack_o_sr_2_0_g0_1
ack_o_sr_2_0_g0_1 => Symbol_Generator_Top:Symbol_Generator_Top_inst.ack_o_sr_2_0_g0_1
wbs_err_o => SG_WBM_IF:SG_WBM_IF_inst.wbs_err_o
wbs_stall_o_int_i => SG_WBM_IF:SG_WBM_IF_inst.wbs_stall_o_int_i
rd_wbs_reg_cyc_0 => SG_WBM_IF:SG_WBM_IF_inst.rd_wbs_reg_cyc_0
rd_wbs_reg_cyc => SG_WBM_IF:SG_WBM_IF_inst.rd_wbs_reg_cyc
rd_wbs_reg_cyc => Symbol_Generator_Top:Symbol_Generator_Top_inst.rd_wbs_reg_cyc
m35_m5 => SG_WBM_IF:SG_WBM_IF_inst.m35_m5
m35_m5 => Symbol_Generator_Top:Symbol_Generator_Top_inst.m35_m5
d_m2_e => SG_WBM_IF:SG_WBM_IF_inst.d_m2_e
un15_rd_wbs_reg_cyc_0_tz => SG_WBM_IF:SG_WBM_IF_inst.un15_rd_wbs_reg_cyc_0_tz
ic_wbs_adr_i_1_2_1_a4_0_a2 => SG_WBM_IF:SG_WBM_IF_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
ic_wbs_adr_i_1_2_1_a4_0_a2 => Symbol_Generator_Top:Symbol_Generator_Top_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
m18 => SG_WBM_IF:SG_WBM_IF_inst.m18
m18 => Symbol_Generator_Top:Symbol_Generator_Top_inst.m18
m27 => SG_WBM_IF:SG_WBM_IF_inst.m27
m27 => Symbol_Generator_Top:Symbol_Generator_Top_inst.m27
m36 => SG_WBM_IF:SG_WBM_IF_inst.m36
clk_100 => pixel_mng:pixel_mng_inst.clk_100
clk_100 => SG_WBM_IF:SG_WBM_IF_inst.clk_100
clk_100 => dc_fifo:dc_fifo_inst.clk_100
clk_100 => gen_regZ8:gen_reg_type_inst.clk_100
clk_100 => gen_regZ7:gen_reg_upper_frame_inst.clk_100
clk_100 => gen_regZ6:gen_reg_lower_frame_inst.clk_100
clk_100 => gen_regZ5:gen_reg_opcode_unite_inst.clk_100
clk_100 => gen_regZ4:gen_reg_version_inst.clk_100
clk_100 => Symbol_Generator_Top:Symbol_Generator_Top_inst.clk_100
un1_ic_wbm_cyc_o_i_0_a2_1 => wbs_reg_cyc_i_o2_0_o2_cZ.DATAD
un1_ic_wbm_cyc_o_i_0_o3_0 => wbs_reg_cyc_i_o2_0_o2_cZ.DATAC
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_reg_cyc_i_o2_0_o2_cZ.DATAB
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_reg_dout_m_0_0_a2_18_7_.DATAC
un13_ic_wbm_cyc_o_i_m3_i_m3 => gen_regZ5:gen_reg_opcode_unite_inst.un13_ic_wbm_cyc_o_i_m3_i_m3
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_cyc_i_o2_0_m3_cZ.DATAD
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_6_7_.DATAB
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_8_7_.DATAB
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_9_7_.DATAB
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_10_7_.DATAB
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_5_7_.DATAB
ic_wbs_adr_i_1_0_2_a2_i => wbs_reg_dout_m_0_0_a2_7_7_.DATAB
ic_wbs_adr_i_1_2_1_a2_i => wbs_reg_cyc_i_o2_0_m3_cZ.DATAC
ic_wbs_adr_i_1_2_1_a2_i => wbs_reg_cyc_i_o2_0_a2_0_cZ.DATAC
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_cyc_i_o2_0_m3_cZ.DATAB
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_6_7_.DATAA
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_8_7_.DATAA
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_9_7_.DATAA
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_10_7_.DATAA
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_5_7_.DATAA
ic_wbs_adr_i_1_3_1_a2_i => wbs_reg_dout_m_0_0_a2_7_7_.DATAA
sync_rst_out_0 => dc_fifo_aclr_cZ.DATAC
sync_rst_out_0 => pixel_mng:pixel_mng_inst.sync_rst_out
sync_rst_out_0 => SG_WBM_IF:SG_WBM_IF_inst.sync_rst_out
sync_rst_out_0 => gen_regZ8:gen_reg_type_inst.sync_rst_out
sync_rst_out_0 => gen_regZ7:gen_reg_upper_frame_inst.sync_rst_out
sync_rst_out_0 => gen_regZ6:gen_reg_lower_frame_inst.sync_rst_out
sync_rst_out_0 => gen_regZ5:gen_reg_opcode_unite_inst.sync_rst_out
sync_rst_out_0 => gen_regZ4:gen_reg_version_inst.sync_rst_out
sync_rst_out_0 => Symbol_Generator_Top:Symbol_Generator_Top_inst.sync_rst_out
sync_rst_out => vesa_gen_ctrl:vesa_gen_ctrl_inst.sync_rst_out
sync_rst_out => synthetic_frame_generator:synth_pic_gen_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_40_c => lower_frame_rg_d1_7_.CLK
clk_40_c => lower_frame_rg_d1_6_.CLK
clk_40_c => lower_frame_rg_d1_5_.CLK
clk_40_c => lower_frame_rg_d1_4_.CLK
clk_40_c => lower_frame_rg_d1_3_.CLK
clk_40_c => lower_frame_rg_d1_2_.CLK
clk_40_c => lower_frame_rg_d1_1_.CLK
clk_40_c => lower_frame_rg_d1_0_.CLK
clk_40_c => upper_frame_rg_d1_7_.CLK
clk_40_c => upper_frame_rg_d1_6_.CLK
clk_40_c => upper_frame_rg_d1_5_.CLK
clk_40_c => upper_frame_rg_d1_4_.CLK
clk_40_c => upper_frame_rg_d1_3_.CLK
clk_40_c => upper_frame_rg_d1_2_.CLK
clk_40_c => upper_frame_rg_d1_1_.CLK
clk_40_c => upper_frame_rg_d1_0_.CLK
clk_40_c => lower_frame_rg_d2_7_.CLK
clk_40_c => lower_frame_rg_d2_6_.CLK
clk_40_c => lower_frame_rg_d2_5_.CLK
clk_40_c => lower_frame_rg_d2_4_.CLK
clk_40_c => lower_frame_rg_d2_3_.CLK
clk_40_c => lower_frame_rg_d2_2_.CLK
clk_40_c => lower_frame_rg_d2_1_.CLK
clk_40_c => lower_frame_rg_d2_0_.CLK
clk_40_c => upper_frame_rg_d2_7_.CLK
clk_40_c => upper_frame_rg_d2_6_.CLK
clk_40_c => upper_frame_rg_d2_5_.CLK
clk_40_c => upper_frame_rg_d2_4_.CLK
clk_40_c => upper_frame_rg_d2_3_.CLK
clk_40_c => upper_frame_rg_d2_2_.CLK
clk_40_c => upper_frame_rg_d2_1_.CLK
clk_40_c => upper_frame_rg_d2_0_.CLK
clk_40_c => left_frame_5_.CLK
clk_40_c => lower_frame_7_.CLK
clk_40_c => lower_frame_6_.CLK
clk_40_c => lower_frame_5_.CLK
clk_40_c => lower_frame_4_.CLK
clk_40_c => lower_frame_3_.CLK
clk_40_c => lower_frame_2_.CLK
clk_40_c => lower_frame_1_.CLK
clk_40_c => lower_frame_0_.CLK
clk_40_c => right_frame_5_.CLK
clk_40_c => right_frame_4_.CLK
clk_40_c => upper_frame_7_.CLK
clk_40_c => upper_frame_6_.CLK
clk_40_c => upper_frame_5_.CLK
clk_40_c => upper_frame_4_.CLK
clk_40_c => upper_frame_3_.CLK
clk_40_c => upper_frame_2_.CLK
clk_40_c => upper_frame_1_.CLK
clk_40_c => upper_frame_0_.CLK
clk_40_c => mux_flush_Z.CLK
clk_40_c => vesa_mux_d2_Z.CLK
clk_40_c => right_frame_rg_d1_5_.CLK
clk_40_c => left_frame_rg_d2_4_.CLK
clk_40_c => vesa_mux_d1_Z.CLK
clk_40_c => blank_d_Z.CLK
clk_40_c => dc_fifo:dc_fifo_inst.clk_40_c
clk_40_c => vesa_gen_ctrl:vesa_gen_ctrl_inst.clk_40_c
clk_40_c => synthetic_frame_generator:synth_pic_gen_inst.clk_40_c


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst
sync_rst_out => sync_rst_out_i.IN0
clk_100 => vsync_d2_Z.CLK
start_trigger_1 => vsync_d2_Z.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst
ic_wbm_stall_i_0 => cur_st_RNO_3_.DATAC
ic_wbm_stall_i_0 => un1_cur_st_12_i_a2_2_RNIFBRV1.DATAD
ic_wbm_stall_i_0 => adr_internal_RNO_0_1_.DATAD
ic_wbm_stall_i_0 => cur_st_RNO_1_.DATAD
ic_wbm_stall_i_0 => cur_st_RNO_6_.DATAD
ic_wbm_stall_i_0 => stb_internal_RNO_1.DATAD
ic_wbm_stall_i_0 => cur_st_RNO_1_7_.DATAD
ic_wbm_stall_i_1_0 => fsm_proc_adr_internal_12_0_a2_3_1_.DATAD
ic_wbm_stall_i_1_0 => fsm_proc_adr_internal_12_0_a2_2_1_.DATAC
ic_wbm_stall_i_1_0 => cur_st_ns_1_iv_0_0_o2_0_1_.DATAC
ic_wbm_stall_i_1_0 => un1_cur_st_5_0_a2_0_cZ.DATAD
ic_wbm_stall_i_1_0 => un1_cur_st_12_i_a2_1_cZ.DATAC
ic_wbs_adr_i_0_0 => fsm_proc_adr_internal_12_4_i_a2_1_3_0.DATAC
ic_wbs_adr_i_0_0 => cur_st_tr22_0_a2_0_g0_1_a0_cZ.DATAA
ic_wbs_adr_i_0_0 => cur_st_tr22_0_a2_0_g0_1_a1_cZ.DATAB
ic_wbs_adr_i_0_0 => fsm_proc_adr_internal_12_4_i_a2_1_3.DATAA
ic_wbs_adr_i_0_1 => cur_st_tr22_0_a2_0_g0_1_a0_0_cZ.DATAC
ic_wbs_adr_i_0_1 => fsm_proc_adr_internal_12_4_i_a2_1_3_0.DATAD
ic_wbs_adr_i_0_1 => cur_st_tr22_0_a2_0_g0_1_a0_cZ.DATAB
ic_wbs_adr_i_0_1 => cur_st_tr22_0_a2_0_g0_1_a1_cZ.DATAC
ic_wbs_adr_i_0_1 => fsm_proc_adr_internal_12_4_i_a2_1_3.DATAB
ic_wbs_adr_i_0_2 => cur_st_tr22_0_a2_0_g0_1_a0_0_cZ.DATAB
ic_wbs_adr_i_0_2 => fsm_proc_adr_internal_12_4_i_a2_1_3_0.DATAB
cur_st_0_0 => cur_st_tr22_0_a2_0_g0_2_0_cZ.DATAB
cur_st_0_0 => fsm_proc_adr_internal_12_4_i_a2_0_1.DATAC
wbm_gnt_i_0_0 => cur_st_tr22_0_a2_0_g0_2_0_cZ.DATAA
wbm_gnt_i_0_0 => cur_st_RNICD7D_7_.DATAC
wbm_gnt_i_0_0 => fsm_proc_adr_internal_12_4_i_a2_0_1.DATAB
wbm_gnt_i_0_0 => fsm_proc_adr_internal_12_0_a2_3_1_.DATAB
wbm_gnt_i_0_0 => fsm_proc_adr_internal_12_0_a2_2_1_.DATAA
wbm_gnt_i_0_0 => cur_st_tr19_0_a4_0_a2_0_g0_1_cZ.DATAA
wbm_gnt_i_0_0 => cur_st_ns_1_iv_0_0_o2_0_1_.DATAB
wbm_gnt_i_0_0 => un1_cur_st_5_0_a2_0_cZ.DATAA
wbm_gnt_i_0_0 => un1_cur_st_12_i_a2_1_cZ.DATAA
sdram_addr_rd_1_0 => dbg_adrcst_0_.DATAIN
sdram_addr_rd_1_1 => dbg_adrcst_1_.DATAIN
sdram_addr_rd_1_2 => dbg_adrcst_2_.DATAIN
sdram_addr_rd_1_3 => dbg_adrcst_3_.DATAIN
sdram_addr_rd_1_4 => dbg_adrcst_4_.DATAIN
sdram_addr_rd_1_5 => dbg_adrcst_5_.DATAIN
sdram_addr_rd_1_6 => dbg_adrcst_6_.DATAIN
sdram_addr_rd_1_7 => dbg_adrcst_7_.DATAIN
sdram_addr_rd_1_8 => dbg_adrcst_8_.DATAIN
sdram_addr_rd_1_9 => dbg_adrcst_9_.DATAIN
sdram_addr_rd_1_10 => dbg_adrcst_10_.DATAIN
sdram_addr_rd_1_11 => dbg_adrcst_11_.DATAIN
sdram_addr_rd_1_12 => dbg_adrcst_12_.DATAIN
sdram_addr_rd_1_13 => dbg_adrcst_13_.DATAIN
sdram_addr_rd_1_14 => dbg_adrcst_14_.DATAIN
sdram_addr_rd_1_15 => dbg_adrcst_15_.DATAIN
sdram_addr_rd_1_16 => dbg_adrcst_16_.DATAIN
sdram_addr_rd_1_17 => dbg_adrcst_17_.DATAIN
m36 => cur_st_tr19_0_a4_0_a2_0_g0_1_cZ.DATAB
m27 => cur_st_RNILG6S_0_7_.DATAD
m18 => cur_st_RNILG6S_7_.DATAD
ic_wbs_adr_i_1_2_1_a4_0_a2 => cur_st_RNILG6S_7_.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => cur_st_RNILG6S_0_7_.DATAB
un15_rd_wbs_reg_cyc_0_tz => cur_st_tr22_0_a2_0_g0_1_a0_cZ.DATAC
un15_rd_wbs_reg_cyc_0_tz => cur_st_tr22_0_a2_0_g0_1_a1_cZ.DATAD
un15_rd_wbs_reg_cyc_0_tz => fsm_proc_adr_internal_12_4_i_a2_1_3.DATAC
d_m2_e => cur_st_RNIOQ2O2_7_.DATAD
m35_m5 => cur_st_RNIOQ2O2_7_.DATAC
m35_m5 => err_i_proc_err_i_status_2_i_0_o2_RNI18AC7.DATAA
rd_wbs_reg_cyc => cur_st_RNIOQ2O2_7_.DATAB
rd_wbs_reg_cyc => err_i_proc_err_i_status_2_i_0_o2_RNILD284.DATAC
rd_wbs_reg_cyc => cur_st_RNILG6S_7_.DATAC
rd_wbs_reg_cyc => cur_st_RNILG6S_0_7_.DATAC
rd_wbs_reg_cyc_0 => fsm_proc_adr_internal_12_4_i_a2_0_1.DATAD
rd_wbs_reg_cyc_0 => cur_st_tr22_0_a2_0_g0_2_2_cZ.DATAD
wbs_stall_o_int_i => cur_st_tr22_0_a2_0_g0_1_a0_0_cZ.DATAA
wbs_stall_o_int_i => fsm_proc_adr_internal_12_4_i_a2_0_1.DATAA
wbs_stall_o_int_i => cur_st_tr22_0_a2_0_g0_2_2_cZ.DATAA
wbs_stall_o_int_i => fsm_proc_adr_internal_12_4_i_a2_1_3_0.DATAA
wbs_stall_o_int_i => cur_st_tr22_0_a2_0_g0_1_a1_cZ.DATAA
start_trigger => delay_vsync_proc_vsync_en3lto11_6_RNI00PF.DATAA
start_trigger => vsync_en_RNO.DATAB
wbs_err_o => err_i_status_RNO.DATAA
ack_o_sr_2_0_g0_1 => cur_st_RNI5CS41_7_.DATAC
ack_o_sr => cur_st_RNI5CS41_7_.DATAA
sdram_rd_en => err_i_proc_err_i_status_2_i_0_o2.DATAB
sdram_rd_en => cur_st_ns_5_1_i_0_o2_cZ.DATAC
sdram_rd_en => cur_st_RNI0ILA_3_.DATAC
sdram_rd_en => cur_st_RNO_0_5_.DATAC
sdram_rd_en => cur_st_RNO_0_0_.DATAC
sdram_rd_en => cyc_internal_RNO_0.DATAC
sdram_rd_en => cur_st_RNO_4_.DATAC
sdram_rd_en => cur_st_RNO_0_6_.DATAC
sdram_rd_en => cur_st_i_0_RNO_0_9_.DATAC
sdram_rd_en => cur_st_tr22_0_a2_0_g0_2_2_cZ.DATAB
sdram_rd_en => cur_st_ns_1_iv_0_0_a2_1_.DATAC
sdram_rd_en => un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIOQ9A.DATAB
sdram_rd_en => un1_cur_st_5_0_a2_0_cZ.DATAB
sdram_rd_en => un1_cur_st_6_i_0_a3_i_cZ.DATAB
sdram_rd_en => cur_st_RNO_1_.DATAC
sdram_rd_en => cur_st_RNO_6_.DATAB
sdram_rd_en => un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIHUQC2.DATAB
sdram_rd_en => stb_internal_RNO_0.DATAB
sdram_rd_en => stb_internal_RNO.DATAB
sdram_rd_en => fsm_proc_adr_internal_12_4_i_o2.DATAA
sdram_rd_en => cur_st_RNO_7_.DATAA
sdram_rd_en => sdram_rd_en_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => ack_cnt_0_.CLK
clk_100 => ack_cnt_1_.CLK
clk_100 => ack_cnt_2_.CLK
clk_100 => ack_cnt_3_.CLK
clk_100 => ack_cnt_4_.CLK
clk_100 => ack_cnt_5_.CLK
clk_100 => ack_cnt_6_.CLK
clk_100 => ack_cnt_7_.CLK
clk_100 => ack_cnt_8_.CLK
clk_100 => ack_cnt_9_.CLK
clk_100 => ack_cnt_10_.CLK
clk_100 => vsync_cnt_0_.CLK
clk_100 => vsync_cnt_1_.CLK
clk_100 => vsync_cnt_2_.CLK
clk_100 => vsync_cnt_3_.CLK
clk_100 => vsync_cnt_4_.CLK
clk_100 => vsync_cnt_5_.CLK
clk_100 => vsync_cnt_6_.CLK
clk_100 => vsync_cnt_7_.CLK
clk_100 => vsync_cnt_8_.CLK
clk_100 => vsync_cnt_9_.CLK
clk_100 => vsync_cnt_10_.CLK
clk_100 => vsync_cnt_11_.CLK
clk_100 => dbg_adrcst_17_.CLK
clk_100 => dbg_adrcst_16_.CLK
clk_100 => dbg_adrcst_15_.CLK
clk_100 => dbg_adrcst_14_.CLK
clk_100 => dbg_adrcst_13_.CLK
clk_100 => dbg_adrcst_12_.CLK
clk_100 => dbg_adrcst_11_.CLK
clk_100 => dbg_adrcst_10_.CLK
clk_100 => dbg_adrcst_9_.CLK
clk_100 => dbg_adrcst_8_.CLK
clk_100 => dbg_adrcst_7_.CLK
clk_100 => dbg_adrcst_6_.CLK
clk_100 => dbg_adrcst_5_.CLK
clk_100 => dbg_adrcst_4_.CLK
clk_100 => dbg_adrcst_3_.CLK
clk_100 => dbg_adrcst_2_.CLK
clk_100 => dbg_adrcst_1_.CLK
clk_100 => dbg_adrcst_0_.CLK
clk_100 => wbm_dat_o_7_.CLK
clk_100 => wbm_dat_o_6_.CLK
clk_100 => wbm_dat_o_5_.CLK
clk_100 => wbm_dat_o_4_.CLK
clk_100 => wbm_dat_o_3_.CLK
clk_100 => wbm_dat_o_2_.CLK
clk_100 => wbm_dat_o_1_.CLK
clk_100 => wbm_dat_o_0_.CLK
clk_100 => we_internal_Z.CLK
clk_100 => vsync_en_Z.CLK
clk_100 => wbm_tga_o_1_1_.CLK
clk_100 => wbm_tga_o_1_5_.CLK
clk_100 => stb_internal_Z.CLK
clk_100 => adr_internal_9_.CLK
clk_100 => adr_internal_8_.CLK
clk_100 => adr_internal_7_.CLK
clk_100 => adr_internal_6_.CLK
clk_100 => adr_internal_5_.CLK
clk_100 => adr_internal_4_.CLK
clk_100 => adr_internal_3_.CLK
clk_100 => adr_internal_2_.CLK
clk_100 => adr_internal_1_.CLK
clk_100 => adr_internal_0_.CLK
clk_100 => fsm_proc_cnt_31_.CLK
clk_100 => fsm_proc_cnt_30_.CLK
clk_100 => fsm_proc_cnt_29_.CLK
clk_100 => fsm_proc_cnt_28_.CLK
clk_100 => fsm_proc_cnt_27_.CLK
clk_100 => fsm_proc_cnt_26_.CLK
clk_100 => fsm_proc_cnt_25_.CLK
clk_100 => fsm_proc_cnt_24_.CLK
clk_100 => fsm_proc_cnt_23_.CLK
clk_100 => fsm_proc_cnt_22_.CLK
clk_100 => fsm_proc_cnt_21_.CLK
clk_100 => fsm_proc_cnt_20_.CLK
clk_100 => fsm_proc_cnt_19_.CLK
clk_100 => fsm_proc_cnt_18_.CLK
clk_100 => fsm_proc_cnt_17_.CLK
clk_100 => fsm_proc_cnt_16_.CLK
clk_100 => fsm_proc_cnt_15_.CLK
clk_100 => fsm_proc_cnt_14_.CLK
clk_100 => fsm_proc_cnt_13_.CLK
clk_100 => fsm_proc_cnt_12_.CLK
clk_100 => fsm_proc_cnt_11_.CLK
clk_100 => fsm_proc_cnt_10_.CLK
clk_100 => fsm_proc_cnt_9_.CLK
clk_100 => fsm_proc_cnt_8_.CLK
clk_100 => fsm_proc_cnt_7_.CLK
clk_100 => fsm_proc_cnt_6_.CLK
clk_100 => fsm_proc_cnt_5_.CLK
clk_100 => fsm_proc_cnt_4_.CLK
clk_100 => fsm_proc_cnt_3_.CLK
clk_100 => fsm_proc_cnt_2_.CLK
clk_100 => fsm_proc_cnt_1_.CLK
clk_100 => fsm_proc_cnt_0_.CLK
clk_100 => cur_st_0_.CLK
clk_100 => cur_st_1_.CLK
clk_100 => cur_st_2_.CLK
clk_100 => cur_st_3_.CLK
clk_100 => cur_st_4_.CLK
clk_100 => cur_st_5_.CLK
clk_100 => cur_st_6_.CLK
clk_100 => cur_st_7_.CLK
clk_100 => cur_st_8_.CLK
clk_100 => cur_st_i_0_9_.CLK
clk_100 => cyc_internal_Z.CLK
clk_100 => err_i_status_Z.CLK


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst
mux_dout_7 => dcfifo:dcfifo_component.data
mux_dout_6 => dcfifo:dcfifo_component.data
mux_dout_5 => dcfifo:dcfifo_component.data
mux_dout_4 => dcfifo:dcfifo_component.data
mux_dout_3 => dcfifo:dcfifo_component.data
mux_dout_2 => dcfifo:dcfifo_component.data
mux_dout_1 => dcfifo:dcfifo_component.data
mux_dout_0 => dcfifo:dcfifo_component.data
dc_rd_req => dcfifo:dcfifo_component.rdreq
dc_fifo_aclr => dcfifo:dcfifo_component.aclr
mux_dout_valid => dcfifo:dcfifo_component.wrreq
clk_100 => dcfifo:dcfifo_component.wrclk
clk_40_c => dcfifo:dcfifo_component.rdclk


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_7kl1:auto_generated.data[0]
data[1] => dcfifo_7kl1:auto_generated.data[1]
data[2] => dcfifo_7kl1:auto_generated.data[2]
data[3] => dcfifo_7kl1:auto_generated.data[3]
data[4] => dcfifo_7kl1:auto_generated.data[4]
data[5] => dcfifo_7kl1:auto_generated.data[5]
data[6] => dcfifo_7kl1:auto_generated.data[6]
data[7] => dcfifo_7kl1:auto_generated.data[7]
rdclk => dcfifo_7kl1:auto_generated.rdclk
rdreq => dcfifo_7kl1:auto_generated.rdreq
wrclk => dcfifo_7kl1:auto_generated.wrclk
wrreq => dcfifo_7kl1:auto_generated.wrreq
aclr => dcfifo_7kl1:auto_generated.aclr


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated
aclr => altsyncram_1p61:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1p61:fifo_ram.data_a[0]
data[1] => altsyncram_1p61:fifo_ram.data_a[1]
data[2] => altsyncram_1p61:fifo_ram.data_a[2]
data[3] => altsyncram_1p61:fifo_ram.data_a[3]
data[4] => altsyncram_1p61:fifo_ram.data_a[4]
data[5] => altsyncram_1p61:fifo_ram.data_a[5]
data[6] => altsyncram_1p61:fifo_ram.data_a[6]
data[7] => altsyncram_1p61:fifo_ram.data_a[7]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_1p61:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_vdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => altsyncram_1p61:fifo_ram.clocken1
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_1p61:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter5a[13].IN0
aclr => counter5a[12].IN0
aclr => counter5a[11].IN0
aclr => counter5a[10].IN0
aclr => counter5a[9].IN0
aclr => counter5a[8].IN0
aclr => counter5a[7].IN0
aclr => counter5a[6].IN0
aclr => counter5a[5].IN0
aclr => counter5a[4].IN0
aclr => counter5a[3].IN0
aclr => counter5a[2].IN0
aclr => counter5a[1].IN0
aclr => counter5a[0].IN0
aclr => parity3.IN0
aclr => sub_parity4a1.IN0
aclr => sub_parity4a0.IN0
clock => counter5a[13].CLK
clock => counter5a[12].CLK
clock => counter5a[11].CLK
clock => counter5a[10].CLK
clock => counter5a[9].CLK
clock => counter5a[8].CLK
clock => counter5a[7].CLK
clock => counter5a[6].CLK
clock => counter5a[5].CLK
clock => counter5a[4].CLK
clock => counter5a[3].CLK
clock => counter5a[2].CLK
clock => counter5a[1].CLK
clock => counter5a[0].CLK
clock => parity3.CLK
clock => sub_parity4a0.CLK
clock => sub_parity4a1.CLK
clock => sub_parity4a2.CLK
clock => sub_parity4a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[3].IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => counter6a12.CLK
clock => counter6a13.CLK
clock => parity7.CLK
clock => sub_parity8a[3].CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter11a[13].IN0
aclr => counter11a[12].IN0
aclr => counter11a[11].IN0
aclr => counter11a[10].IN0
aclr => counter11a[9].IN0
aclr => counter11a[8].IN0
aclr => counter11a[7].IN0
aclr => counter11a[6].IN0
aclr => counter11a[5].IN0
aclr => counter11a[4].IN0
aclr => counter11a[3].IN0
aclr => counter11a[2].IN0
aclr => counter11a[1].IN0
aclr => counter11a[0].IN0
aclr => parity9.IN0
aclr => sub_parity10a1.IN0
aclr => sub_parity10a0.IN0
clock => counter11a[13].CLK
clock => counter11a[12].CLK
clock => counter11a[11].CLK
clock => counter11a[10].CLK
clock => counter11a[9].CLK
clock => counter11a[8].CLK
clock => counter11a[7].CLK
clock => counter11a[6].CLK
clock => counter11a[5].CLK
clock => counter11a[4].CLK
clock => counter11a[3].CLK
clock => counter11a[2].CLK
clock => counter11a[1].CLK
clock => counter11a[0].CLK
clock => parity9.CLK
clock => sub_parity10a0.CLK
clock => sub_parity10a1.CLK
clock => sub_parity10a2.CLK
clock => sub_parity10a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram
aclr1 => altsyncram_dve1:altsyncram12.aclr1
address_a[0] => altsyncram_dve1:altsyncram12.address_b[0]
address_a[1] => altsyncram_dve1:altsyncram12.address_b[1]
address_a[2] => altsyncram_dve1:altsyncram12.address_b[2]
address_a[3] => altsyncram_dve1:altsyncram12.address_b[3]
address_a[4] => altsyncram_dve1:altsyncram12.address_b[4]
address_a[5] => altsyncram_dve1:altsyncram12.address_b[5]
address_a[6] => altsyncram_dve1:altsyncram12.address_b[6]
address_a[7] => altsyncram_dve1:altsyncram12.address_b[7]
address_a[8] => altsyncram_dve1:altsyncram12.address_b[8]
address_a[9] => altsyncram_dve1:altsyncram12.address_b[9]
address_a[10] => altsyncram_dve1:altsyncram12.address_b[10]
address_a[11] => altsyncram_dve1:altsyncram12.address_b[11]
address_a[12] => altsyncram_dve1:altsyncram12.address_b[12]
address_b[0] => altsyncram_dve1:altsyncram12.address_a[0]
address_b[1] => altsyncram_dve1:altsyncram12.address_a[1]
address_b[2] => altsyncram_dve1:altsyncram12.address_a[2]
address_b[3] => altsyncram_dve1:altsyncram12.address_a[3]
address_b[4] => altsyncram_dve1:altsyncram12.address_a[4]
address_b[5] => altsyncram_dve1:altsyncram12.address_a[5]
address_b[6] => altsyncram_dve1:altsyncram12.address_a[6]
address_b[7] => altsyncram_dve1:altsyncram12.address_a[7]
address_b[8] => altsyncram_dve1:altsyncram12.address_a[8]
address_b[9] => altsyncram_dve1:altsyncram12.address_a[9]
address_b[10] => altsyncram_dve1:altsyncram12.address_a[10]
address_b[11] => altsyncram_dve1:altsyncram12.address_a[11]
address_b[12] => altsyncram_dve1:altsyncram12.address_a[12]
addressstall_b => altsyncram_dve1:altsyncram12.addressstall_a
clock0 => altsyncram_dve1:altsyncram12.clock1
clock1 => altsyncram_dve1:altsyncram12.clock0
clocken1 => altsyncram_dve1:altsyncram12.clocken0
data_a[0] => altsyncram_dve1:altsyncram12.data_b[0]
data_a[1] => altsyncram_dve1:altsyncram12.data_b[1]
data_a[2] => altsyncram_dve1:altsyncram12.data_b[2]
data_a[3] => altsyncram_dve1:altsyncram12.data_b[3]
data_a[4] => altsyncram_dve1:altsyncram12.data_b[4]
data_a[5] => altsyncram_dve1:altsyncram12.data_b[5]
data_a[6] => altsyncram_dve1:altsyncram12.data_b[6]
data_a[7] => altsyncram_dve1:altsyncram12.data_b[7]
wren_a => altsyncram_dve1:altsyncram12.clocken1
wren_a => altsyncram_dve1:altsyncram12.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
aclr1 => ram_block13a0.CLR1
aclr1 => ram_block13a1.CLR1
aclr1 => ram_block13a2.CLR1
aclr1 => ram_block13a3.CLR1
aclr1 => ram_block13a4.CLR1
aclr1 => ram_block13a5.CLR1
aclr1 => ram_block13a6.CLR1
aclr1 => ram_block13a7.CLR1
aclr1 => ram_block13a8.CLR1
aclr1 => ram_block13a9.CLR1
aclr1 => ram_block13a10.CLR1
aclr1 => ram_block13a11.CLR1
aclr1 => ram_block13a12.CLR1
aclr1 => ram_block13a13.CLR1
aclr1 => ram_block13a14.CLR1
aclr1 => ram_block13a15.CLR1
address_a[0] => ram_block13a0.PORTAADDR
address_a[0] => ram_block13a1.PORTAADDR
address_a[0] => ram_block13a2.PORTAADDR
address_a[0] => ram_block13a3.PORTAADDR
address_a[0] => ram_block13a4.PORTAADDR
address_a[0] => ram_block13a5.PORTAADDR
address_a[0] => ram_block13a6.PORTAADDR
address_a[0] => ram_block13a7.PORTAADDR
address_a[0] => ram_block13a8.PORTAADDR
address_a[0] => ram_block13a9.PORTAADDR
address_a[0] => ram_block13a10.PORTAADDR
address_a[0] => ram_block13a11.PORTAADDR
address_a[0] => ram_block13a12.PORTAADDR
address_a[0] => ram_block13a13.PORTAADDR
address_a[0] => ram_block13a14.PORTAADDR
address_a[0] => ram_block13a15.PORTAADDR
address_a[1] => ram_block13a0.PORTAADDR1
address_a[1] => ram_block13a1.PORTAADDR1
address_a[1] => ram_block13a2.PORTAADDR1
address_a[1] => ram_block13a3.PORTAADDR1
address_a[1] => ram_block13a4.PORTAADDR1
address_a[1] => ram_block13a5.PORTAADDR1
address_a[1] => ram_block13a6.PORTAADDR1
address_a[1] => ram_block13a7.PORTAADDR1
address_a[1] => ram_block13a8.PORTAADDR1
address_a[1] => ram_block13a9.PORTAADDR1
address_a[1] => ram_block13a10.PORTAADDR1
address_a[1] => ram_block13a11.PORTAADDR1
address_a[1] => ram_block13a12.PORTAADDR1
address_a[1] => ram_block13a13.PORTAADDR1
address_a[1] => ram_block13a14.PORTAADDR1
address_a[1] => ram_block13a15.PORTAADDR1
address_a[2] => ram_block13a0.PORTAADDR2
address_a[2] => ram_block13a1.PORTAADDR2
address_a[2] => ram_block13a2.PORTAADDR2
address_a[2] => ram_block13a3.PORTAADDR2
address_a[2] => ram_block13a4.PORTAADDR2
address_a[2] => ram_block13a5.PORTAADDR2
address_a[2] => ram_block13a6.PORTAADDR2
address_a[2] => ram_block13a7.PORTAADDR2
address_a[2] => ram_block13a8.PORTAADDR2
address_a[2] => ram_block13a9.PORTAADDR2
address_a[2] => ram_block13a10.PORTAADDR2
address_a[2] => ram_block13a11.PORTAADDR2
address_a[2] => ram_block13a12.PORTAADDR2
address_a[2] => ram_block13a13.PORTAADDR2
address_a[2] => ram_block13a14.PORTAADDR2
address_a[2] => ram_block13a15.PORTAADDR2
address_a[3] => ram_block13a0.PORTAADDR3
address_a[3] => ram_block13a1.PORTAADDR3
address_a[3] => ram_block13a2.PORTAADDR3
address_a[3] => ram_block13a3.PORTAADDR3
address_a[3] => ram_block13a4.PORTAADDR3
address_a[3] => ram_block13a5.PORTAADDR3
address_a[3] => ram_block13a6.PORTAADDR3
address_a[3] => ram_block13a7.PORTAADDR3
address_a[3] => ram_block13a8.PORTAADDR3
address_a[3] => ram_block13a9.PORTAADDR3
address_a[3] => ram_block13a10.PORTAADDR3
address_a[3] => ram_block13a11.PORTAADDR3
address_a[3] => ram_block13a12.PORTAADDR3
address_a[3] => ram_block13a13.PORTAADDR3
address_a[3] => ram_block13a14.PORTAADDR3
address_a[3] => ram_block13a15.PORTAADDR3
address_a[4] => ram_block13a0.PORTAADDR4
address_a[4] => ram_block13a1.PORTAADDR4
address_a[4] => ram_block13a2.PORTAADDR4
address_a[4] => ram_block13a3.PORTAADDR4
address_a[4] => ram_block13a4.PORTAADDR4
address_a[4] => ram_block13a5.PORTAADDR4
address_a[4] => ram_block13a6.PORTAADDR4
address_a[4] => ram_block13a7.PORTAADDR4
address_a[4] => ram_block13a8.PORTAADDR4
address_a[4] => ram_block13a9.PORTAADDR4
address_a[4] => ram_block13a10.PORTAADDR4
address_a[4] => ram_block13a11.PORTAADDR4
address_a[4] => ram_block13a12.PORTAADDR4
address_a[4] => ram_block13a13.PORTAADDR4
address_a[4] => ram_block13a14.PORTAADDR4
address_a[4] => ram_block13a15.PORTAADDR4
address_a[5] => ram_block13a0.PORTAADDR5
address_a[5] => ram_block13a1.PORTAADDR5
address_a[5] => ram_block13a2.PORTAADDR5
address_a[5] => ram_block13a3.PORTAADDR5
address_a[5] => ram_block13a4.PORTAADDR5
address_a[5] => ram_block13a5.PORTAADDR5
address_a[5] => ram_block13a6.PORTAADDR5
address_a[5] => ram_block13a7.PORTAADDR5
address_a[5] => ram_block13a8.PORTAADDR5
address_a[5] => ram_block13a9.PORTAADDR5
address_a[5] => ram_block13a10.PORTAADDR5
address_a[5] => ram_block13a11.PORTAADDR5
address_a[5] => ram_block13a12.PORTAADDR5
address_a[5] => ram_block13a13.PORTAADDR5
address_a[5] => ram_block13a14.PORTAADDR5
address_a[5] => ram_block13a15.PORTAADDR5
address_a[6] => ram_block13a0.PORTAADDR6
address_a[6] => ram_block13a1.PORTAADDR6
address_a[6] => ram_block13a2.PORTAADDR6
address_a[6] => ram_block13a3.PORTAADDR6
address_a[6] => ram_block13a4.PORTAADDR6
address_a[6] => ram_block13a5.PORTAADDR6
address_a[6] => ram_block13a6.PORTAADDR6
address_a[6] => ram_block13a7.PORTAADDR6
address_a[6] => ram_block13a8.PORTAADDR6
address_a[6] => ram_block13a9.PORTAADDR6
address_a[6] => ram_block13a10.PORTAADDR6
address_a[6] => ram_block13a11.PORTAADDR6
address_a[6] => ram_block13a12.PORTAADDR6
address_a[6] => ram_block13a13.PORTAADDR6
address_a[6] => ram_block13a14.PORTAADDR6
address_a[6] => ram_block13a15.PORTAADDR6
address_a[7] => ram_block13a0.PORTAADDR7
address_a[7] => ram_block13a1.PORTAADDR7
address_a[7] => ram_block13a2.PORTAADDR7
address_a[7] => ram_block13a3.PORTAADDR7
address_a[7] => ram_block13a4.PORTAADDR7
address_a[7] => ram_block13a5.PORTAADDR7
address_a[7] => ram_block13a6.PORTAADDR7
address_a[7] => ram_block13a7.PORTAADDR7
address_a[7] => ram_block13a8.PORTAADDR7
address_a[7] => ram_block13a9.PORTAADDR7
address_a[7] => ram_block13a10.PORTAADDR7
address_a[7] => ram_block13a11.PORTAADDR7
address_a[7] => ram_block13a12.PORTAADDR7
address_a[7] => ram_block13a13.PORTAADDR7
address_a[7] => ram_block13a14.PORTAADDR7
address_a[7] => ram_block13a15.PORTAADDR7
address_a[8] => ram_block13a0.PORTAADDR8
address_a[8] => ram_block13a1.PORTAADDR8
address_a[8] => ram_block13a2.PORTAADDR8
address_a[8] => ram_block13a3.PORTAADDR8
address_a[8] => ram_block13a4.PORTAADDR8
address_a[8] => ram_block13a5.PORTAADDR8
address_a[8] => ram_block13a6.PORTAADDR8
address_a[8] => ram_block13a7.PORTAADDR8
address_a[8] => ram_block13a8.PORTAADDR8
address_a[8] => ram_block13a9.PORTAADDR8
address_a[8] => ram_block13a10.PORTAADDR8
address_a[8] => ram_block13a11.PORTAADDR8
address_a[8] => ram_block13a12.PORTAADDR8
address_a[8] => ram_block13a13.PORTAADDR8
address_a[8] => ram_block13a14.PORTAADDR8
address_a[8] => ram_block13a15.PORTAADDR8
address_a[9] => ram_block13a0.PORTAADDR9
address_a[9] => ram_block13a1.PORTAADDR9
address_a[9] => ram_block13a2.PORTAADDR9
address_a[9] => ram_block13a3.PORTAADDR9
address_a[9] => ram_block13a4.PORTAADDR9
address_a[9] => ram_block13a5.PORTAADDR9
address_a[9] => ram_block13a6.PORTAADDR9
address_a[9] => ram_block13a7.PORTAADDR9
address_a[9] => ram_block13a8.PORTAADDR9
address_a[9] => ram_block13a9.PORTAADDR9
address_a[9] => ram_block13a10.PORTAADDR9
address_a[9] => ram_block13a11.PORTAADDR9
address_a[9] => ram_block13a12.PORTAADDR9
address_a[9] => ram_block13a13.PORTAADDR9
address_a[9] => ram_block13a14.PORTAADDR9
address_a[9] => ram_block13a15.PORTAADDR9
address_a[10] => ram_block13a0.PORTAADDR10
address_a[10] => ram_block13a1.PORTAADDR10
address_a[10] => ram_block13a2.PORTAADDR10
address_a[10] => ram_block13a3.PORTAADDR10
address_a[10] => ram_block13a4.PORTAADDR10
address_a[10] => ram_block13a5.PORTAADDR10
address_a[10] => ram_block13a6.PORTAADDR10
address_a[10] => ram_block13a7.PORTAADDR10
address_a[10] => ram_block13a8.PORTAADDR10
address_a[10] => ram_block13a9.PORTAADDR10
address_a[10] => ram_block13a10.PORTAADDR10
address_a[10] => ram_block13a11.PORTAADDR10
address_a[10] => ram_block13a12.PORTAADDR10
address_a[10] => ram_block13a13.PORTAADDR10
address_a[10] => ram_block13a14.PORTAADDR10
address_a[10] => ram_block13a15.PORTAADDR10
address_a[11] => ram_block13a0.PORTAADDR11
address_a[11] => ram_block13a1.PORTAADDR11
address_a[11] => ram_block13a2.PORTAADDR11
address_a[11] => ram_block13a3.PORTAADDR11
address_a[11] => ram_block13a4.PORTAADDR11
address_a[11] => ram_block13a5.PORTAADDR11
address_a[11] => ram_block13a6.PORTAADDR11
address_a[11] => ram_block13a7.PORTAADDR11
address_a[11] => ram_block13a8.PORTAADDR11
address_a[11] => ram_block13a9.PORTAADDR11
address_a[11] => ram_block13a10.PORTAADDR11
address_a[11] => ram_block13a11.PORTAADDR11
address_a[11] => ram_block13a12.PORTAADDR11
address_a[11] => ram_block13a13.PORTAADDR11
address_a[11] => ram_block13a14.PORTAADDR11
address_a[11] => ram_block13a15.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block13a0.PORTBADDR
address_b[0] => ram_block13a1.PORTBADDR
address_b[0] => ram_block13a2.PORTBADDR
address_b[0] => ram_block13a3.PORTBADDR
address_b[0] => ram_block13a4.PORTBADDR
address_b[0] => ram_block13a5.PORTBADDR
address_b[0] => ram_block13a6.PORTBADDR
address_b[0] => ram_block13a7.PORTBADDR
address_b[0] => ram_block13a8.PORTBADDR
address_b[0] => ram_block13a9.PORTBADDR
address_b[0] => ram_block13a10.PORTBADDR
address_b[0] => ram_block13a11.PORTBADDR
address_b[0] => ram_block13a12.PORTBADDR
address_b[0] => ram_block13a13.PORTBADDR
address_b[0] => ram_block13a14.PORTBADDR
address_b[0] => ram_block13a15.PORTBADDR
address_b[1] => ram_block13a0.PORTBADDR1
address_b[1] => ram_block13a1.PORTBADDR1
address_b[1] => ram_block13a2.PORTBADDR1
address_b[1] => ram_block13a3.PORTBADDR1
address_b[1] => ram_block13a4.PORTBADDR1
address_b[1] => ram_block13a5.PORTBADDR1
address_b[1] => ram_block13a6.PORTBADDR1
address_b[1] => ram_block13a7.PORTBADDR1
address_b[1] => ram_block13a8.PORTBADDR1
address_b[1] => ram_block13a9.PORTBADDR1
address_b[1] => ram_block13a10.PORTBADDR1
address_b[1] => ram_block13a11.PORTBADDR1
address_b[1] => ram_block13a12.PORTBADDR1
address_b[1] => ram_block13a13.PORTBADDR1
address_b[1] => ram_block13a14.PORTBADDR1
address_b[1] => ram_block13a15.PORTBADDR1
address_b[2] => ram_block13a0.PORTBADDR2
address_b[2] => ram_block13a1.PORTBADDR2
address_b[2] => ram_block13a2.PORTBADDR2
address_b[2] => ram_block13a3.PORTBADDR2
address_b[2] => ram_block13a4.PORTBADDR2
address_b[2] => ram_block13a5.PORTBADDR2
address_b[2] => ram_block13a6.PORTBADDR2
address_b[2] => ram_block13a7.PORTBADDR2
address_b[2] => ram_block13a8.PORTBADDR2
address_b[2] => ram_block13a9.PORTBADDR2
address_b[2] => ram_block13a10.PORTBADDR2
address_b[2] => ram_block13a11.PORTBADDR2
address_b[2] => ram_block13a12.PORTBADDR2
address_b[2] => ram_block13a13.PORTBADDR2
address_b[2] => ram_block13a14.PORTBADDR2
address_b[2] => ram_block13a15.PORTBADDR2
address_b[3] => ram_block13a0.PORTBADDR3
address_b[3] => ram_block13a1.PORTBADDR3
address_b[3] => ram_block13a2.PORTBADDR3
address_b[3] => ram_block13a3.PORTBADDR3
address_b[3] => ram_block13a4.PORTBADDR3
address_b[3] => ram_block13a5.PORTBADDR3
address_b[3] => ram_block13a6.PORTBADDR3
address_b[3] => ram_block13a7.PORTBADDR3
address_b[3] => ram_block13a8.PORTBADDR3
address_b[3] => ram_block13a9.PORTBADDR3
address_b[3] => ram_block13a10.PORTBADDR3
address_b[3] => ram_block13a11.PORTBADDR3
address_b[3] => ram_block13a12.PORTBADDR3
address_b[3] => ram_block13a13.PORTBADDR3
address_b[3] => ram_block13a14.PORTBADDR3
address_b[3] => ram_block13a15.PORTBADDR3
address_b[4] => ram_block13a0.PORTBADDR4
address_b[4] => ram_block13a1.PORTBADDR4
address_b[4] => ram_block13a2.PORTBADDR4
address_b[4] => ram_block13a3.PORTBADDR4
address_b[4] => ram_block13a4.PORTBADDR4
address_b[4] => ram_block13a5.PORTBADDR4
address_b[4] => ram_block13a6.PORTBADDR4
address_b[4] => ram_block13a7.PORTBADDR4
address_b[4] => ram_block13a8.PORTBADDR4
address_b[4] => ram_block13a9.PORTBADDR4
address_b[4] => ram_block13a10.PORTBADDR4
address_b[4] => ram_block13a11.PORTBADDR4
address_b[4] => ram_block13a12.PORTBADDR4
address_b[4] => ram_block13a13.PORTBADDR4
address_b[4] => ram_block13a14.PORTBADDR4
address_b[4] => ram_block13a15.PORTBADDR4
address_b[5] => ram_block13a0.PORTBADDR5
address_b[5] => ram_block13a1.PORTBADDR5
address_b[5] => ram_block13a2.PORTBADDR5
address_b[5] => ram_block13a3.PORTBADDR5
address_b[5] => ram_block13a4.PORTBADDR5
address_b[5] => ram_block13a5.PORTBADDR5
address_b[5] => ram_block13a6.PORTBADDR5
address_b[5] => ram_block13a7.PORTBADDR5
address_b[5] => ram_block13a8.PORTBADDR5
address_b[5] => ram_block13a9.PORTBADDR5
address_b[5] => ram_block13a10.PORTBADDR5
address_b[5] => ram_block13a11.PORTBADDR5
address_b[5] => ram_block13a12.PORTBADDR5
address_b[5] => ram_block13a13.PORTBADDR5
address_b[5] => ram_block13a14.PORTBADDR5
address_b[5] => ram_block13a15.PORTBADDR5
address_b[6] => ram_block13a0.PORTBADDR6
address_b[6] => ram_block13a1.PORTBADDR6
address_b[6] => ram_block13a2.PORTBADDR6
address_b[6] => ram_block13a3.PORTBADDR6
address_b[6] => ram_block13a4.PORTBADDR6
address_b[6] => ram_block13a5.PORTBADDR6
address_b[6] => ram_block13a6.PORTBADDR6
address_b[6] => ram_block13a7.PORTBADDR6
address_b[6] => ram_block13a8.PORTBADDR6
address_b[6] => ram_block13a9.PORTBADDR6
address_b[6] => ram_block13a10.PORTBADDR6
address_b[6] => ram_block13a11.PORTBADDR6
address_b[6] => ram_block13a12.PORTBADDR6
address_b[6] => ram_block13a13.PORTBADDR6
address_b[6] => ram_block13a14.PORTBADDR6
address_b[6] => ram_block13a15.PORTBADDR6
address_b[7] => ram_block13a0.PORTBADDR7
address_b[7] => ram_block13a1.PORTBADDR7
address_b[7] => ram_block13a2.PORTBADDR7
address_b[7] => ram_block13a3.PORTBADDR7
address_b[7] => ram_block13a4.PORTBADDR7
address_b[7] => ram_block13a5.PORTBADDR7
address_b[7] => ram_block13a6.PORTBADDR7
address_b[7] => ram_block13a7.PORTBADDR7
address_b[7] => ram_block13a8.PORTBADDR7
address_b[7] => ram_block13a9.PORTBADDR7
address_b[7] => ram_block13a10.PORTBADDR7
address_b[7] => ram_block13a11.PORTBADDR7
address_b[7] => ram_block13a12.PORTBADDR7
address_b[7] => ram_block13a13.PORTBADDR7
address_b[7] => ram_block13a14.PORTBADDR7
address_b[7] => ram_block13a15.PORTBADDR7
address_b[8] => ram_block13a0.PORTBADDR8
address_b[8] => ram_block13a1.PORTBADDR8
address_b[8] => ram_block13a2.PORTBADDR8
address_b[8] => ram_block13a3.PORTBADDR8
address_b[8] => ram_block13a4.PORTBADDR8
address_b[8] => ram_block13a5.PORTBADDR8
address_b[8] => ram_block13a6.PORTBADDR8
address_b[8] => ram_block13a7.PORTBADDR8
address_b[8] => ram_block13a8.PORTBADDR8
address_b[8] => ram_block13a9.PORTBADDR8
address_b[8] => ram_block13a10.PORTBADDR8
address_b[8] => ram_block13a11.PORTBADDR8
address_b[8] => ram_block13a12.PORTBADDR8
address_b[8] => ram_block13a13.PORTBADDR8
address_b[8] => ram_block13a14.PORTBADDR8
address_b[8] => ram_block13a15.PORTBADDR8
address_b[9] => ram_block13a0.PORTBADDR9
address_b[9] => ram_block13a1.PORTBADDR9
address_b[9] => ram_block13a2.PORTBADDR9
address_b[9] => ram_block13a3.PORTBADDR9
address_b[9] => ram_block13a4.PORTBADDR9
address_b[9] => ram_block13a5.PORTBADDR9
address_b[9] => ram_block13a6.PORTBADDR9
address_b[9] => ram_block13a7.PORTBADDR9
address_b[9] => ram_block13a8.PORTBADDR9
address_b[9] => ram_block13a9.PORTBADDR9
address_b[9] => ram_block13a10.PORTBADDR9
address_b[9] => ram_block13a11.PORTBADDR9
address_b[9] => ram_block13a12.PORTBADDR9
address_b[9] => ram_block13a13.PORTBADDR9
address_b[9] => ram_block13a14.PORTBADDR9
address_b[9] => ram_block13a15.PORTBADDR9
address_b[10] => ram_block13a0.PORTBADDR10
address_b[10] => ram_block13a1.PORTBADDR10
address_b[10] => ram_block13a2.PORTBADDR10
address_b[10] => ram_block13a3.PORTBADDR10
address_b[10] => ram_block13a4.PORTBADDR10
address_b[10] => ram_block13a5.PORTBADDR10
address_b[10] => ram_block13a6.PORTBADDR10
address_b[10] => ram_block13a7.PORTBADDR10
address_b[10] => ram_block13a8.PORTBADDR10
address_b[10] => ram_block13a9.PORTBADDR10
address_b[10] => ram_block13a10.PORTBADDR10
address_b[10] => ram_block13a11.PORTBADDR10
address_b[10] => ram_block13a12.PORTBADDR10
address_b[10] => ram_block13a13.PORTBADDR10
address_b[10] => ram_block13a14.PORTBADDR10
address_b[10] => ram_block13a15.PORTBADDR10
address_b[11] => ram_block13a0.PORTBADDR11
address_b[11] => ram_block13a1.PORTBADDR11
address_b[11] => ram_block13a2.PORTBADDR11
address_b[11] => ram_block13a3.PORTBADDR11
address_b[11] => ram_block13a4.PORTBADDR11
address_b[11] => ram_block13a5.PORTBADDR11
address_b[11] => ram_block13a6.PORTBADDR11
address_b[11] => ram_block13a7.PORTBADDR11
address_b[11] => ram_block13a8.PORTBADDR11
address_b[11] => ram_block13a9.PORTBADDR11
address_b[11] => ram_block13a10.PORTBADDR11
address_b[11] => ram_block13a11.PORTBADDR11
address_b[11] => ram_block13a12.PORTBADDR11
address_b[11] => ram_block13a13.PORTBADDR11
address_b[11] => ram_block13a14.PORTBADDR11
address_b[11] => ram_block13a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode15.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block13a0.PORTAADDRSTALL
addressstall_a => ram_block13a1.PORTAADDRSTALL
addressstall_a => ram_block13a2.PORTAADDRSTALL
addressstall_a => ram_block13a3.PORTAADDRSTALL
addressstall_a => ram_block13a4.PORTAADDRSTALL
addressstall_a => ram_block13a5.PORTAADDRSTALL
addressstall_a => ram_block13a6.PORTAADDRSTALL
addressstall_a => ram_block13a7.PORTAADDRSTALL
addressstall_a => ram_block13a8.PORTAADDRSTALL
addressstall_a => ram_block13a9.PORTAADDRSTALL
addressstall_a => ram_block13a10.PORTAADDRSTALL
addressstall_a => ram_block13a11.PORTAADDRSTALL
addressstall_a => ram_block13a12.PORTAADDRSTALL
addressstall_a => ram_block13a13.PORTAADDRSTALL
addressstall_a => ram_block13a14.PORTAADDRSTALL
addressstall_a => ram_block13a15.PORTAADDRSTALL
clock0 => ram_block13a0.CLK0
clock0 => ram_block13a1.CLK0
clock0 => ram_block13a2.CLK0
clock0 => ram_block13a3.CLK0
clock0 => ram_block13a4.CLK0
clock0 => ram_block13a5.CLK0
clock0 => ram_block13a6.CLK0
clock0 => ram_block13a7.CLK0
clock0 => ram_block13a8.CLK0
clock0 => ram_block13a9.CLK0
clock0 => ram_block13a10.CLK0
clock0 => ram_block13a11.CLK0
clock0 => ram_block13a12.CLK0
clock0 => ram_block13a13.CLK0
clock0 => ram_block13a14.CLK0
clock0 => ram_block13a15.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block13a0.CLK1
clock1 => ram_block13a1.CLK1
clock1 => ram_block13a2.CLK1
clock1 => ram_block13a3.CLK1
clock1 => ram_block13a4.CLK1
clock1 => ram_block13a5.CLK1
clock1 => ram_block13a6.CLK1
clock1 => ram_block13a7.CLK1
clock1 => ram_block13a8.CLK1
clock1 => ram_block13a9.CLK1
clock1 => ram_block13a10.CLK1
clock1 => ram_block13a11.CLK1
clock1 => ram_block13a12.CLK1
clock1 => ram_block13a13.CLK1
clock1 => ram_block13a14.CLK1
clock1 => ram_block13a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block13a0.ENA0
clocken0 => ram_block13a1.ENA0
clocken0 => ram_block13a2.ENA0
clocken0 => ram_block13a3.ENA0
clocken0 => ram_block13a4.ENA0
clocken0 => ram_block13a5.ENA0
clocken0 => ram_block13a6.ENA0
clocken0 => ram_block13a7.ENA0
clocken0 => ram_block13a8.ENA0
clocken0 => ram_block13a9.ENA0
clocken0 => ram_block13a10.ENA0
clocken0 => ram_block13a11.ENA0
clocken0 => ram_block13a12.ENA0
clocken0 => ram_block13a13.ENA0
clocken0 => ram_block13a14.ENA0
clocken0 => ram_block13a15.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block13a0.PORTADATAIN
data_a[0] => ram_block13a8.PORTADATAIN
data_a[1] => ram_block13a1.PORTADATAIN
data_a[1] => ram_block13a9.PORTADATAIN
data_a[2] => ram_block13a2.PORTADATAIN
data_a[2] => ram_block13a10.PORTADATAIN
data_a[3] => ram_block13a3.PORTADATAIN
data_a[3] => ram_block13a11.PORTADATAIN
data_a[4] => ram_block13a4.PORTADATAIN
data_a[4] => ram_block13a12.PORTADATAIN
data_a[5] => ram_block13a5.PORTADATAIN
data_a[5] => ram_block13a13.PORTADATAIN
data_a[6] => ram_block13a6.PORTADATAIN
data_a[6] => ram_block13a14.PORTADATAIN
data_a[7] => ram_block13a7.PORTADATAIN
data_a[7] => ram_block13a15.PORTADATAIN
data_b[0] => ram_block13a0.PORTBDATAIN
data_b[0] => ram_block13a8.PORTBDATAIN
data_b[1] => ram_block13a1.PORTBDATAIN
data_b[1] => ram_block13a9.PORTBDATAIN
data_b[2] => ram_block13a2.PORTBDATAIN
data_b[2] => ram_block13a10.PORTBDATAIN
data_b[3] => ram_block13a3.PORTBDATAIN
data_b[3] => ram_block13a11.PORTBDATAIN
data_b[4] => ram_block13a4.PORTBDATAIN
data_b[4] => ram_block13a12.PORTBDATAIN
data_b[5] => ram_block13a5.PORTBDATAIN
data_b[5] => ram_block13a13.PORTBDATAIN
data_b[6] => ram_block13a6.PORTBDATAIN
data_b[6] => ram_block13a14.PORTBDATAIN
data_b[7] => ram_block13a7.PORTBDATAIN
data_b[7] => ram_block13a15.PORTBDATAIN
wren_a => decode_o37:decode14.enable
wren_b => decode_o37:decode15.enable


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode15
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux17
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
clock => dffpipe_te9:dffpipe20.clock
clrn => dffpipe_te9:dffpipe20.clrn
d[0] => dffpipe_te9:dffpipe20.d[0]
d[1] => dffpipe_te9:dffpipe20.d[1]
d[2] => dffpipe_te9:dffpipe20.d[2]
d[3] => dffpipe_te9:dffpipe20.d[3]
d[4] => dffpipe_te9:dffpipe20.d[4]
d[5] => dffpipe_te9:dffpipe20.d[5]
d[6] => dffpipe_te9:dffpipe20.d[6]
d[7] => dffpipe_te9:dffpipe20.d[7]
d[8] => dffpipe_te9:dffpipe20.d[8]
d[9] => dffpipe_te9:dffpipe20.d[9]
d[10] => dffpipe_te9:dffpipe20.d[10]
d[11] => dffpipe_te9:dffpipe20.d[11]
d[12] => dffpipe_te9:dffpipe20.d[12]
d[13] => dffpipe_te9:dffpipe20.d[13]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20
clock => dffe21a[13].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[13].ACLR
clrn => dffe21a[12].ACLR
clrn => dffe21a[11].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
d[11] => dffe21a[11].IN0
d[12] => dffe21a[12].IN0
d[13] => dffe21a[13].IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr
clock => dffe23a[0].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[0].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_te9:dffpipe25.clock
clrn => dffpipe_te9:dffpipe25.clrn
d[0] => dffpipe_te9:dffpipe25.d[0]
d[1] => dffpipe_te9:dffpipe25.d[1]
d[2] => dffpipe_te9:dffpipe25.d[2]
d[3] => dffpipe_te9:dffpipe25.d[3]
d[4] => dffpipe_te9:dffpipe25.d[4]
d[5] => dffpipe_te9:dffpipe25.d[5]
d[6] => dffpipe_te9:dffpipe25.d[6]
d[7] => dffpipe_te9:dffpipe25.d[7]
d[8] => dffpipe_te9:dffpipe25.d[8]
d[9] => dffpipe_te9:dffpipe25.d[9]
d[10] => dffpipe_te9:dffpipe25.d[10]
d[11] => dffpipe_te9:dffpipe25.d[11]
d[12] => dffpipe_te9:dffpipe25.d[12]
d[13] => dffpipe_te9:dffpipe25.d[13]


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25
clock => dffe21a[13].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[13].ACLR
clrn => dffe21a[12].ACLR
clrn => dffe21a[11].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
d[11] => dffe21a[11].IN0
d[12] => dffe21a[12].IN0
d[13] => dffe21a[13].IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst
r_out_0_0 => r_out_RNO_0_.DATAB
r_out_0_3 => r_out_RNO_3_.DATAB
r_out_0_7 => r_out_RNO_7_.DATAB
r_out_0_1 => r_out_RNO_1_.DATAB
r_out_0_5 => r_out_RNO_5_.DATAB
r_out_0_6 => r_out_RNO_6_.DATAB
r_out_0_4 => r_out_RNO_4_.DATAB
r_out_0_2 => r_out_RNO_2_.DATAB
g_out_0_2 => g_out_RNO_2_.DATAB
g_out_0_4 => g_out_RNO_4_.DATAB
g_out_0_1 => g_out_RNO_1_.DATAB
g_out_0_0 => g_out_RNO_0_.DATAB
g_out_0_3 => g_out_RNO_3_.DATAB
g_out_0_5 => g_out_RNO_5_.DATAB
g_out_0_7 => g_out_RNO_7_.DATAB
g_out_0_6 => g_out_RNO_6_.DATAB
b_out_0_5 => b_out_RNO_5_.DATAB
b_out_0_6 => b_out_RNO_6_.DATAB
b_out_0_4 => b_out_RNO_4_.DATAB
b_out_0_3 => b_out_RNO_3_.DATAB
b_out_0_2 => b_out_RNO_2_.DATAB
b_out_0_1 => b_out_RNO_1_.DATAB
b_out_0_7 => b_out_RNO_7_.DATAB
b_out_0_0 => b_out_RNO_0_.DATAB
dc_fifo_dout_4 => r_out_RNO_4_.DATAA
dc_fifo_dout_4 => g_out_RNO_4_.DATAA
dc_fifo_dout_4 => b_out_RNO_4_.DATAA
dc_fifo_dout_1 => g_out_RNO_1_.DATAA
dc_fifo_dout_1 => b_out_RNO_1_.DATAA
dc_fifo_dout_1 => r_out_RNO_1_.DATAA
dc_fifo_dout_3 => g_out_RNO_3_.DATAA
dc_fifo_dout_3 => b_out_RNO_3_.DATAA
dc_fifo_dout_3 => r_out_RNO_3_.DATAA
dc_fifo_dout_5 => g_out_RNO_5_.DATAA
dc_fifo_dout_5 => r_out_RNO_5_.DATAA
dc_fifo_dout_5 => b_out_RNO_5_.DATAA
dc_fifo_dout_2 => r_out_RNO_2_.DATAA
dc_fifo_dout_2 => b_out_RNO_2_.DATAA
dc_fifo_dout_2 => g_out_RNO_2_.DATAA
dc_fifo_dout_7 => g_out_RNO_7_.DATAA
dc_fifo_dout_7 => b_out_RNO_7_.DATAA
dc_fifo_dout_7 => r_out_RNO_7_.DATAA
dc_fifo_dout_6 => g_out_RNO_6_.DATAA
dc_fifo_dout_6 => r_out_RNO_6_.DATAA
dc_fifo_dout_6 => b_out_RNO_6_.DATAA
dc_fifo_dout_0 => b_out_RNO_0_.DATAA
dc_fifo_dout_0 => g_out_RNO_0_.DATAA
dc_fifo_dout_0 => r_out_RNO_0_.DATAA
left_frame_0 => left_frame_i_5_.DATAIN
left_frame_0 => left_frame_i_0_5_.DATAIN
upper_frame_7 => upper_frame_i_7_.DATAIN
upper_frame_6 => upper_frame_i_6_.DATAIN
upper_frame_5 => upper_frame_i_5_.DATAIN
upper_frame_4 => upper_frame_i_4_.DATAIN
upper_frame_3 => upper_frame_i_3_.DATAIN
upper_frame_2 => upper_frame_i_2_.DATAIN
upper_frame_1 => upper_frame_i_1_.DATAIN
upper_frame_0 => upper_frame_i_0_.DATAIN
lower_frame_7 => un6_lower_frame_i_sum4_cZ.DATAB
lower_frame_7 => un6_lower_frame_i_anc4_cZ.DATAB
lower_frame_6 => un6_lower_frame_i_sum3_cZ.DATAD
lower_frame_6 => un6_lower_frame_i_sum4_cZ.DATAA
lower_frame_6 => un6_lower_frame_i_anc4_cZ.DATAA
lower_frame_5 => un6_lower_frame_i_sum2_cZ.DATAC
lower_frame_5 => un6_lower_frame_i_sum3_cZ.DATAC
lower_frame_4 => un6_lower_frame_i_sum1_cZ.DATAB
lower_frame_4 => un6_lower_frame_i_sum2_cZ.DATAB
lower_frame_4 => un6_lower_frame_i_sum3_cZ.DATAB
lower_frame_3 => lower_frame_i_3_.DATAIN
lower_frame_3 => un6_lower_frame_i_sum1_cZ.DATAA
lower_frame_3 => un6_lower_frame_i_sum2_cZ.DATAA
lower_frame_3 => un6_lower_frame_i_sum3_cZ.DATAA
lower_frame_0 => lower_frame_i_i_0_.DATAIN
lower_frame_1 => lower_frame_i_i_1_.DATAIN
lower_frame_2 => lower_frame_i_i_2_.DATAIN
right_frame_1 => right_frame_i_5_.DATAIN
right_frame_1 => right_frame_i_RNO_6_.DATAA
right_frame_1 => right_frame_i_i_RNO_8_.DATAA
right_frame_1 => right_frame_i_RNO_7_.DATAB
right_frame_0 => right_frame_i_i_4_.DATAIN
right_frame_0 => left_frame_i_4_.DATAIN
right_frame_0 => left_frame_i_0_4_.DATAIN
right_frame_0 => right_frame_i_RNO_6_.DATAB
right_frame_0 => right_frame_i_i_RNO_8_.DATAB
right_frame_0 => right_frame_i_RNO_7_.DATAA
right_frame_rg_d1_0 => pic_enable_i_cZ.DATAB
right_frame_rg_d1_0 => hcnt_RNO_0_.DATAB
right_frame_rg_d1_0 => vcnt_i_RNO_9_.DATAA
right_frame_rg_d1_0 => vcnt_RNO_5_.DATAA
right_frame_rg_d1_0 => vcnt_RNO_3_.DATAA
right_frame_rg_d1_0 => hcnt_RNO_3_.DATAA
right_frame_rg_d1_0 => hcnt_RNO_4_.DATAA
right_frame_rg_d1_0 => hcnt_RNO_5_.DATAA
right_frame_rg_d1_0 => hcnt_RNO_7_.DATAA
right_frame_rg_d1_0 => hcnt_RNO_10_.DATAA
right_frame_rg_d1_0 => image_tx_en_i_1_sqmuxa_cZ.DATAA
right_frame_rg_d1_0 => vsync_i_RNO.DATAA
right_frame_rg_d1_0 => right_frame_rg_d1_0_i.IN0
vesa_mux_d2 => b_out_RNO_0_.DATAC
vesa_mux_d2 => g_out_RNO_6_.DATAC
vesa_mux_d2 => g_out_RNO_7_.DATAC
vesa_mux_d2 => r_out_RNO_2_.DATAC
vesa_mux_d2 => b_out_RNO_7_.DATAC
vesa_mux_d2 => g_out_RNO_5_.DATAC
vesa_mux_d2 => g_out_RNO_3_.DATAC
vesa_mux_d2 => g_out_RNO_0_.DATAC
vesa_mux_d2 => g_out_RNO_1_.DATAC
vesa_mux_d2 => r_out_RNO_4_.DATAC
vesa_mux_d2 => r_out_RNO_6_.DATAC
vesa_mux_d2 => b_out_RNO_1_.DATAC
vesa_mux_d2 => r_out_RNO_5_.DATAC
vesa_mux_d2 => b_out_RNO_2_.DATAC
vesa_mux_d2 => r_out_RNO_1_.DATAC
vesa_mux_d2 => r_out_RNO_7_.DATAC
vesa_mux_d2 => g_out_RNO_4_.DATAC
vesa_mux_d2 => b_out_RNO_3_.DATAC
vesa_mux_d2 => b_out_RNO_4_.DATAC
vesa_mux_d2 => r_out_RNO_3_.DATAC
vesa_mux_d2 => g_out_RNO_2_.DATAC
vesa_mux_d2 => r_out_RNO_0_.DATAC
vesa_mux_d2 => b_out_RNO_6_.DATAC
vesa_mux_d2 => b_out_RNO_5_.DATAC
vesa_data_valid => b_out_1_sqmuxa_9_2_cZ.DATAD
sync_rst_out => sync_rst_out_i.IN0
clk_40_c => hcnt_10_.CLK
clk_40_c => hcnt_i_0_9_.CLK
clk_40_c => hcnt_i_0_8_.CLK
clk_40_c => hcnt_7_.CLK
clk_40_c => hcnt_i_0_6_.CLK
clk_40_c => hcnt_5_.CLK
clk_40_c => hcnt_4_.CLK
clk_40_c => hcnt_3_.CLK
clk_40_c => hcnt_i_0_2_.CLK
clk_40_c => hcnt_i_0_1_.CLK
clk_40_c => hcnt_0_.CLK
clk_40_c => b_out_7_.CLK
clk_40_c => b_out_6_.CLK
clk_40_c => b_out_5_.CLK
clk_40_c => b_out_4_.CLK
clk_40_c => b_out_3_.CLK
clk_40_c => b_out_2_.CLK
clk_40_c => b_out_1_.CLK
clk_40_c => b_out_0_.CLK
clk_40_c => g_out_7_.CLK
clk_40_c => g_out_6_.CLK
clk_40_c => g_out_5_.CLK
clk_40_c => g_out_4_.CLK
clk_40_c => g_out_3_.CLK
clk_40_c => g_out_2_.CLK
clk_40_c => g_out_1_.CLK
clk_40_c => g_out_0_.CLK
clk_40_c => r_out_7_.CLK
clk_40_c => r_out_6_.CLK
clk_40_c => r_out_5_.CLK
clk_40_c => r_out_4_.CLK
clk_40_c => r_out_3_.CLK
clk_40_c => r_out_2_.CLK
clk_40_c => r_out_1_.CLK
clk_40_c => r_out_0_.CLK
clk_40_c => vcnt_i_9_.CLK
clk_40_c => vcnt_8_.CLK
clk_40_c => vcnt_7_.CLK
clk_40_c => vcnt_i_6_.CLK
clk_40_c => vcnt_5_.CLK
clk_40_c => vcnt_i_0_4_.CLK
clk_40_c => vcnt_3_.CLK
clk_40_c => vcnt_i_0_2_.CLK
clk_40_c => vcnt_i_1_.CLK
clk_40_c => vcnt_i_0_.CLK
clk_40_c => req_lines_cnt_9_.CLK
clk_40_c => req_lines_cnt_8_.CLK
clk_40_c => req_lines_cnt_7_.CLK
clk_40_c => req_lines_cnt_6_.CLK
clk_40_c => req_lines_cnt_5_.CLK
clk_40_c => req_lines_cnt_4_.CLK
clk_40_c => req_lines_cnt_3_.CLK
clk_40_c => req_lines_cnt_2_.CLK
clk_40_c => req_lines_cnt_1_.CLK
clk_40_c => req_lines_cnt_i_0_.CLK
clk_40_c => right_frame_i_i_8_.CLK
clk_40_c => right_frame_i_i_4_.CLK
clk_40_c => lower_frame_i_i_9_.CLK
clk_40_c => lower_frame_i_i_6_.CLK
clk_40_c => lower_frame_i_i_4_.CLK
clk_40_c => lower_frame_i_i_2_.CLK
clk_40_c => lower_frame_i_i_1_.CLK
clk_40_c => lower_frame_i_i_0_.CLK
clk_40_c => image_tx_en_i_Z.CLK
clk_40_c => req_data_hor_cond1_Z.CLK
clk_40_c => req_data_hor_cond2_Z.CLK
clk_40_c => vsync_i_Z.CLK
clk_40_c => blanking_ver_cond_Z.CLK
clk_40_c => blanking_hor_cond_Z.CLK
clk_40_c => hsync_Z.CLK
clk_40_c => req_ln_trig_Z.CLK
clk_40_c => req_data_ver_cond1_Z.CLK
clk_40_c => req_data_Z.CLK
clk_40_c => blank_Z.CLK
clk_40_c => upper_frame_i_0_.CLK
clk_40_c => upper_frame_i_1_.CLK
clk_40_c => upper_frame_i_2_.CLK
clk_40_c => upper_frame_i_3_.CLK
clk_40_c => upper_frame_i_4_.CLK
clk_40_c => upper_frame_i_5_.CLK
clk_40_c => upper_frame_i_6_.CLK
clk_40_c => upper_frame_i_7_.CLK
clk_40_c => lower_frame_i_3_.CLK
clk_40_c => lower_frame_i_5_.CLK
clk_40_c => lower_frame_i_7_.CLK
clk_40_c => lower_frame_i_8_.CLK
clk_40_c => right_frame_i_5_.CLK
clk_40_c => right_frame_i_6_.CLK
clk_40_c => right_frame_i_7_.CLK
clk_40_c => left_frame_i_4_.CLK
clk_40_c => left_frame_i_5_.CLK
clk_40_c => left_frame_i_0_4_.CLK
clk_40_c => left_frame_i_0_5_.CLK


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst
vsync_i => un1_vsync_cZ.DATAB
vsync_i => un1_vsync_1.DATAB
hsync => cnt_proc_un12_hcntlto9_RNI8O8H.DATAA
hsync => un1_vsync_cZ.DATAA
hsync => un1_vsync_1.DATAA
req_data => data_valid_Z.DATAIN
req_data => r_out_RNO_6_.DATAA
req_data => g_out_RNO_0_.DATAA
req_data => g_out_RNO_1_.DATAA
req_data => g_out_RNO_2_.DATAA
req_data => g_out_RNO_3_.DATAA
req_data => g_out_RNO_4_.DATAA
req_data => g_out_RNO_5_.DATAA
req_data => g_out_RNO_6_.DATAA
req_data => g_out_RNO_7_.DATAA
req_data => r_out_RNO_0_.DATAA
req_data => r_out_RNO_1_.DATAA
req_data => r_out_RNO_2_.DATAA
req_data => r_out_RNO_3_.DATAA
req_data => r_out_RNO_4_.DATAA
req_data => r_out_RNO_5_.DATAA
req_data => r_out_RNO_7_.DATAA
req_data => b_out_RNO_0_.DATAA
req_data => b_out_RNO_1_.DATAA
req_data => b_out_RNO_2_.DATAA
req_data => b_out_RNO_3_.DATAA
req_data => b_out_RNO_4_.DATAA
req_data => b_out_RNO_5_.DATAA
req_data => b_out_RNO_6_.DATAA
req_data => b_out_RNO_7_.DATAA
req_data => cnt_proc_un12_hcntlto9_RNI8O8H.DATAB
sync_rst_out => sync_rst_out_i.IN0
clk_40_c => hcnt_0_.CLK
clk_40_c => hcnt_1_.CLK
clk_40_c => hcnt_2_.CLK
clk_40_c => hcnt_3_.CLK
clk_40_c => hcnt_4_.CLK
clk_40_c => hcnt_5_.CLK
clk_40_c => hcnt_6_.CLK
clk_40_c => hcnt_7_.CLK
clk_40_c => vcnt_0_.CLK
clk_40_c => vcnt_1_.CLK
clk_40_c => vcnt_2_.CLK
clk_40_c => vcnt_3_.CLK
clk_40_c => vcnt_4_.CLK
clk_40_c => vcnt_5_.CLK
clk_40_c => vcnt_6_.CLK
clk_40_c => vcnt_7_.CLK
clk_40_c => frame_cnt_26_.CLK
clk_40_c => frame_cnt_25_.CLK
clk_40_c => frame_cnt_24_.CLK
clk_40_c => frame_cnt_23_.CLK
clk_40_c => frame_cnt_22_.CLK
clk_40_c => frame_cnt_21_.CLK
clk_40_c => frame_cnt_20_.CLK
clk_40_c => frame_cnt_19_.CLK
clk_40_c => frame_cnt_18_.CLK
clk_40_c => frame_cnt_17_.CLK
clk_40_c => frame_cnt_16_.CLK
clk_40_c => frame_cnt_15_.CLK
clk_40_c => frame_cnt_14_.CLK
clk_40_c => frame_cnt_13_.CLK
clk_40_c => frame_cnt_12_.CLK
clk_40_c => frame_cnt_11_.CLK
clk_40_c => frame_cnt_10_.CLK
clk_40_c => frame_cnt_9_.CLK
clk_40_c => frame_cnt_8_.CLK
clk_40_c => frame_cnt_7_.CLK
clk_40_c => frame_cnt_6_.CLK
clk_40_c => frame_cnt_5_.CLK
clk_40_c => frame_cnt_4_.CLK
clk_40_c => frame_cnt_3_.CLK
clk_40_c => frame_cnt_2_.CLK
clk_40_c => frame_cnt_1_.CLK
clk_40_c => frame_cnt_0_.CLK
clk_40_c => vcnt_8_.CLK
clk_40_c => hcnt_8_.CLK
clk_40_c => hcnt_9_.CLK
clk_40_c => frame_state_0_.CLK
clk_40_c => frame_state_2_.CLK
clk_40_c => b_out_7_.CLK
clk_40_c => b_out_6_.CLK
clk_40_c => b_out_5_.CLK
clk_40_c => b_out_4_.CLK
clk_40_c => b_out_3_.CLK
clk_40_c => b_out_2_.CLK
clk_40_c => b_out_1_.CLK
clk_40_c => b_out_0_.CLK
clk_40_c => r_out_7_.CLK
clk_40_c => r_out_6_.CLK
clk_40_c => r_out_5_.CLK
clk_40_c => r_out_4_.CLK
clk_40_c => r_out_3_.CLK
clk_40_c => r_out_2_.CLK
clk_40_c => r_out_1_.CLK
clk_40_c => r_out_0_.CLK
clk_40_c => g_out_7_.CLK
clk_40_c => g_out_6_.CLK
clk_40_c => g_out_5_.CLK
clk_40_c => g_out_4_.CLK
clk_40_c => g_out_3_.CLK
clk_40_c => g_out_2_.CLK
clk_40_c => g_out_1_.CLK
clk_40_c => g_out_0_.CLK
clk_40_c => upper_frame_i_6_.CLK
clk_40_c => upper_frame_i_3_.CLK
clk_40_c => left_frame_i_5_.CLK
clk_40_c => right_frame_1_5_.CLK
clk_40_c => right_frame_1_4_.CLK
clk_40_c => lower_frame_1_6_.CLK
clk_40_c => frame_flag_Z.CLK
clk_40_c => data_valid_Z.CLK


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ8:gen_reg_type_inst
wbs_reg_dout_m_0_0_a2_8_0 => reg_data_0_0_0__g0_i_o4.DATAD
ic_wbs_stb_i_5_i_m3_i_m3_0 => reg_data_0_0_0__g0_i_o4.DATAC
wbm_gnt_0_0_i_0_a3_0 => reg_data_0_0_0__g0_i_o4.DATAB
wbs_gnt_0 => reg_data_0_0_0__g0_i_o4.DATAA
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_3_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ7:gen_reg_upper_frame_inst
wbs_reg_dout_m_0_0_a2_5_0 => reg_data_1_0_2__g0_i_o4.DATAD
ic_wbs_stb_i_5_i_m3_i_m3_0 => reg_data_1_0_2__g0_i_o4.DATAC
wbm_gnt_0_0_i_0_a3_0 => reg_data_1_0_2__g0_i_o4.DATAB
wbs_gnt_0 => reg_data_1_0_2__g0_i_o4.DATAA
rx_wbm_dat_o_i_i_0 => reg_data_i_2_.DATAIN
rx_wbm_dat_o_i_i_1 => reg_data_i_3_.DATAIN
rx_wbm_dat_o_i_i_2 => reg_data_i_4_.DATAIN
rx_wbm_dat_o_i_i_3 => reg_data_i_5_.DATAIN
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => reg_data_i_5_.CLK
clk_100 => reg_data_i_4_.CLK
clk_100 => reg_data_i_3_.CLK
clk_100 => reg_data_i_2_.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ6:gen_reg_lower_frame_inst
wbs_reg_dout_m_0_0_a2_6_0 => reg_data_1_0_2__g0_i_o4.DATAD
ic_wbs_stb_i_5_i_m3_i_m3_0 => reg_data_1_0_2__g0_i_o4.DATAC
wbm_gnt_0_0_i_0_a3_0 => reg_data_1_0_2__g0_i_o4.DATAB
wbs_gnt_0 => reg_data_1_0_2__g0_i_o4.DATAA
rx_wbm_dat_o_i_i_0 => reg_data_i_2_.DATAIN
rx_wbm_dat_o_i_i_1 => reg_data_i_3_.DATAIN
rx_wbm_dat_o_i_i_2 => reg_data_i_4_.DATAIN
rx_wbm_dat_o_i_i_3 => reg_data_i_5_.DATAIN
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => reg_data_i_5_.CLK
clk_100 => reg_data_i_4_.CLK
clk_100 => reg_data_i_3_.CLK
clk_100 => reg_data_i_2_.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ5:gen_reg_opcode_unite_inst
ic_wbs_stb_i_5_i_m3_i_m3_0 => un1_reg_data6_i_0_g0_0_a_cZ.DATAD
wbm_gnt_0_0_i_0_a3_0 => un1_reg_data6_i_0_g0_0_a_cZ.DATAC
ic_wbs_cyc_i_i_0_o2_0 => un1_reg_data6_i_0_g0_0_a_cZ.DATAB
wbm_gnt_i_0_rep0_0 => un1_reg_data6_0_0_a3_tz_0_a_cZ.DATAD
wbm_gnt_i_0_rep0_0 => un1_reg_data6_0_0_a3_tz_0_cZ.DATAC
wbm_gnt_i_0_rep0_0 => un1_reg_data6_0_0_a3_tz_1_cZ.DATAC
wbm_gnt_i_0_rep0_0 => un1_reg_data6_0_0_a3_tz_2_a_cZ.DATAD
wbm_gnt_i_0_rep0_0 => un1_reg_data6_0_0_a3_tz_2_cZ.DATAC
wbm_adr_internal_0 => un1_reg_data6_0_0_a3_tz_2_cZ.DATAA
wbm_adr_internal_5 => un1_reg_data6_0_0_a3_tz_2_a_cZ.DATAC
wbm_adr_internal_3 => un1_reg_data6_0_0_a3_tz_1_cZ.DATAA
wbm_adr_internal_1 => un1_reg_data6_0_0_a3_tz_0_cZ.DATAA
wbm_adr_internal_2 => un1_reg_data6_0_0_a3_tz_0_a_cZ.DATAC
cur_rd_addr_0 => un1_reg_data6_0_0_a3_tz_2_a_cZ.DATAB
cur_rd_addr_5 => un1_reg_data6_0_0_a3_tz_2_a_cZ.DATAA
cur_rd_addr_1 => un1_reg_data6_0_0_a3_tz_0_a_cZ.DATAB
cur_rd_addr_2 => un1_reg_data6_0_0_a3_tz_0_a_cZ.DATAA
ic_wbs_tgc_i_i_0_a2_0 => un1_reg_data6_0_o3_0_cZ.DATAC
cur_st_0 => un1_reg_data6_0_o3_0_cZ.DATAB
wbs_gnt_0 => un1_reg_data6_0_o3_0_cZ.DATAA
wbs_gnt_0 => un1_reg_data6_i_0_g0_0_a_cZ.DATAA
rx_wbm_dat_o_i_i_0 => reg_data_i_1_.DATAIN
rx_wbm_dat_o_i_i_2 => reg_data_i_3_.DATAIN
rx_wbm_dat_o_i_i_4 => reg_data_i_5_.DATAIN
un1_ic_wbm_cyc_o_i_0_a2 => un1_reg_data6_0_o3_0_RNIRPOU.DATAD
un13_ic_wbm_cyc_o_i_m3_i_m3 => un1_reg_data6_0_o3_0_RNIRPOU.DATAB
un122_wbs_gnt_3_sqmuxa_i_0_0_a => un1_reg_data6_0_0_a3_tz_1_cZ.DATAD
wbm_tgc_o => un1_reg_data6_0_0_a3_tz_0_cZ.DATAB
wbm_tgc_o => un1_reg_data6_0_0_a3_tz_1_cZ.DATAB
wbm_tgc_o => un1_reg_data6_0_0_a3_tz_2_cZ.DATAB
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => reg_data_i_5_.CLK
clk_100 => reg_data_i_3_.CLK
clk_100 => reg_data_i_1_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ4:gen_reg_version_inst
wbs_reg_dout_m_0_0_a2_7_0 => reg_data_1_0_1__g0_i_o4.DATAD
ic_wbs_stb_i_5_i_m3_i_m3_0 => reg_data_1_0_1__g0_i_o4.DATAC
wbm_gnt_0_0_i_0_a3_0 => reg_data_1_0_1__g0_i_o4.DATAB
wbs_gnt_0 => reg_data_1_0_1__g0_i_o4.DATAA
rx_wbm_dat_o_i_i_0 => reg_data_i_1_.DATAIN
rx_wbm_dat_o_i_i_2 => reg_data_i_3_.DATAIN
rx_wbm_dat_o_i_i_3 => reg_data_i_4_.DATAIN
rx_wbm_dat_o_i_i_5 => reg_data_i_6_.DATAIN
rx_wbm_dat_o_i_i_6 => reg_data_i_7_.DATAIN
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => reg_data_i_7_.CLK
clk_100 => reg_data_i_6_.CLK
clk_100 => reg_data_i_4_.CLK
clk_100 => reg_data_i_3_.CLK
clk_100 => reg_data_i_1_.CLK
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst
wbm_gnt_i_0_0 => manager:manager_inst.wbm_gnt_i_0_0
rd_wbs_dat_o_7 => manager:manager_inst.rd_wbs_dat_o_7
rd_wbs_dat_o_3 => manager:manager_inst.rd_wbs_dat_o_3
rd_wbs_dat_o_1 => manager:manager_inst.rd_wbs_dat_o_1
rd_wbs_dat_o_2 => manager:manager_inst.rd_wbs_dat_o_2
rd_wbs_dat_o_5 => manager:manager_inst.rd_wbs_dat_o_5
rd_wbs_dat_o_6 => manager:manager_inst.rd_wbs_dat_o_6
rd_wbs_dat_o_0 => manager:manager_inst.rd_wbs_dat_o_0
rd_wbs_dat_o_4 => manager:manager_inst.rd_wbs_dat_o_4
reg_data_7 => opcode_unite:opcode_unite_inst.reg_data_7
reg_data_6 => opcode_unite:opcode_unite_inst.reg_data_6
reg_data_4 => opcode_unite:opcode_unite_inst.reg_data_4
reg_data_2 => opcode_unite:opcode_unite_inst.reg_data_2
reg_data_0 => opcode_unite:opcode_unite_inst.reg_data_0
reg_data_i_RNIHNM7_0 => opcode_unite:opcode_unite_inst.reg_data_i_RNIHNM7_0
reg_data_i_RNIFNM7_0 => opcode_unite:opcode_unite_inst.reg_data_i_RNIFNM7_0
reg_data_i_RNIDNM7_0 => opcode_unite:opcode_unite_inst.reg_data_i_RNIDNM7_0
req_ln_trig => manager:manager_inst.req_ln_trig
we_internal => manager:manager_inst.we_internal
cur_st_tr19_0_a4_0_a2_0_g0_1 => manager:manager_inst.cur_st_tr19_0_a4_0_a2_0_g0_1
ack_o_sr => manager:manager_inst.ack_o_sr
ack_o_sr_2_0_g0_1 => manager:manager_inst.ack_o_sr_2_0_g0_1
rd_wbs_reg_cyc => manager:manager_inst.rd_wbs_reg_cyc
d_m2_e_0 => manager:manager_inst.d_m2_e_0
m35_m5 => manager:manager_inst.m35_m5
ic_wbs_adr_i_1_2_1_a4_0_a2 => manager:manager_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
m18 => manager:manager_inst.m18
m27 => manager:manager_inst.m27
vsync_d2 => opcode_store:opcode_store_inst.vsync_d2
vsync_i => opcode_store:opcode_store_inst.vsync_i
restart_i_i => opcode_store:opcode_store_inst.restart_i_i
restart_i_i => RAM_300:RAM_300_inst.restart_i_i
restart_i_i => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A.restart_i_i
restart_i_i => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B.restart_i_i
clk_100 => opcode_unite:opcode_unite_inst.clk_100
clk_100 => opcode_store:opcode_store_inst.clk_100
clk_100 => RAM_300:RAM_300_inst.clk_100
clk_100 => manager:manager_inst.clk_100
clk_100 => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A.clk_100
clk_100 => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B.clk_100
clk_100 => mux2:mux2_inst.clk_100
sync_rst_out => opcode_unite:opcode_unite_inst.sync_rst_out
sync_rst_out => opcode_store:opcode_store_inst.sync_rst_out
sync_rst_out => RAM_300:RAM_300_inst.sync_rst_out
sync_rst_out => manager:manager_inst.sync_rst_out
sync_rst_out => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A.sync_rst_out
sync_rst_out => general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B.sync_rst_out
sync_rst_out => mux2:mux2_inst.sync_rst_out
din_ack => opcode_unite:opcode_unite_inst.din_ack


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst
reg_data_i_RNIDNM7_0 => opcode_17_.DATAIN
reg_data_i_RNIDNM7_0 => opcode_1_.DATAIN
reg_data_i_RNIDNM7_0 => opcode_9_.DATAIN
reg_data_i_RNIFNM7_0 => opcode_19_.DATAIN
reg_data_i_RNIFNM7_0 => opcode_3_.DATAIN
reg_data_i_RNIFNM7_0 => opcode_11_.DATAIN
reg_data_i_RNIHNM7_0 => opcode_21_.DATAIN
reg_data_i_RNIHNM7_0 => opcode_5_.DATAIN
reg_data_i_RNIHNM7_0 => opcode_13_.DATAIN
reg_data_0 => opcode_16_.DATAIN
reg_data_0 => opcode_0_.DATAIN
reg_data_0 => opcode_8_.DATAIN
reg_data_2 => opcode_18_.DATAIN
reg_data_2 => opcode_2_.DATAIN
reg_data_2 => opcode_10_.DATAIN
reg_data_4 => opcode_20_.DATAIN
reg_data_4 => opcode_4_.DATAIN
reg_data_4 => opcode_12_.DATAIN
reg_data_6 => opcode_22_.DATAIN
reg_data_6 => opcode_6_.DATAIN
reg_data_6 => opcode_14_.DATAIN
reg_data_7 => opcode_23_.DATAIN
reg_data_7 => opcode_7_.DATAIN
reg_data_7 => opcode_15_.DATAIN
din_ack => current_sm_0_.ENA
din_ack => current_sm_1_.ENA
din_ack => current_sm_RNIJH6L_0_0_.DATAA
din_ack => current_sm_RNIJH6L_0_.DATAA
din_ack => opu_wr_en_RNO.DATAB
din_ack => din_ack_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => current_sm_0_.CLK
clk_100 => current_sm_1_.CLK
clk_100 => opcode_23_.CLK
clk_100 => opcode_22_.CLK
clk_100 => opcode_21_.CLK
clk_100 => opcode_20_.CLK
clk_100 => opcode_19_.CLK
clk_100 => opcode_18_.CLK
clk_100 => opcode_17_.CLK
clk_100 => opcode_16_.CLK
clk_100 => opu_wr_en_Z.CLK
clk_100 => opcode_0_.CLK
clk_100 => opcode_1_.CLK
clk_100 => opcode_2_.CLK
clk_100 => opcode_3_.CLK
clk_100 => opcode_4_.CLK
clk_100 => opcode_5_.CLK
clk_100 => opcode_6_.CLK
clk_100 => opcode_7_.CLK
clk_100 => opcode_8_.CLK
clk_100 => opcode_9_.CLK
clk_100 => opcode_10_.CLK
clk_100 => opcode_11_.CLK
clk_100 => opcode_12_.CLK
clk_100 => opcode_13_.CLK
clk_100 => opcode_14_.CLK
clk_100 => opcode_15_.CLK


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst
opcode_0 => din_fifo_0_.DATAIN
opcode_1 => din_fifo_1_.DATAIN
opcode_2 => din_fifo_2_.DATAIN
opcode_3 => din_fifo_3_.DATAIN
opcode_4 => din_fifo_4_.DATAIN
opcode_5 => din_fifo_5_.DATAIN
opcode_6 => din_fifo_6_.DATAIN
opcode_7 => din_fifo_7_.DATAIN
opcode_8 => din_fifo_8_.DATAIN
opcode_9 => din_fifo_9_.DATAIN
opcode_10 => din_fifo_10_.DATAIN
opcode_11 => din_fifo_11_.DATAIN
opcode_12 => din_fifo_12_.DATAIN
opcode_13 => din_fifo_13_.DATAIN
opcode_14 => din_fifo_14_.DATAIN
opcode_15 => din_fifo_15_.DATAIN
opcode_16 => din_fifo_16_.DATAIN
opcode_17 => din_fifo_17_.DATAIN
opcode_18 => din_fifo_18_.DATAIN
opcode_19 => din_fifo_19_.DATAIN
opcode_20 => din_fifo_20_.DATAIN
opcode_21 => din_fifo_21_.DATAIN
opcode_22 => din_fifo_22_.DATAIN
opcode_23 => din_fifo_23_.DATAIN
restart_i_i => general_fifoZ0:general_fifo_inst.restart_i_i
opu_wr_en => wr_en_fifo_RNO.DATAA
vsync_i => start_trigger_1_Z.DATAIN
vsync_d2 => start_trigger_3_Z.DATAIN
vsync_d2 => start_trigger_RNO.DATAB
sync_rst_out => general_fifoZ0:general_fifo_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_100 => counter_0_.CLK
clk_100 => counter_1_.CLK
clk_100 => counter_2_.CLK
clk_100 => counter_3_.CLK
clk_100 => counter_4_.CLK
clk_100 => counter_5_.CLK
clk_100 => counter_6_.CLK
clk_100 => counter_7_.CLK
clk_100 => counter_8_.CLK
clk_100 => counter_9_.CLK
clk_100 => fifo_used_scst_8_.CLK
clk_100 => fifo_used_scst_7_.CLK
clk_100 => fifo_used_scst_6_.CLK
clk_100 => fifo_used_scst_5_.CLK
clk_100 => fifo_used_scst_4_.CLK
clk_100 => fifo_used_scst_3_.CLK
clk_100 => fifo_used_scst_2_.CLK
clk_100 => fifo_used_scst_1_.CLK
clk_100 => fifo_used_scst_0_.CLK
clk_100 => rd_mng_1_Z.CLK
clk_100 => rd_en_fifo_0_Z.CLK
clk_100 => din_fifo_23_.CLK
clk_100 => din_fifo_22_.CLK
clk_100 => din_fifo_21_.CLK
clk_100 => din_fifo_20_.CLK
clk_100 => din_fifo_19_.CLK
clk_100 => din_fifo_18_.CLK
clk_100 => din_fifo_17_.CLK
clk_100 => din_fifo_16_.CLK
clk_100 => din_fifo_15_.CLK
clk_100 => din_fifo_14_.CLK
clk_100 => din_fifo_13_.CLK
clk_100 => din_fifo_12_.CLK
clk_100 => din_fifo_11_.CLK
clk_100 => din_fifo_10_.CLK
clk_100 => din_fifo_9_.CLK
clk_100 => din_fifo_8_.CLK
clk_100 => din_fifo_7_.CLK
clk_100 => din_fifo_6_.CLK
clk_100 => din_fifo_5_.CLK
clk_100 => din_fifo_4_.CLK
clk_100 => din_fifo_3_.CLK
clk_100 => din_fifo_2_.CLK
clk_100 => din_fifo_1_.CLK
clk_100 => din_fifo_0_.CLK
clk_100 => ram_data_12_.CLK
clk_100 => ram_data_11_.CLK
clk_100 => ram_data_10_.CLK
clk_100 => ram_data_9_.CLK
clk_100 => ram_data_8_.CLK
clk_100 => ram_data_7_.CLK
clk_100 => ram_data_6_.CLK
clk_100 => ram_data_5_.CLK
clk_100 => ram_data_4_.CLK
clk_100 => ram_data_3_.CLK
clk_100 => ram_data_2_.CLK
clk_100 => ram_data_1_.CLK
clk_100 => ram_data_0_.CLK
clk_100 => ram_addr_wr_i_0_8_.CLK
clk_100 => ram_addr_wr_i_0_7_.CLK
clk_100 => ram_addr_wr_i_0_6_.CLK
clk_100 => ram_addr_wr_i_0_5_.CLK
clk_100 => ram_addr_wr_i_0_4_.CLK
clk_100 => ram_addr_wr_i_0_3_.CLK
clk_100 => ram_addr_wr_i_0_2_.CLK
clk_100 => ram_addr_wr_i_1_.CLK
clk_100 => ram_addr_wr_i_0_.CLK
clk_100 => wr_en_fifo_Z.CLK
clk_100 => start_trigger_3_Z.CLK
clk_100 => start_trigger_Z.CLK
clk_100 => ram_wr_en_Z.CLK
clk_100 => mng_en_Z.CLK
clk_100 => rd_mng_2_Z.CLK
clk_100 => rd_en_fifo_i_Z.CLK
clk_100 => start_trigger_1_Z.CLK
clk_100 => general_fifoZ0:general_fifo_inst.clk_100


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_
dataa[0] => mult_fpr:auto_generated.dataa[0]
dataa[1] => mult_fpr:auto_generated.dataa[1]
dataa[2] => mult_fpr:auto_generated.dataa[2]
dataa[3] => mult_fpr:auto_generated.dataa[3]
dataa[4] => mult_fpr:auto_generated.dataa[4]
datab[0] => mult_fpr:auto_generated.datab[0]
datab[1] => mult_fpr:auto_generated.datab[1]
datab[2] => mult_fpr:auto_generated.datab[2]
datab[3] => mult_fpr:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_|mult_fpr:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst
din_fifo_23 => altsyncram:mem_98.data_a
din_fifo_0 => mem_3_Z.DATAIN
din_fifo_0 => mem_98_DIN_REG1_0_.DATAIN
din_fifo_0 => altsyncram:mem_98.data_a
din_fifo_1 => mem_7_Z.DATAIN
din_fifo_1 => mem_98_DIN_REG1_1_.DATAIN
din_fifo_1 => altsyncram:mem_98.data_a
din_fifo_2 => mem_11_Z.DATAIN
din_fifo_2 => mem_98_DIN_REG1_2_.DATAIN
din_fifo_2 => altsyncram:mem_98.data_a
din_fifo_3 => mem_15_Z.DATAIN
din_fifo_3 => mem_98_DIN_REG1_3_.DATAIN
din_fifo_3 => altsyncram:mem_98.data_a
din_fifo_4 => mem_19_Z.DATAIN
din_fifo_4 => mem_98_DIN_REG1_4_.DATAIN
din_fifo_4 => altsyncram:mem_98.data_a
din_fifo_5 => mem_23_Z.DATAIN
din_fifo_5 => mem_98_DIN_REG1_5_.DATAIN
din_fifo_5 => altsyncram:mem_98.data_a
din_fifo_6 => mem_27_Z.DATAIN
din_fifo_6 => mem_98_DIN_REG1_6_.DATAIN
din_fifo_6 => altsyncram:mem_98.data_a
din_fifo_7 => mem_31_Z.DATAIN
din_fifo_7 => mem_98_DIN_REG1_7_.DATAIN
din_fifo_7 => altsyncram:mem_98.data_a
din_fifo_8 => mem_35_Z.DATAIN
din_fifo_8 => mem_98_DIN_REG1_8_.DATAIN
din_fifo_8 => altsyncram:mem_98.data_a
din_fifo_9 => mem_39_Z.DATAIN
din_fifo_9 => mem_98_DIN_REG1_9_.DATAIN
din_fifo_9 => altsyncram:mem_98.data_a
din_fifo_10 => mem_43_Z.DATAIN
din_fifo_10 => mem_98_DIN_REG1_10_.DATAIN
din_fifo_10 => altsyncram:mem_98.data_a
din_fifo_11 => mem_47_Z.DATAIN
din_fifo_11 => mem_98_DIN_REG1_11_.DATAIN
din_fifo_11 => altsyncram:mem_98.data_a
din_fifo_12 => mem_51_Z.DATAIN
din_fifo_12 => mem_98_DIN_REG1_12_.DATAIN
din_fifo_12 => altsyncram:mem_98.data_a
din_fifo_13 => mem_55_Z.DATAIN
din_fifo_13 => mem_98_DIN_REG1_13_.DATAIN
din_fifo_13 => altsyncram:mem_98.data_a
din_fifo_14 => mem_59_Z.DATAIN
din_fifo_14 => mem_98_DIN_REG1_14_.DATAIN
din_fifo_14 => altsyncram:mem_98.data_a
din_fifo_15 => mem_63_Z.DATAIN
din_fifo_15 => mem_98_DIN_REG1_15_.DATAIN
din_fifo_15 => altsyncram:mem_98.data_a
din_fifo_16 => mem_67_Z.DATAIN
din_fifo_16 => mem_98_DIN_REG1_16_.DATAIN
din_fifo_16 => altsyncram:mem_98.data_a
din_fifo_17 => mem_71_Z.DATAIN
din_fifo_17 => mem_98_DIN_REG1_17_.DATAIN
din_fifo_17 => altsyncram:mem_98.data_a
din_fifo_18 => mem_75_Z.DATAIN
din_fifo_18 => mem_98_DIN_REG1_18_.DATAIN
din_fifo_18 => altsyncram:mem_98.data_a
din_fifo_19 => mem_79_Z.DATAIN
din_fifo_19 => mem_98_DIN_REG1_19_.DATAIN
din_fifo_19 => altsyncram:mem_98.data_a
din_fifo_20 => mem_83_Z.DATAIN
din_fifo_20 => mem_98_DIN_REG1_20_.DATAIN
din_fifo_20 => altsyncram:mem_98.data_a
din_fifo_21 => mem_87_Z.DATAIN
din_fifo_21 => mem_98_DIN_REG1_21_.DATAIN
din_fifo_21 => altsyncram:mem_98.data_a
din_fifo_22 => mem_91_Z.DATAIN
din_fifo_22 => mem_98_DIN_REG1_22_.DATAIN
din_fifo_22 => altsyncram:mem_98.data_a
un1_op_str_valid_i_o3 => un1_wr_en_1_i_0_o2_0_.DATAB
un1_op_str_valid_i_o3 => write_addr_RNIGJRU1_0_.DATAD
un1_op_str_valid_i_o3 => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F.DATAC
un1_op_str_valid_i_o3 => write_addrlde_cZ.DATAC
un1_op_str_valid_i_o3 => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0.DATAC
un1_op_str_valid_i_o3 => altsyncram:mem_98.wren_a
wr_en_fifo => write_addr_RNIR7FL_1_.DATAB
wr_en_fifo => un1_wr_en_1_i_0_o2_0_.DATAA
wr_en_fifo => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F.DATAB
wr_en_fifo => write_addrlde_cZ.DATAA
wr_en_fifo => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0.DATAB
wr_en_fifo => altsyncram:mem_98.clocken0
rd_en_fifo_0 => dout_22_.ENA
rd_en_fifo_0 => dout_21_.ENA
rd_en_fifo_0 => dout_20_.ENA
rd_en_fifo_0 => dout_19_.ENA
rd_en_fifo_0 => dout_18_.ENA
rd_en_fifo_0 => dout_17_.ENA
rd_en_fifo_0 => dout_16_.ENA
rd_en_fifo_0 => dout_15_.ENA
rd_en_fifo_0 => dout_14_.ENA
rd_en_fifo_0 => dout_13_.ENA
rd_en_fifo_0 => dout_12_.ENA
rd_en_fifo_0 => dout_11_.ENA
rd_en_fifo_0 => dout_10_.ENA
rd_en_fifo_0 => dout_9_.ENA
rd_en_fifo_0 => dout_8_.ENA
rd_en_fifo_0 => dout_7_.ENA
rd_en_fifo_0 => dout_6_.ENA
rd_en_fifo_0 => dout_5_.ENA
rd_en_fifo_0 => dout_4_.ENA
rd_en_fifo_0 => dout_3_.ENA
rd_en_fifo_0 => dout_2_.ENA
rd_en_fifo_0 => dout_1_.ENA
rd_en_fifo_0 => dout_0_.ENA
rd_en_fifo_0 => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI4A1D.DATAA
rd_en_fifo_0 => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F.DATAA
rd_en_fifo_0 => fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0.DATAA
restart_i_i => write_addrlde_cZ.DATAB
restart_i_i => read_addr_dup_proc_read_addr_dup_6_i_o2_0_.DATAA
restart_i_i => un1_flush_1_0.DATAA
restart_i_i => restart_i_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => write_addr_0_.CLK
clk_100 => write_addr_1_.CLK
clk_100 => write_addr_2_.CLK
clk_100 => write_addr_3_.CLK
clk_100 => write_addr_4_.CLK
clk_100 => write_addr_5_.CLK
clk_100 => write_addr_6_.CLK
clk_100 => write_addr_7_.CLK
clk_100 => write_addr_8_.CLK
clk_100 => mem_91_Z.CLK
clk_100 => mem_87_Z.CLK
clk_100 => mem_83_Z.CLK
clk_100 => mem_79_Z.CLK
clk_100 => mem_75_Z.CLK
clk_100 => mem_71_Z.CLK
clk_100 => mem_67_Z.CLK
clk_100 => mem_63_Z.CLK
clk_100 => mem_59_Z.CLK
clk_100 => mem_55_Z.CLK
clk_100 => mem_51_Z.CLK
clk_100 => mem_47_Z.CLK
clk_100 => mem_43_Z.CLK
clk_100 => mem_39_Z.CLK
clk_100 => mem_35_Z.CLK
clk_100 => mem_31_Z.CLK
clk_100 => mem_27_Z.CLK
clk_100 => mem_23_Z.CLK
clk_100 => mem_19_Z.CLK
clk_100 => mem_15_Z.CLK
clk_100 => mem_11_Z.CLK
clk_100 => mem_7_Z.CLK
clk_100 => mem_3_Z.CLK
clk_100 => dout_22_.CLK
clk_100 => dout_21_.CLK
clk_100 => dout_20_.CLK
clk_100 => dout_19_.CLK
clk_100 => dout_18_.CLK
clk_100 => dout_17_.CLK
clk_100 => dout_16_.CLK
clk_100 => dout_15_.CLK
clk_100 => dout_14_.CLK
clk_100 => dout_13_.CLK
clk_100 => dout_12_.CLK
clk_100 => dout_11_.CLK
clk_100 => dout_10_.CLK
clk_100 => dout_9_.CLK
clk_100 => dout_8_.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => read_addr_8_.CLK
clk_100 => read_addr_7_.CLK
clk_100 => read_addr_6_.CLK
clk_100 => read_addr_5_.CLK
clk_100 => read_addr_4_.CLK
clk_100 => read_addr_3_.CLK
clk_100 => read_addr_2_.CLK
clk_100 => read_addr_1_.CLK
clk_100 => read_addr_0_.CLK
clk_100 => mem_98_DIN_REG1_22_.CLK
clk_100 => mem_98_DIN_REG1_21_.CLK
clk_100 => mem_98_DIN_REG1_20_.CLK
clk_100 => mem_98_DIN_REG1_19_.CLK
clk_100 => mem_98_DIN_REG1_18_.CLK
clk_100 => mem_98_DIN_REG1_17_.CLK
clk_100 => mem_98_DIN_REG1_16_.CLK
clk_100 => mem_98_DIN_REG1_15_.CLK
clk_100 => mem_98_DIN_REG1_14_.CLK
clk_100 => mem_98_DIN_REG1_13_.CLK
clk_100 => mem_98_DIN_REG1_12_.CLK
clk_100 => mem_98_DIN_REG1_11_.CLK
clk_100 => mem_98_DIN_REG1_10_.CLK
clk_100 => mem_98_DIN_REG1_9_.CLK
clk_100 => mem_98_DIN_REG1_8_.CLK
clk_100 => mem_98_DIN_REG1_7_.CLK
clk_100 => mem_98_DIN_REG1_6_.CLK
clk_100 => mem_98_DIN_REG1_5_.CLK
clk_100 => mem_98_DIN_REG1_4_.CLK
clk_100 => mem_98_DIN_REG1_3_.CLK
clk_100 => mem_98_DIN_REG1_2_.CLK
clk_100 => mem_98_DIN_REG1_1_.CLK
clk_100 => mem_98_DIN_REG1_0_.CLK
clk_100 => mem_98_G_5.CLK
clk_100 => mem_98_I_2.CLK
clk_100 => genCntr_8_count_reg_Q_internal_8_.CLK
clk_100 => genCntr_7_count_reg_Q_internal_7_.CLK
clk_100 => genCntr_6_count_reg_Q_internal_6_.CLK
clk_100 => genCntr_5_count_reg_Q_internal_5_.CLK
clk_100 => genCntr_4_count_reg_Q_internal_4_.CLK
clk_100 => genCntr_3_count_reg_Q_internal_3_.CLK
clk_100 => genCntr_2_count_reg_Q_internal_2_.CLK
clk_100 => genCntr_1_count_reg_Q_internal_1_.CLK
clk_100 => genCntr_0_count_reg_Q_internal_0_.CLK
clk_100 => altsyncram:mem_98.clock1
clk_100 => altsyncram:mem_98.clock0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98
wren_a => altsyncram_dak1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dak1:auto_generated.data_a[0]
data_a[1] => altsyncram_dak1:auto_generated.data_a[1]
data_a[2] => altsyncram_dak1:auto_generated.data_a[2]
data_a[3] => altsyncram_dak1:auto_generated.data_a[3]
data_a[4] => altsyncram_dak1:auto_generated.data_a[4]
data_a[5] => altsyncram_dak1:auto_generated.data_a[5]
data_a[6] => altsyncram_dak1:auto_generated.data_a[6]
data_a[7] => altsyncram_dak1:auto_generated.data_a[7]
data_a[8] => altsyncram_dak1:auto_generated.data_a[8]
data_a[9] => altsyncram_dak1:auto_generated.data_a[9]
data_a[10] => altsyncram_dak1:auto_generated.data_a[10]
data_a[11] => altsyncram_dak1:auto_generated.data_a[11]
data_a[12] => altsyncram_dak1:auto_generated.data_a[12]
data_a[13] => altsyncram_dak1:auto_generated.data_a[13]
data_a[14] => altsyncram_dak1:auto_generated.data_a[14]
data_a[15] => altsyncram_dak1:auto_generated.data_a[15]
data_a[16] => altsyncram_dak1:auto_generated.data_a[16]
data_a[17] => altsyncram_dak1:auto_generated.data_a[17]
data_a[18] => altsyncram_dak1:auto_generated.data_a[18]
data_a[19] => altsyncram_dak1:auto_generated.data_a[19]
data_a[20] => altsyncram_dak1:auto_generated.data_a[20]
data_a[21] => altsyncram_dak1:auto_generated.data_a[21]
data_a[22] => altsyncram_dak1:auto_generated.data_a[22]
data_a[23] => altsyncram_dak1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_dak1:auto_generated.address_a[0]
address_a[1] => altsyncram_dak1:auto_generated.address_a[1]
address_a[2] => altsyncram_dak1:auto_generated.address_a[2]
address_a[3] => altsyncram_dak1:auto_generated.address_a[3]
address_a[4] => altsyncram_dak1:auto_generated.address_a[4]
address_a[5] => altsyncram_dak1:auto_generated.address_a[5]
address_a[6] => altsyncram_dak1:auto_generated.address_a[6]
address_a[7] => altsyncram_dak1:auto_generated.address_a[7]
address_a[8] => altsyncram_dak1:auto_generated.address_a[8]
address_b[0] => altsyncram_dak1:auto_generated.address_b[0]
address_b[1] => altsyncram_dak1:auto_generated.address_b[1]
address_b[2] => altsyncram_dak1:auto_generated.address_b[2]
address_b[3] => altsyncram_dak1:auto_generated.address_b[3]
address_b[4] => altsyncram_dak1:auto_generated.address_b[4]
address_b[5] => altsyncram_dak1:auto_generated.address_b[5]
address_b[6] => altsyncram_dak1:auto_generated.address_b[6]
address_b[7] => altsyncram_dak1:auto_generated.address_b[7]
address_b[8] => altsyncram_dak1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dak1:auto_generated.clock0
clock1 => altsyncram_dak1:auto_generated.clock1
clocken0 => altsyncram_dak1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated
address_a[0] => altsyncram_cbl1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cbl1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cbl1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cbl1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cbl1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cbl1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cbl1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cbl1:altsyncram1.address_b[7]
address_a[8] => altsyncram_cbl1:altsyncram1.address_b[8]
address_b[0] => altsyncram_cbl1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cbl1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cbl1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cbl1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cbl1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cbl1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cbl1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cbl1:altsyncram1.address_a[7]
address_b[8] => altsyncram_cbl1:altsyncram1.address_a[8]
clock0 => altsyncram_cbl1:altsyncram1.clock1
clock1 => altsyncram_cbl1:altsyncram1.clock0
clocken0 => altsyncram_cbl1:altsyncram1.clocken1
data_a[0] => altsyncram_cbl1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cbl1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cbl1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cbl1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cbl1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cbl1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cbl1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cbl1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cbl1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cbl1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cbl1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cbl1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cbl1:altsyncram1.data_b[12]
data_a[13] => altsyncram_cbl1:altsyncram1.data_b[13]
data_a[14] => altsyncram_cbl1:altsyncram1.data_b[14]
data_a[15] => altsyncram_cbl1:altsyncram1.data_b[15]
data_a[16] => altsyncram_cbl1:altsyncram1.data_b[16]
data_a[17] => altsyncram_cbl1:altsyncram1.data_b[17]
data_a[18] => altsyncram_cbl1:altsyncram1.data_b[18]
data_a[19] => altsyncram_cbl1:altsyncram1.data_b[19]
data_a[20] => altsyncram_cbl1:altsyncram1.data_b[20]
data_a[21] => altsyncram_cbl1:altsyncram1.data_b[21]
data_a[22] => altsyncram_cbl1:altsyncram1.data_b[22]
data_a[23] => altsyncram_cbl1:altsyncram1.data_b[23]
wren_a => altsyncram_cbl1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
data_b[16] => ram_block2a16.PORTBDATAIN
data_b[17] => ram_block2a17.PORTBDATAIN
data_b[18] => ram_block2a18.PORTBDATAIN
data_b[19] => ram_block2a19.PORTBDATAIN
data_b[20] => ram_block2a20.PORTBDATAIN
data_b[21] => ram_block2a21.PORTBDATAIN
data_b[22] => ram_block2a22.PORTBDATAIN
data_b[23] => ram_block2a23.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a23.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE
wren_b => ram_block2a16.PORTBRE
wren_b => ram_block2a17.PORTBRE
wren_b => ram_block2a18.PORTBRE
wren_b => ram_block2a19.PORTBRE
wren_b => ram_block2a20.PORTBRE
wren_b => ram_block2a21.PORTBRE
wren_b => ram_block2a22.PORTBRE
wren_b => ram_block2a23.PORTBRE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst
ram_addr_wr_i_0_RNIPDT_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNIO9T_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNIN5T_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNIM1T_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNILTS_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNIKPS_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_0_RNIJLS_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_RNIBH25_0 => altsyncram:mem_cZ.address_a
ram_addr_wr_i_RNIAD25_0 => altsyncram:mem_cZ.address_a
ram_data_12 => altsyncram:mem_cZ.data_a
ram_data_11 => altsyncram:mem_cZ.data_a
ram_data_10 => altsyncram:mem_cZ.data_a
ram_data_9 => altsyncram:mem_cZ.data_a
ram_data_8 => altsyncram:mem_cZ.data_a
ram_data_7 => altsyncram:mem_cZ.data_a
ram_data_6 => altsyncram:mem_cZ.data_a
ram_data_5 => altsyncram:mem_cZ.data_a
ram_data_4 => altsyncram:mem_cZ.data_a
ram_data_3 => altsyncram:mem_cZ.data_a
ram_data_2 => altsyncram:mem_cZ.data_a
ram_data_1 => altsyncram:mem_cZ.data_a
ram_data_0 => altsyncram:mem_cZ.data_a
ram_addr_wr_i_0_6 => write_proc_un7_ram_wr_enlto8.DATAC
ram_addr_wr_i_0_5 => write_proc_un7_ram_wr_enlto8.DATAB
ram_addr_wr_i_0_4 => write_proc_un7_ram_wr_enlto8.DATAA
ram_addr_wr_i_0_3 => write_proc_un7_ram_wr_enlto5.DATAD
ram_addr_wr_i_0_2 => write_proc_un7_ram_wr_enlto5.DATAC
ram_addr_wr_i_0_1 => write_proc_un7_ram_wr_enlto5.DATAB
ram_addr_wr_i_0_0 => write_proc_un7_ram_wr_enlto5.DATAA
ram_addr_rd_1 => altsyncram:mem_cZ.address_b
ram_addr_rd_0 => altsyncram:mem_cZ.address_b
ram_addr_rd_8 => ram_data_out_3_RNO_12_.DATAA
ram_addr_rd_8 => altsyncram:mem_cZ.address_b
ram_addr_rd_5 => read_proc_un5_ram_rd_enlto5.DATAD
ram_addr_rd_5 => altsyncram:mem_cZ.address_b
ram_addr_rd_4 => read_proc_un5_ram_rd_enlto5.DATAC
ram_addr_rd_4 => altsyncram:mem_cZ.address_b
ram_addr_rd_3 => read_proc_un5_ram_rd_enlto5.DATAB
ram_addr_rd_3 => altsyncram:mem_cZ.address_b
ram_addr_rd_2 => read_proc_un5_ram_rd_enlto5.DATAA
ram_addr_rd_2 => altsyncram:mem_cZ.address_b
ram_addr_rd_6 => read_proc_un5_ram_rd_enlto7_0.DATAB
ram_addr_rd_6 => altsyncram:mem_cZ.address_b
ram_addr_rd_7 => read_proc_un5_ram_rd_enlto7_0.DATAA
ram_addr_rd_7 => altsyncram:mem_cZ.address_b
ram_wr_en => altsyncram:mem_cZ.clocken0
ram_rd_en => ram_data_out_3_RNO_12_.DATAB
restart_i_i => mem_RNIK469_0.DATAA
restart_i_i => mem_RNIK469_5.DATAA
restart_i_i => mem_RNIK469_6.DATAA
restart_i_i => mem_RNIK469_1.DATAA
restart_i_i => mem_RNIK469_2.DATAA
restart_i_i => mem_RNIK469_3.DATAA
restart_i_i => mem_RNIK469_4.DATAA
restart_i_i => mem_RNIK469_11.DATAA
restart_i_i => mem_RNIK469_10.DATAA
restart_i_i => mem_RNIK469_9.DATAA
restart_i_i => mem_RNIK469_8.DATAA
restart_i_i => mem_RNIK469_7.DATAA
restart_i_i => mem_RNIK469.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_100 => ram_data_out_3_12_.CLK
clk_100 => ram_data_out_2_12_.CLK
clk_100 => ram_data_out_2_11_.CLK
clk_100 => ram_data_out_2_10_.CLK
clk_100 => ram_data_out_2_9_.CLK
clk_100 => ram_data_out_2_8_.CLK
clk_100 => ram_data_out_2_7_.CLK
clk_100 => ram_data_out_2_6_.CLK
clk_100 => ram_data_out_2_5_.CLK
clk_100 => ram_data_out_2_4_.CLK
clk_100 => ram_data_out_2_3_.CLK
clk_100 => ram_data_out_2_2_.CLK
clk_100 => ram_data_out_2_1_.CLK
clk_100 => ram_data_out_2_0_.CLK
clk_100 => altsyncram:mem_cZ.clock1
clk_100 => altsyncram:mem_cZ.clock0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ
wren_a => altsyncram_ium1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ium1:auto_generated.data_a[0]
data_a[1] => altsyncram_ium1:auto_generated.data_a[1]
data_a[2] => altsyncram_ium1:auto_generated.data_a[2]
data_a[3] => altsyncram_ium1:auto_generated.data_a[3]
data_a[4] => altsyncram_ium1:auto_generated.data_a[4]
data_a[5] => altsyncram_ium1:auto_generated.data_a[5]
data_a[6] => altsyncram_ium1:auto_generated.data_a[6]
data_a[7] => altsyncram_ium1:auto_generated.data_a[7]
data_a[8] => altsyncram_ium1:auto_generated.data_a[8]
data_a[9] => altsyncram_ium1:auto_generated.data_a[9]
data_a[10] => altsyncram_ium1:auto_generated.data_a[10]
data_a[11] => altsyncram_ium1:auto_generated.data_a[11]
data_a[12] => altsyncram_ium1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_ium1:auto_generated.address_a[0]
address_a[1] => altsyncram_ium1:auto_generated.address_a[1]
address_a[2] => altsyncram_ium1:auto_generated.address_a[2]
address_a[3] => altsyncram_ium1:auto_generated.address_a[3]
address_a[4] => altsyncram_ium1:auto_generated.address_a[4]
address_a[5] => altsyncram_ium1:auto_generated.address_a[5]
address_a[6] => altsyncram_ium1:auto_generated.address_a[6]
address_a[7] => altsyncram_ium1:auto_generated.address_a[7]
address_a[8] => altsyncram_ium1:auto_generated.address_a[8]
address_b[0] => altsyncram_ium1:auto_generated.address_b[0]
address_b[1] => altsyncram_ium1:auto_generated.address_b[1]
address_b[2] => altsyncram_ium1:auto_generated.address_b[2]
address_b[3] => altsyncram_ium1:auto_generated.address_b[3]
address_b[4] => altsyncram_ium1:auto_generated.address_b[4]
address_b[5] => altsyncram_ium1:auto_generated.address_b[5]
address_b[6] => altsyncram_ium1:auto_generated.address_b[6]
address_b[7] => altsyncram_ium1:auto_generated.address_b[7]
address_b[8] => altsyncram_ium1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ium1:auto_generated.clock0
clock1 => altsyncram_ium1:auto_generated.clock1
clocken0 => altsyncram_ium1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated
address_a[0] => altsyncram_6bl1:altsyncram1.address_b[0]
address_a[1] => altsyncram_6bl1:altsyncram1.address_b[1]
address_a[2] => altsyncram_6bl1:altsyncram1.address_b[2]
address_a[3] => altsyncram_6bl1:altsyncram1.address_b[3]
address_a[4] => altsyncram_6bl1:altsyncram1.address_b[4]
address_a[5] => altsyncram_6bl1:altsyncram1.address_b[5]
address_a[6] => altsyncram_6bl1:altsyncram1.address_b[6]
address_a[7] => altsyncram_6bl1:altsyncram1.address_b[7]
address_a[8] => altsyncram_6bl1:altsyncram1.address_b[8]
address_b[0] => altsyncram_6bl1:altsyncram1.address_a[0]
address_b[1] => altsyncram_6bl1:altsyncram1.address_a[1]
address_b[2] => altsyncram_6bl1:altsyncram1.address_a[2]
address_b[3] => altsyncram_6bl1:altsyncram1.address_a[3]
address_b[4] => altsyncram_6bl1:altsyncram1.address_a[4]
address_b[5] => altsyncram_6bl1:altsyncram1.address_a[5]
address_b[6] => altsyncram_6bl1:altsyncram1.address_a[6]
address_b[7] => altsyncram_6bl1:altsyncram1.address_a[7]
address_b[8] => altsyncram_6bl1:altsyncram1.address_a[8]
clock0 => altsyncram_6bl1:altsyncram1.clock1
clock1 => altsyncram_6bl1:altsyncram1.clock0
clocken0 => altsyncram_6bl1:altsyncram1.clocken1
data_a[0] => altsyncram_6bl1:altsyncram1.data_b[0]
data_a[1] => altsyncram_6bl1:altsyncram1.data_b[1]
data_a[2] => altsyncram_6bl1:altsyncram1.data_b[2]
data_a[3] => altsyncram_6bl1:altsyncram1.data_b[3]
data_a[4] => altsyncram_6bl1:altsyncram1.data_b[4]
data_a[5] => altsyncram_6bl1:altsyncram1.data_b[5]
data_a[6] => altsyncram_6bl1:altsyncram1.data_b[6]
data_a[7] => altsyncram_6bl1:altsyncram1.data_b[7]
data_a[8] => altsyncram_6bl1:altsyncram1.data_b[8]
data_a[9] => altsyncram_6bl1:altsyncram1.data_b[9]
data_a[10] => altsyncram_6bl1:altsyncram1.data_b[10]
data_a[11] => altsyncram_6bl1:altsyncram1.data_b[11]
data_a[12] => altsyncram_6bl1:altsyncram1.data_b[12]
wren_a => altsyncram_6bl1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst
rd_wbs_dat_o_4 => rd_mng_fsm_proc_fifo_a_data_in_3_i_4_.DATAB
rd_wbs_dat_o_0 => rd_mng_fsm_proc_fifo_a_data_in_3_i_0_.DATAB
rd_wbs_dat_o_6 => rd_mng_fsm_proc_fifo_a_data_in_3_i_6_.DATAB
rd_wbs_dat_o_5 => rd_mng_fsm_proc_fifo_a_data_in_3_i_5_.DATAB
rd_wbs_dat_o_2 => rd_mng_fsm_proc_fifo_a_data_in_3_i_2_.DATAB
rd_wbs_dat_o_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_1_.DATAB
rd_wbs_dat_o_3 => rd_mng_fsm_proc_fifo_a_data_in_3_i_3_.DATAB
rd_wbs_dat_o_7 => rd_mng_fsm_proc_fifo_a_data_in_3_i_7_.DATAB
wbm_gnt_i_0_0 => sdram_wait_proc_un6_sdram_wait_count_en_RNIEVC81.DATAA
ram_data_out_2_0 => sdram_addr_rd_1_9_.SDATA
ram_data_out_2_1 => sdram_addr_rd_1_10_.SDATA
ram_data_out_2_2 => sdram_addr_rd_1_11_.SDATA
ram_data_out_2_3 => sdram_addr_rd_1_12_.SDATA
ram_data_out_2_4 => sdram_addr_rd_1_13_.SDATA
ram_data_out_2_5 => sdram_addr_rd_1_14_.SDATA
ram_data_out_2_6 => sdram_addr_rd_1_15_.SDATA
ram_data_out_2_7 => sdram_addr_rd_1_16_.SDATA
ram_data_out_2_8 => sdram_addr_rd_1_17_.SDATA
ram_data_out_2_9 => sdram_addr_rd_1_18_.SDATA
ram_data_out_2_10 => sdram_addr_rd_1_19_.SDATA
ram_data_out_2_11 => sdram_addr_rd_1_20_.SDATA
ram_data_out_2_12 => sdram_addr_rd_1_21_.SDATA
ram_data_out_3_0 => ram_data_out_3_0_i.IN0
ram_data_out_0_and_0 => sdram_addr_rd_1_9_.DATAIN
ram_data_out_0_and_1 => sdram_addr_rd_1_10_.DATAIN
ram_data_out_0_and_2 => sdram_addr_rd_1_11_.DATAIN
ram_data_out_0_and_3 => sdram_addr_rd_1_12_.DATAIN
ram_data_out_0_and_4 => sdram_addr_rd_1_13_.DATAIN
ram_data_out_0_and_5 => sdram_addr_rd_1_14_.DATAIN
ram_data_out_0_and_6 => sdram_addr_rd_1_15_.DATAIN
ram_data_out_0_and_7 => sdram_addr_rd_1_16_.DATAIN
ram_data_out_0_and_8 => sdram_addr_rd_1_17_.DATAIN
ram_data_out_0_and_9 => sdram_addr_rd_1_18_.DATAIN
ram_data_out_0_and_10 => sdram_addr_rd_1_19_.DATAIN
ram_data_out_0_and_11 => sdram_addr_rd_1_20_.DATAIN
ram_data_out_0_and_12 => sdram_addr_rd_1_21_.DATAIN
m27 => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0.DATAD
m18 => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H.DATAD
ic_wbs_adr_i_1_2_1_a4_0_a2 => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H.DATAA
ic_wbs_adr_i_1_2_1_a4_0_a2 => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0.DATAA
m35_m5 => sdram_wait_proc_un6_sdram_wait_count_en_RNIE78C3.DATAA
m35_m5 => sdram_wait_proc_un6_sdram_wait_count_en_RNIO25Q5.DATAA
d_m2_e_0 => sdram_wait_proc_un6_sdram_wait_count_en_RNIUE0O.DATAC
rd_wbs_reg_cyc => sdram_wait_counterlde_i_a3_0_2_a_cZ.DATAD
rd_wbs_reg_cyc => sdram_wait_proc_un6_sdram_wait_count_en_RNIUE0O.DATAB
rd_wbs_reg_cyc => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H.DATAC
rd_wbs_reg_cyc => sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0.DATAC
ack_o_sr_2_0_g0_1 => sdram_wait_counterlde_i_a3_0_2_a_cZ.DATAC
ack_o_sr => sdram_wait_counterlde_i_a3_0_2_a_cZ.DATAA
cur_st_tr19_0_a4_0_a2_0_g0_1 => fifo_b_wr_en_RNO.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => fifo_a_wr_en_RNO.DATAD
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_7_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_3_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_1_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_2_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_5_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_6_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_0_.DATAC
cur_st_tr19_0_a4_0_a2_0_g0_1 => rd_mng_fsm_proc_fifo_a_data_in_3_i_4_.DATAC
we_internal => fifo_b_wr_en_RNO.DATAB
we_internal => fifo_a_wr_en_RNO.DATAC
we_internal => sdram_wait_counterlde_i_a3_0_2_a_cZ.DATAB
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_7_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_3_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_1_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_2_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_5_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_6_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_0_.DATAA
we_internal => rd_mng_fsm_proc_fifo_a_data_in_3_i_4_.DATAA
un4_iempty_0 => current_sm_i_0_RNO_4_.DATAD
un4_iempty_0 => fifo_b_rd_en_RNO.DATAD
un4_iempty_0 => current_sm_RNO_2_.DATAD
req_ln_trig => req_in_trg_1_Z.DATAIN
un4_iempty => fifo_a_rd_en_Z.DATAIN
mng_en => req_cnt_9_.SCLR
mng_en => req_cnt_8_.SCLR
mng_en => req_cnt_7_.SCLR
mng_en => req_cnt_6_.SCLR
mng_en => req_cnt_5_.SCLR
mng_en => req_cnt_4_.SCLR
mng_en => req_cnt_3_.SCLR
mng_en => req_cnt_2_.SCLR
mng_en => req_cnt_1_.SCLR
mng_en => req_cnt_RNO_0_.DATAA
mng_en => counters_proc_sym_col_5_f0_i_o2_0_0_.DATAB
sync_rst_out => sync_rst_out_i.IN0
clk_100 => row_count_0_.CLK
clk_100 => row_count_1_.CLK
clk_100 => row_count_2_.CLK
clk_100 => row_count_3_.CLK
clk_100 => row_count_4_.CLK
clk_100 => row_count_5_.CLK
clk_100 => row_count_6_.CLK
clk_100 => row_count_7_.CLK
clk_100 => row_count_8_.CLK
clk_100 => row_count_9_.CLK
clk_100 => row_count_10_.CLK
clk_100 => sdram_wait_counter_tmp_0_.CLK
clk_100 => sdram_wait_counter_tmp_1_.CLK
clk_100 => sdram_wait_counter_tmp_2_.CLK
clk_100 => sdram_wait_counter_tmp_3_.CLK
clk_100 => sdram_wait_counter_tmp_4_.CLK
clk_100 => sdram_wait_counter_tmp_5_.CLK
clk_100 => sdram_wait_counter_tmp_6_.CLK
clk_100 => sdram_wait_counter_tmp_7_.CLK
clk_100 => sdram_wait_counter_0_.CLK
clk_100 => sdram_wait_counter_1_.CLK
clk_100 => sdram_wait_counter_2_.CLK
clk_100 => sdram_wait_counter_3_.CLK
clk_100 => sdram_wait_counter_4_.CLK
clk_100 => sdram_wait_counter_5_.CLK
clk_100 => sdram_wait_counter_6_.CLK
clk_100 => sdram_wait_counter_7_.CLK
clk_100 => ram_addr_rd_8_.CLK
clk_100 => ram_addr_rd_7_.CLK
clk_100 => ram_addr_rd_6_.CLK
clk_100 => ram_addr_rd_5_.CLK
clk_100 => ram_addr_rd_4_.CLK
clk_100 => ram_addr_rd_3_.CLK
clk_100 => ram_addr_rd_2_.CLK
clk_100 => ram_addr_rd_1_.CLK
clk_100 => ram_addr_rd_0_.CLK
clk_100 => fifo_b_rd_en_Z.CLK
clk_100 => sdram_wait_count_en_Z.CLK
clk_100 => sdram_ready_Z.CLK
clk_100 => sym_row_3_.CLK
clk_100 => sym_row_2_.CLK
clk_100 => sym_row_1_.CLK
clk_100 => sym_row_0_.CLK
clk_100 => sym_col_4_.CLK
clk_100 => sym_col_3_.CLK
clk_100 => sym_col_2_.CLK
clk_100 => sym_col_1_.CLK
clk_100 => sym_col_0_.CLK
clk_100 => req_cnt_9_.CLK
clk_100 => req_cnt_8_.CLK
clk_100 => req_cnt_7_.CLK
clk_100 => req_cnt_6_.CLK
clk_100 => req_cnt_5_.CLK
clk_100 => req_cnt_4_.CLK
clk_100 => req_cnt_3_.CLK
clk_100 => req_cnt_2_.CLK
clk_100 => req_cnt_1_.CLK
clk_100 => req_cnt_0_.CLK
clk_100 => inside_row_5_.CLK
clk_100 => inside_row_4_.CLK
clk_100 => inside_row_3_.CLK
clk_100 => inside_row_2_.CLK
clk_100 => inside_row_1_.CLK
clk_100 => inside_row_0_.CLK
clk_100 => current_sm_0_.CLK
clk_100 => current_sm_1_.CLK
clk_100 => current_sm_2_.CLK
clk_100 => current_sm_3_.CLK
clk_100 => current_sm_i_0_4_.CLK
clk_100 => sym_col_i_4_.CLK
clk_100 => sym_col_i_3_.CLK
clk_100 => sym_col_i_2_.CLK
clk_100 => sym_col_i_1_.CLK
clk_100 => sym_col_i_0_.CLK
clk_100 => fifo_a_data_in_7_.CLK
clk_100 => fifo_a_data_in_6_.CLK
clk_100 => fifo_a_data_in_5_.CLK
clk_100 => fifo_a_data_in_4_.CLK
clk_100 => fifo_a_data_in_3_.CLK
clk_100 => fifo_a_data_in_2_.CLK
clk_100 => fifo_a_data_in_1_.CLK
clk_100 => fifo_a_data_in_0_.CLK
clk_100 => fifo_b_data_in_7_.CLK
clk_100 => fifo_b_data_in_6_.CLK
clk_100 => fifo_b_data_in_5_.CLK
clk_100 => fifo_b_data_in_4_.CLK
clk_100 => fifo_b_data_in_3_.CLK
clk_100 => fifo_b_data_in_2_.CLK
clk_100 => fifo_b_data_in_1_.CLK
clk_100 => fifo_b_data_in_0_.CLK
clk_100 => sdram_addr_rd_1_21_.CLK
clk_100 => sdram_addr_rd_1_20_.CLK
clk_100 => sdram_addr_rd_1_19_.CLK
clk_100 => sdram_addr_rd_1_18_.CLK
clk_100 => sdram_addr_rd_1_17_.CLK
clk_100 => sdram_addr_rd_1_16_.CLK
clk_100 => sdram_addr_rd_1_15_.CLK
clk_100 => sdram_addr_rd_1_14_.CLK
clk_100 => sdram_addr_rd_1_13_.CLK
clk_100 => sdram_addr_rd_1_12_.CLK
clk_100 => sdram_addr_rd_1_11_.CLK
clk_100 => sdram_addr_rd_1_10_.CLK
clk_100 => sdram_addr_rd_1_9_.CLK
clk_100 => sdram_addr_rd_1_8_.CLK
clk_100 => sdram_addr_rd_1_7_.CLK
clk_100 => sdram_addr_rd_1_6_.CLK
clk_100 => sdram_addr_rd_1_5_.CLK
clk_100 => sdram_addr_rd_1_4_.CLK
clk_100 => req_cnt_small_Z.CLK
clk_100 => sdram_rd_en_Z.CLK
clk_100 => ram_rd_en_Z.CLK
clk_100 => fifo_a_wr_en_Z.CLK
clk_100 => fifo_b_wr_en_Z.CLK
clk_100 => fifo_a_rd_en_Z.CLK
clk_100 => mng_en_internal_Z.CLK
clk_100 => req_in_trg_dev_Z.CLK
clk_100 => req_in_trg_3_Z.CLK
clk_100 => req_in_trg_2_Z.CLK
clk_100 => ram_rd_en_i_Z.CLK
clk_100 => req_cnt_small_d_Z.CLK
clk_100 => req_in_trg_1_Z.CLK


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_
dataa[0] => mult_fpr:auto_generated.dataa[0]
dataa[1] => mult_fpr:auto_generated.dataa[1]
dataa[2] => mult_fpr:auto_generated.dataa[2]
dataa[3] => mult_fpr:auto_generated.dataa[3]
dataa[4] => mult_fpr:auto_generated.dataa[4]
datab[0] => mult_fpr:auto_generated.datab[0]
datab[1] => mult_fpr:auto_generated.datab[1]
datab[2] => mult_fpr:auto_generated.datab[2]
datab[3] => mult_fpr:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_|mult_fpr:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A
fifo_a_data_in_0 => mem_3_Z.DATAIN
fifo_a_data_in_0 => mem_34_DIN_REG1_0_.DATAIN
fifo_a_data_in_0 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_1 => mem_7_Z.DATAIN
fifo_a_data_in_1 => mem_34_DIN_REG1_1_.DATAIN
fifo_a_data_in_1 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_2 => mem_11_Z.DATAIN
fifo_a_data_in_2 => mem_34_DIN_REG1_2_.DATAIN
fifo_a_data_in_2 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_3 => mem_15_Z.DATAIN
fifo_a_data_in_3 => mem_34_DIN_REG1_3_.DATAIN
fifo_a_data_in_3 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_4 => mem_19_Z.DATAIN
fifo_a_data_in_4 => mem_34_DIN_REG1_4_.DATAIN
fifo_a_data_in_4 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_5 => mem_23_Z.DATAIN
fifo_a_data_in_5 => mem_34_DIN_REG1_5_.DATAIN
fifo_a_data_in_5 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_6 => mem_27_Z.DATAIN
fifo_a_data_in_6 => mem_34_DIN_REG1_6_.DATAIN
fifo_a_data_in_6 => altsyncram:mem_34_I_1.data_a
fifo_a_data_in_7 => mem_31_Z.DATAIN
fifo_a_data_in_7 => mem_34_DIN_REG1_7_.DATAIN
fifo_a_data_in_7 => altsyncram:mem_34_I_1.data_a
fifo_a_wr_en => count_proc_un34_wr_en_0.DATAA
fifo_a_wr_en => count_proc_un34_wr_en_1.DATAA
fifo_a_wr_en => altsyncram:mem_34_I_1.clocken0
fifo_a_rd_en => dout_7_.ENA
fifo_a_rd_en => dout_6_.ENA
fifo_a_rd_en => dout_5_.ENA
fifo_a_rd_en => dout_4_.ENA
fifo_a_rd_en => dout_3_.ENA
fifo_a_rd_en => dout_2_.ENA
fifo_a_rd_en => dout_1_.ENA
fifo_a_rd_en => dout_0_.ENA
fifo_a_rd_en => count_proc_un34_wr_en_0.DATAB
fifo_a_rd_en => data_valid_proc_un25_rd_en.DATAA
restart_i_i => restart_i_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => write_addr_0_.CLK
clk_100 => write_addr_1_.CLK
clk_100 => write_addr_2_.CLK
clk_100 => write_addr_3_.CLK
clk_100 => write_addr_4_.CLK
clk_100 => write_addr_5_.CLK
clk_100 => write_addr_6_.CLK
clk_100 => write_addr_7_.CLK
clk_100 => write_addr_8_.CLK
clk_100 => write_addr_9_.CLK
clk_100 => read_addr_0_.CLK
clk_100 => read_addr_1_.CLK
clk_100 => read_addr_2_.CLK
clk_100 => read_addr_3_.CLK
clk_100 => read_addr_4_.CLK
clk_100 => read_addr_5_.CLK
clk_100 => read_addr_6_.CLK
clk_100 => read_addr_7_.CLK
clk_100 => read_addr_8_.CLK
clk_100 => read_addr_9_.CLK
clk_100 => mem_31_Z.CLK
clk_100 => mem_27_Z.CLK
clk_100 => mem_23_Z.CLK
clk_100 => mem_19_Z.CLK
clk_100 => mem_15_Z.CLK
clk_100 => mem_11_Z.CLK
clk_100 => mem_7_Z.CLK
clk_100 => mem_3_Z.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => mem_34_DIN_REG1_7_.CLK
clk_100 => mem_34_DIN_REG1_6_.CLK
clk_100 => mem_34_DIN_REG1_5_.CLK
clk_100 => mem_34_DIN_REG1_4_.CLK
clk_100 => mem_34_DIN_REG1_3_.CLK
clk_100 => mem_34_DIN_REG1_2_.CLK
clk_100 => mem_34_DIN_REG1_1_.CLK
clk_100 => mem_34_DIN_REG1_0_.CLK
clk_100 => mem_34_G_5.CLK
clk_100 => mem_34_I_2.CLK
clk_100 => genCntr_9_count_reg_Q_internal_9_.CLK
clk_100 => genCntr_8_count_reg_Q_internal_8_.CLK
clk_100 => genCntr_7_count_reg_Q_internal_7_.CLK
clk_100 => genCntr_6_count_reg_Q_internal_6_.CLK
clk_100 => genCntr_5_count_reg_Q_internal_5_.CLK
clk_100 => genCntr_4_count_reg_Q_internal_4_.CLK
clk_100 => genCntr_3_count_reg_Q_internal_3_.CLK
clk_100 => genCntr_2_count_reg_Q_internal_2_.CLK
clk_100 => genCntr_1_count_reg_Q_internal_1_.CLK
clk_100 => genCntr_0_count_reg_Q_internal_0_.CLK
clk_100 => dout_valid_Z.CLK
clk_100 => altsyncram:mem_34_I_1.clock1
clk_100 => altsyncram:mem_34_I_1.clock0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1
wren_a => altsyncram_eak1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_eak1:auto_generated.data_a[0]
data_a[1] => altsyncram_eak1:auto_generated.data_a[1]
data_a[2] => altsyncram_eak1:auto_generated.data_a[2]
data_a[3] => altsyncram_eak1:auto_generated.data_a[3]
data_a[4] => altsyncram_eak1:auto_generated.data_a[4]
data_a[5] => altsyncram_eak1:auto_generated.data_a[5]
data_a[6] => altsyncram_eak1:auto_generated.data_a[6]
data_a[7] => altsyncram_eak1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_eak1:auto_generated.address_a[0]
address_a[1] => altsyncram_eak1:auto_generated.address_a[1]
address_a[2] => altsyncram_eak1:auto_generated.address_a[2]
address_a[3] => altsyncram_eak1:auto_generated.address_a[3]
address_a[4] => altsyncram_eak1:auto_generated.address_a[4]
address_a[5] => altsyncram_eak1:auto_generated.address_a[5]
address_a[6] => altsyncram_eak1:auto_generated.address_a[6]
address_a[7] => altsyncram_eak1:auto_generated.address_a[7]
address_a[8] => altsyncram_eak1:auto_generated.address_a[8]
address_a[9] => altsyncram_eak1:auto_generated.address_a[9]
address_b[0] => altsyncram_eak1:auto_generated.address_b[0]
address_b[1] => altsyncram_eak1:auto_generated.address_b[1]
address_b[2] => altsyncram_eak1:auto_generated.address_b[2]
address_b[3] => altsyncram_eak1:auto_generated.address_b[3]
address_b[4] => altsyncram_eak1:auto_generated.address_b[4]
address_b[5] => altsyncram_eak1:auto_generated.address_b[5]
address_b[6] => altsyncram_eak1:auto_generated.address_b[6]
address_b[7] => altsyncram_eak1:auto_generated.address_b[7]
address_b[8] => altsyncram_eak1:auto_generated.address_b[8]
address_b[9] => altsyncram_eak1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eak1:auto_generated.clock0
clock1 => altsyncram_eak1:auto_generated.clock1
clocken0 => altsyncram_eak1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated
address_a[0] => altsyncram_dbl1:altsyncram1.address_b[0]
address_a[1] => altsyncram_dbl1:altsyncram1.address_b[1]
address_a[2] => altsyncram_dbl1:altsyncram1.address_b[2]
address_a[3] => altsyncram_dbl1:altsyncram1.address_b[3]
address_a[4] => altsyncram_dbl1:altsyncram1.address_b[4]
address_a[5] => altsyncram_dbl1:altsyncram1.address_b[5]
address_a[6] => altsyncram_dbl1:altsyncram1.address_b[6]
address_a[7] => altsyncram_dbl1:altsyncram1.address_b[7]
address_a[8] => altsyncram_dbl1:altsyncram1.address_b[8]
address_a[9] => altsyncram_dbl1:altsyncram1.address_b[9]
address_b[0] => altsyncram_dbl1:altsyncram1.address_a[0]
address_b[1] => altsyncram_dbl1:altsyncram1.address_a[1]
address_b[2] => altsyncram_dbl1:altsyncram1.address_a[2]
address_b[3] => altsyncram_dbl1:altsyncram1.address_a[3]
address_b[4] => altsyncram_dbl1:altsyncram1.address_a[4]
address_b[5] => altsyncram_dbl1:altsyncram1.address_a[5]
address_b[6] => altsyncram_dbl1:altsyncram1.address_a[6]
address_b[7] => altsyncram_dbl1:altsyncram1.address_a[7]
address_b[8] => altsyncram_dbl1:altsyncram1.address_a[8]
address_b[9] => altsyncram_dbl1:altsyncram1.address_a[9]
clock0 => altsyncram_dbl1:altsyncram1.clock1
clock1 => altsyncram_dbl1:altsyncram1.clock0
clocken0 => altsyncram_dbl1:altsyncram1.clocken1
data_a[0] => altsyncram_dbl1:altsyncram1.data_b[0]
data_a[1] => altsyncram_dbl1:altsyncram1.data_b[1]
data_a[2] => altsyncram_dbl1:altsyncram1.data_b[2]
data_a[3] => altsyncram_dbl1:altsyncram1.data_b[3]
data_a[4] => altsyncram_dbl1:altsyncram1.data_b[4]
data_a[5] => altsyncram_dbl1:altsyncram1.data_b[5]
data_a[6] => altsyncram_dbl1:altsyncram1.data_b[6]
data_a[7] => altsyncram_dbl1:altsyncram1.data_b[7]
wren_a => altsyncram_dbl1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B
fifo_b_data_in_0 => mem_3_Z.DATAIN
fifo_b_data_in_0 => mem_34_DIN_REG1_0_.DATAIN
fifo_b_data_in_0 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_1 => mem_7_Z.DATAIN
fifo_b_data_in_1 => mem_34_DIN_REG1_1_.DATAIN
fifo_b_data_in_1 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_2 => mem_11_Z.DATAIN
fifo_b_data_in_2 => mem_34_DIN_REG1_2_.DATAIN
fifo_b_data_in_2 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_3 => mem_15_Z.DATAIN
fifo_b_data_in_3 => mem_34_DIN_REG1_3_.DATAIN
fifo_b_data_in_3 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_4 => mem_19_Z.DATAIN
fifo_b_data_in_4 => mem_34_DIN_REG1_4_.DATAIN
fifo_b_data_in_4 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_5 => mem_23_Z.DATAIN
fifo_b_data_in_5 => mem_34_DIN_REG1_5_.DATAIN
fifo_b_data_in_5 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_6 => mem_27_Z.DATAIN
fifo_b_data_in_6 => mem_34_DIN_REG1_6_.DATAIN
fifo_b_data_in_6 => altsyncram:mem_34_I_1.data_a
fifo_b_data_in_7 => mem_31_Z.DATAIN
fifo_b_data_in_7 => mem_34_DIN_REG1_7_.DATAIN
fifo_b_data_in_7 => altsyncram:mem_34_I_1.data_a
fifo_b_wr_en => count_proc_un34_wr_en_0.DATAA
fifo_b_wr_en => count_proc_un34_wr_en_1.DATAA
fifo_b_wr_en => altsyncram:mem_34_I_1.clocken0
fifo_b_rd_en => dout_7_.ENA
fifo_b_rd_en => dout_6_.ENA
fifo_b_rd_en => dout_5_.ENA
fifo_b_rd_en => dout_4_.ENA
fifo_b_rd_en => dout_3_.ENA
fifo_b_rd_en => dout_2_.ENA
fifo_b_rd_en => dout_1_.ENA
fifo_b_rd_en => dout_0_.ENA
fifo_b_rd_en => data_valid_proc_un25_rd_en.DATAA
fifo_b_rd_en => count_proc_un34_wr_en_0.DATAB
fifo_b_rd_en => un1_count27_cZ.DATAA
restart_i_i => restart_i_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => write_addr_0_.CLK
clk_100 => write_addr_1_.CLK
clk_100 => write_addr_2_.CLK
clk_100 => write_addr_3_.CLK
clk_100 => write_addr_4_.CLK
clk_100 => write_addr_5_.CLK
clk_100 => write_addr_6_.CLK
clk_100 => write_addr_7_.CLK
clk_100 => write_addr_8_.CLK
clk_100 => write_addr_9_.CLK
clk_100 => read_addr_0_.CLK
clk_100 => read_addr_1_.CLK
clk_100 => read_addr_2_.CLK
clk_100 => read_addr_3_.CLK
clk_100 => read_addr_4_.CLK
clk_100 => read_addr_5_.CLK
clk_100 => read_addr_6_.CLK
clk_100 => read_addr_7_.CLK
clk_100 => read_addr_8_.CLK
clk_100 => read_addr_9_.CLK
clk_100 => mem_31_Z.CLK
clk_100 => mem_27_Z.CLK
clk_100 => mem_23_Z.CLK
clk_100 => mem_19_Z.CLK
clk_100 => mem_15_Z.CLK
clk_100 => mem_11_Z.CLK
clk_100 => mem_7_Z.CLK
clk_100 => mem_3_Z.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => mem_34_DIN_REG1_7_.CLK
clk_100 => mem_34_DIN_REG1_6_.CLK
clk_100 => mem_34_DIN_REG1_5_.CLK
clk_100 => mem_34_DIN_REG1_4_.CLK
clk_100 => mem_34_DIN_REG1_3_.CLK
clk_100 => mem_34_DIN_REG1_2_.CLK
clk_100 => mem_34_DIN_REG1_1_.CLK
clk_100 => mem_34_DIN_REG1_0_.CLK
clk_100 => mem_34_G_5.CLK
clk_100 => mem_34_I_2.CLK
clk_100 => genCntr_9_count_reg_Q_internal_9_.CLK
clk_100 => genCntr_8_count_reg_Q_internal_8_.CLK
clk_100 => genCntr_7_count_reg_Q_internal_7_.CLK
clk_100 => genCntr_6_count_reg_Q_internal_6_.CLK
clk_100 => genCntr_5_count_reg_Q_internal_5_.CLK
clk_100 => genCntr_4_count_reg_Q_internal_4_.CLK
clk_100 => genCntr_3_count_reg_Q_internal_3_.CLK
clk_100 => genCntr_2_count_reg_Q_internal_2_.CLK
clk_100 => genCntr_1_count_reg_Q_internal_1_.CLK
clk_100 => genCntr_0_count_reg_Q_internal_0_.CLK
clk_100 => dout_valid_Z.CLK
clk_100 => altsyncram:mem_34_I_1.clock1
clk_100 => altsyncram:mem_34_I_1.clock0


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1
wren_a => altsyncram_eak1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_eak1:auto_generated.data_a[0]
data_a[1] => altsyncram_eak1:auto_generated.data_a[1]
data_a[2] => altsyncram_eak1:auto_generated.data_a[2]
data_a[3] => altsyncram_eak1:auto_generated.data_a[3]
data_a[4] => altsyncram_eak1:auto_generated.data_a[4]
data_a[5] => altsyncram_eak1:auto_generated.data_a[5]
data_a[6] => altsyncram_eak1:auto_generated.data_a[6]
data_a[7] => altsyncram_eak1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_eak1:auto_generated.address_a[0]
address_a[1] => altsyncram_eak1:auto_generated.address_a[1]
address_a[2] => altsyncram_eak1:auto_generated.address_a[2]
address_a[3] => altsyncram_eak1:auto_generated.address_a[3]
address_a[4] => altsyncram_eak1:auto_generated.address_a[4]
address_a[5] => altsyncram_eak1:auto_generated.address_a[5]
address_a[6] => altsyncram_eak1:auto_generated.address_a[6]
address_a[7] => altsyncram_eak1:auto_generated.address_a[7]
address_a[8] => altsyncram_eak1:auto_generated.address_a[8]
address_a[9] => altsyncram_eak1:auto_generated.address_a[9]
address_b[0] => altsyncram_eak1:auto_generated.address_b[0]
address_b[1] => altsyncram_eak1:auto_generated.address_b[1]
address_b[2] => altsyncram_eak1:auto_generated.address_b[2]
address_b[3] => altsyncram_eak1:auto_generated.address_b[3]
address_b[4] => altsyncram_eak1:auto_generated.address_b[4]
address_b[5] => altsyncram_eak1:auto_generated.address_b[5]
address_b[6] => altsyncram_eak1:auto_generated.address_b[6]
address_b[7] => altsyncram_eak1:auto_generated.address_b[7]
address_b[8] => altsyncram_eak1:auto_generated.address_b[8]
address_b[9] => altsyncram_eak1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eak1:auto_generated.clock0
clock1 => altsyncram_eak1:auto_generated.clock1
clocken0 => altsyncram_eak1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated
address_a[0] => altsyncram_dbl1:altsyncram1.address_b[0]
address_a[1] => altsyncram_dbl1:altsyncram1.address_b[1]
address_a[2] => altsyncram_dbl1:altsyncram1.address_b[2]
address_a[3] => altsyncram_dbl1:altsyncram1.address_b[3]
address_a[4] => altsyncram_dbl1:altsyncram1.address_b[4]
address_a[5] => altsyncram_dbl1:altsyncram1.address_b[5]
address_a[6] => altsyncram_dbl1:altsyncram1.address_b[6]
address_a[7] => altsyncram_dbl1:altsyncram1.address_b[7]
address_a[8] => altsyncram_dbl1:altsyncram1.address_b[8]
address_a[9] => altsyncram_dbl1:altsyncram1.address_b[9]
address_b[0] => altsyncram_dbl1:altsyncram1.address_a[0]
address_b[1] => altsyncram_dbl1:altsyncram1.address_a[1]
address_b[2] => altsyncram_dbl1:altsyncram1.address_a[2]
address_b[3] => altsyncram_dbl1:altsyncram1.address_a[3]
address_b[4] => altsyncram_dbl1:altsyncram1.address_a[4]
address_b[5] => altsyncram_dbl1:altsyncram1.address_a[5]
address_b[6] => altsyncram_dbl1:altsyncram1.address_a[6]
address_b[7] => altsyncram_dbl1:altsyncram1.address_a[7]
address_b[8] => altsyncram_dbl1:altsyncram1.address_a[8]
address_b[9] => altsyncram_dbl1:altsyncram1.address_a[9]
clock0 => altsyncram_dbl1:altsyncram1.clock1
clock1 => altsyncram_dbl1:altsyncram1.clock0
clocken0 => altsyncram_dbl1:altsyncram1.clocken1
data_a[0] => altsyncram_dbl1:altsyncram1.data_b[0]
data_a[1] => altsyncram_dbl1:altsyncram1.data_b[1]
data_a[2] => altsyncram_dbl1:altsyncram1.data_b[2]
data_a[3] => altsyncram_dbl1:altsyncram1.data_b[3]
data_a[4] => altsyncram_dbl1:altsyncram1.data_b[4]
data_a[5] => altsyncram_dbl1:altsyncram1.data_b[5]
data_a[6] => altsyncram_dbl1:altsyncram1.data_b[6]
data_a[7] => altsyncram_dbl1:altsyncram1.data_b[7]
wren_a => altsyncram_dbl1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst
dout_0_0 => mux_dout_0_.SDATA
dout_0_1 => mux_dout_1_.SDATA
dout_0_2 => mux_dout_2_.SDATA
dout_0_3 => mux_dout_3_.SDATA
dout_0_4 => mux_dout_4_.SDATA
dout_0_5 => mux_dout_5_.SDATA
dout_0_6 => mux_dout_6_.SDATA
dout_0_7 => mux_dout_7_.SDATA
dout_0 => mux_dout_0_.DATAIN
dout_1 => mux_dout_1_.DATAIN
dout_2 => mux_dout_2_.DATAIN
dout_3 => mux_dout_3_.DATAIN
dout_4 => mux_dout_4_.DATAIN
dout_5 => mux_dout_5_.DATAIN
dout_6 => mux_dout_6_.DATAIN
dout_7 => mux_dout_7_.DATAIN
fifo_b_rd_en => mux_proc_mux_dout_4_sn_m1.DATAA
dout_valid_0 => fifo_a_dout_valid_d_Z.DATAIN
dout_valid => fifo_b_dout_valid_d_Z.DATAIN
fifo_a_rd_en => mux_proc_mux_dout_4_sn_m1.DATAB
fifo_a_rd_en => fifo_a_rd_en_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => mux_dout_7_.CLK
clk_100 => mux_dout_6_.CLK
clk_100 => mux_dout_5_.CLK
clk_100 => mux_dout_4_.CLK
clk_100 => mux_dout_3_.CLK
clk_100 => mux_dout_2_.CLK
clk_100 => mux_dout_1_.CLK
clk_100 => mux_dout_0_.CLK
clk_100 => fifo_b_dout_valid_dd_Z.CLK
clk_100 => fifo_a_dout_valid_dd_Z.CLK
clk_100 => fifo_b_dout_valid_d_Z.CLK
clk_100 => fifo_a_dout_valid_d_Z.CLK


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst
ic_wbm_ack_i_11_u_i_m3_i_m3_0 => ack_i_cnt_proc_un1_wbm_ack_i.DATAD
ic_wbm_ack_i_11_u_i_m3_i_m3_0 => neg_cyc_bool_RNO.DATAD
wbm_gnt_i_0_rep1_0 => ack_i_cnt_proc_un1_wbm_ack_i.DATAB
wbm_gnt_i_0_rep1_0 => neg_cyc_bool_RNO.DATAB
cur_st_rep1_0 => ack_i_cnt_proc_un1_wbm_ack_i.DATAA
cur_st_rep1_0 => neg_cyc_bool_RNO.DATAA
wbm_gnt_0_0_i_0_a3_0 => un1_wbm_cur_st_19_i_2_cZ.DATAC
wbs_gnt_rep1_0 => un1_wbm_cur_st_19_i_a1_0_cZ.DATAB
wbs_gnt_i_0_rep1_0 => un1_wbm_cur_st_19_i_a2_0_cZ.DATAA
wbs_gnt_i_0_rep1_0 => un1_wbm_cur_st_19_i_a1_0_cZ.DATAA
wbs_gnt_i_0_rep1_0 => un1_wbm_cur_st_19_i_0_0_cZ.DATAA
ic_wbm_stall_i_i_a4_0_a2_0 => dat_1st_bool_i_RNO_0.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => un1_wbm_cur_st_18_1_SUM_0_i_o2_0_.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_stb_internal_RNO.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_cur_st_rep1_RNI2MHE_0_1_.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_cur_st_rep1_RNI2MHE_1_.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIS2BJ.DATAC
ic_wbm_stall_i_i_a4_0_a2_0 => un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIGQAQ.DATAD
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_stb_internal_RNO_0.DATAD
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_cur_st_RNO_3_.DATAD
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_cur_st_RNO_0_.DATAD
ic_wbm_stall_i_i_a4_0_a2_0 => wbm_cur_st_ns_0_i_o2_0_RNIHNMR_4_.DATAD
restart_i_i => ram_simple:ram_inst1.restart_i_i
uart_serial_in_c => uart_rx:uart_rx_c.uart_serial_in_c
wbs_reg_cyc_i_o2_0_0 => un1_wbm_cur_st_19_i_0_cZ.DATAC
wr_wbs_reg_cyc_2 => un1_wbm_cur_st_19_i_0_2_cZ.DATAD
wbs_reg_cyc_i_o2_0 => un1_wbm_cur_st_19_i_0_2_cZ.DATAB
wbs_reg_cyc_i_o2 => un1_wbm_cur_st_19_i_0_0_cZ.DATAD
ic_wbs_dat_i_1_0_1_a4_0_a3 => err_i_status_RNO.DATAC
wbs_err_o => err_i_status_RNO.DATAA
sync_rst_out => uart_rx:uart_rx_c.sync_rst_out
sync_rst_out => mp_dec:mp_dec1.sync_rst_out
sync_rst_out => checksum_calc:checksum_inst_dec.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_100 => ram_addr_out_0_.CLK
clk_100 => ram_addr_out_1_.CLK
clk_100 => ram_addr_out_2_.CLK
clk_100 => ram_addr_out_3_.CLK
clk_100 => ram_addr_out_4_.CLK
clk_100 => ram_addr_out_5_.CLK
clk_100 => ram_addr_out_6_.CLK
clk_100 => ram_addr_out_7_.CLK
clk_100 => ram_addr_out_8_.CLK
clk_100 => ram_addr_out_9_.CLK
clk_100 => ram_bytes_left_0_.CLK
clk_100 => ram_bytes_left_1_.CLK
clk_100 => ram_bytes_left_2_.CLK
clk_100 => ram_bytes_left_3_.CLK
clk_100 => ram_bytes_left_4_.CLK
clk_100 => ram_bytes_left_5_.CLK
clk_100 => ram_bytes_left_6_.CLK
clk_100 => ram_bytes_left_7_.CLK
clk_100 => ram_bytes_left_8_.CLK
clk_100 => ram_bytes_left_9_.CLK
clk_100 => ram_1st_data_7_.CLK
clk_100 => ram_1st_data_6_.CLK
clk_100 => ram_1st_data_5_.CLK
clk_100 => ram_1st_data_4_.CLK
clk_100 => ram_1st_data_3_.CLK
clk_100 => ram_1st_data_2_.CLK
clk_100 => ram_1st_data_1_.CLK
clk_100 => ram_1st_data_0_.CLK
clk_100 => ram_aout_val_Z.CLK
clk_100 => wbm_stb_internal_Z.CLK
clk_100 => neg_cyc_bool_Z.CLK
clk_100 => wbm_cur_st_0_.CLK
clk_100 => wbm_cur_st_1_.CLK
clk_100 => wbm_cur_st_2_.CLK
clk_100 => wbm_cur_st_3_.CLK
clk_100 => wbm_cur_st_4_.CLK
clk_100 => wbm_cur_st_i_5_.CLK
clk_100 => type_reg_offset_1_.CLK
clk_100 => type_reg_offset_0_.CLK
clk_100 => ack_i_cnt_10_.CLK
clk_100 => ack_i_cnt_9_.CLK
clk_100 => ack_i_cnt_8_.CLK
clk_100 => ack_i_cnt_7_.CLK
clk_100 => ack_i_cnt_6_.CLK
clk_100 => ack_i_cnt_5_.CLK
clk_100 => ack_i_cnt_4_.CLK
clk_100 => ack_i_cnt_3_.CLK
clk_100 => ack_i_cnt_2_.CLK
clk_100 => ack_i_cnt_1_.CLK
clk_100 => ack_i_cnt_0_.CLK
clk_100 => wbm_adr_internal_9_.CLK
clk_100 => wbm_adr_internal_8_.CLK
clk_100 => wbm_adr_internal_7_.CLK
clk_100 => wbm_adr_internal_6_.CLK
clk_100 => wbm_adr_internal_5_.CLK
clk_100 => wbm_adr_internal_4_.CLK
clk_100 => wbm_adr_internal_3_.CLK
clk_100 => wbm_adr_internal_2_.CLK
clk_100 => wbm_adr_internal_1_.CLK
clk_100 => wbm_adr_internal_0_.CLK
clk_100 => dat_1st_bool_i_Z.CLK
clk_100 => wbm_cyc_internal_Z.CLK
clk_100 => sbit_err_status_Z.CLK
clk_100 => crc_err_status_Z.CLK
clk_100 => eof_err_status_Z.CLK
clk_100 => err_i_status_Z.CLK
clk_100 => ram_ready_Z.CLK
clk_100 => wbm_tga_o_1_.CLK
clk_100 => wbm_tga_o_2_.CLK
clk_100 => wbm_tga_o_3_.CLK
clk_100 => wbm_tga_o_4_.CLK
clk_100 => wbm_tga_o_5_.CLK
clk_100 => wbm_tga_o_6_.CLK
clk_100 => wbm_tga_o_7_.CLK
clk_100 => wbm_tga_o_8_.CLK
clk_100 => wbm_tga_o_9_.CLK
clk_100 => wbm_cur_st_rep1_1_.CLK
clk_100 => uart_rx:uart_rx_c.clk_100
clk_100 => mp_dec:mp_dec1.clk_100
clk_100 => ram_simple:ram_inst1.clk_100
clk_100 => checksum_calc:checksum_inst_dec.clk_100


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c
uart_serial_in_c => din_d1_i_0_RNO.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => pos_cnt_0_.CLK
clk_100 => pos_cnt_1_.CLK
clk_100 => pos_cnt_2_.CLK
clk_100 => pos_cnt_3_.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => dout_i_7_.CLK
clk_100 => dout_i_6_.CLK
clk_100 => dout_i_5_.CLK
clk_100 => dout_i_4_.CLK
clk_100 => dout_i_3_.CLK
clk_100 => dout_i_2_.CLK
clk_100 => dout_i_1_.CLK
clk_100 => dout_i_0_.CLK
clk_100 => stop_bit_err_Z.CLK
clk_100 => valid_Z.CLK
clk_100 => sample_cnt_9_.CLK
clk_100 => sample_cnt_8_.CLK
clk_100 => sample_cnt_7_.CLK
clk_100 => sample_cnt_6_.CLK
clk_100 => sample_cnt_5_.CLK
clk_100 => sample_cnt_4_.CLK
clk_100 => sample_cnt_3_.CLK
clk_100 => sample_cnt_2_.CLK
clk_100 => sample_cnt_1_.CLK
clk_100 => sample_cnt_0_.CLK
clk_100 => cur_st_1_.CLK
clk_100 => cur_st_0_.CLK
clk_100 => one_cnt_2_.CLK
clk_100 => one_cnt_1_.CLK
clk_100 => one_cnt_0_.CLK
clk_100 => din_d2_i_0_Z.CLK
clk_100 => din_d1_i_0_Z.CLK


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1
checksum_i_4 => crc_err_proc_un38_cur_st_NE_3.DATAD
checksum_i_5 => crc_err_proc_un38_cur_st_NE_3.DATAC
checksum_i_6 => crc_err_proc_un38_cur_st_NE_2.DATAD
checksum_i_7 => crc_err_proc_un38_cur_st_NE_2.DATAC
checksum_i_0 => crc_err_proc_un38_cur_st_NE_1.DATAD
checksum_i_1 => crc_err_proc_un38_cur_st_NE_1.DATAC
checksum_i_2 => crc_err_proc_un38_cur_st_NE_0.DATAD
checksum_i_3 => crc_err_proc_un38_cur_st_NE_0.DATAC
wbm_cur_st_0 => len_reg_RNIIQI7_0_.DATAB
dout_0_0 => dout_0_.DATAIN
dout_0_0 => len_blk_0_.DATAIN
dout_0_0 => addr_blk_0_.DATAIN
dout_0_0 => type_blk_0_.DATAIN
dout_0_0 => crc_blk_0_.DATAIN
dout_0_0 => data_crc_0_.DATAIN
dout_0_0 => fsm_proc_un47_valid_NE_3.DATAA
dout_0_0 => cur_st_ns_i_a2_1_0_.DATAA
dout_0_0 => cur_st_ns_i_0_a_0_.DATAB
dout_0_1 => dout_1_.DATAIN
dout_0_1 => len_blk_1_.DATAIN
dout_0_1 => addr_blk_1_.DATAIN
dout_0_1 => type_blk_1_.DATAIN
dout_0_1 => crc_blk_1_.DATAIN
dout_0_1 => data_crc_1_.DATAIN
dout_0_1 => fsm_proc_un47_valid_NE_3.DATAB
dout_0_1 => cur_st_ns_i_a2_1_0_.DATAB
dout_0_1 => cur_st_ns_i_0_a_0_.DATAC
dout_0_2 => dout_2_.DATAIN
dout_0_2 => len_blk_2_.DATAIN
dout_0_2 => addr_blk_2_.DATAIN
dout_0_2 => type_blk_2_.DATAIN
dout_0_2 => crc_blk_2_.DATAIN
dout_0_2 => data_crc_2_.DATAIN
dout_0_2 => fsm_proc_un47_valid_NE_0.DATAB
dout_0_2 => cur_st_ns_i_a2_1_4_0_.DATAA
dout_0_3 => dout_3_.DATAIN
dout_0_3 => len_blk_3_.DATAIN
dout_0_3 => addr_blk_3_.DATAIN
dout_0_3 => type_blk_3_.DATAIN
dout_0_3 => crc_blk_3_.DATAIN
dout_0_3 => data_crc_3_.DATAIN
dout_0_3 => cur_st_ns_i_a2_1_3_0_.DATAC
dout_0_3 => fsm_proc_un47_valid_NE_2.DATAB
dout_0_3 => cur_st_ns_i_0_a_0_.DATAD
dout_0_4 => dout_4_.DATAIN
dout_0_4 => len_blk_4_.DATAIN
dout_0_4 => addr_blk_4_.DATAIN
dout_0_4 => type_blk_4_.DATAIN
dout_0_4 => crc_blk_4_.DATAIN
dout_0_4 => data_crc_4_.DATAIN
dout_0_4 => fsm_proc_un47_valid_NE_0.DATAA
dout_0_4 => cur_st_ns_i_a2_1_4_0_.DATAB
dout_0_5 => dout_5_.DATAIN
dout_0_5 => len_blk_5_.DATAIN
dout_0_5 => addr_blk_5_.DATAIN
dout_0_5 => type_blk_5_.DATAIN
dout_0_5 => crc_blk_5_.DATAIN
dout_0_5 => data_crc_5_.DATAIN
dout_0_5 => cur_st_ns_i_a2_1_3_0_.DATAA
dout_0_5 => fsm_proc_un47_valid_NE.DATAA
dout_0_5 => cur_st_ns_i_0_a_0_.DATAA
dout_0_6 => dout_6_.DATAIN
dout_0_6 => len_blk_6_.DATAIN
dout_0_6 => addr_blk_6_.DATAIN
dout_0_6 => type_blk_6_.DATAIN
dout_0_6 => crc_blk_6_.DATAIN
dout_0_6 => data_crc_6_.DATAIN
dout_0_6 => cur_st_ns_i_a2_1_4_0_.DATAC
dout_0_6 => fsm_proc_un47_valid_NE_3.DATAC
dout_0_7 => dout_7_.DATAIN
dout_0_7 => len_blk_7_.DATAIN
dout_0_7 => addr_blk_7_.DATAIN
dout_0_7 => type_blk_7_.DATAIN
dout_0_7 => crc_blk_7_.DATAIN
dout_0_7 => data_crc_7_.DATAIN
dout_0_7 => cur_st_ns_i_a2_1_4_0_.DATAD
dout_0_7 => fsm_proc_un47_valid_NE_2.DATAA
checksum_valid => crc_err_i_RNO.DATAA
valid => cur_st_5_.ENA
valid => cur_st_4_.ENA
valid => cur_st_2_.ENA
valid => cur_st_1_.ENA
valid => cur_st_0_.ENA
valid => cur_st_i_6_.ENA
valid => reset_crc_i_RNO.DATAA
valid => cur_st_RNIO6C5_0_2_.DATAA
valid => cur_st_RNIP6C5_3_.DATAA
valid => cur_st_RNIQ6C5_4_.DATAA
valid => cur_st_RNIR6C5_5_.DATAA
valid => cur_st_RNIN6C5_1_.DATAA
valid => w_addr_RNO_0_.DATAA
valid => cur_st_RNIO6C5_2_.DATAA
valid => cur_st_RNO_3_.DATAC
valid => req_crc_RNO.DATAD
valid => crc_data_valid_proc_un71_valid_i_o2.DATAC
valid => eof_blk_RNO_6_.DATAB
valid => eof_err_RNO.DATAB
valid => tx_regs_RNO.DATAA
valid => blk_pos_i_0_RNO_0_.DATAB
valid => blk_pos_RNO_1_.DATAC
sync_rst_out => sync_rst_out_i.IN0
clk_100 => cur_st_5_.CLK
clk_100 => cur_st_4_.CLK
clk_100 => cur_st_3_.CLK
clk_100 => cur_st_2_.CLK
clk_100 => cur_st_1_.CLK
clk_100 => cur_st_0_.CLK
clk_100 => write_addr_9_.CLK
clk_100 => write_addr_8_.CLK
clk_100 => write_addr_7_.CLK
clk_100 => write_addr_6_.CLK
clk_100 => write_addr_5_.CLK
clk_100 => write_addr_4_.CLK
clk_100 => write_addr_3_.CLK
clk_100 => write_addr_2_.CLK
clk_100 => write_addr_1_.CLK
clk_100 => write_addr_0_.CLK
clk_100 => len_reg_9_.CLK
clk_100 => len_reg_8_.CLK
clk_100 => len_reg_7_.CLK
clk_100 => len_reg_6_.CLK
clk_100 => len_reg_5_.CLK
clk_100 => len_reg_4_.CLK
clk_100 => len_reg_3_.CLK
clk_100 => len_reg_2_.CLK
clk_100 => len_reg_1_.CLK
clk_100 => len_reg_0_.CLK
clk_100 => addr_reg_9_.CLK
clk_100 => addr_reg_8_.CLK
clk_100 => addr_reg_7_.CLK
clk_100 => addr_reg_6_.CLK
clk_100 => addr_reg_5_.CLK
clk_100 => addr_reg_4_.CLK
clk_100 => addr_reg_3_.CLK
clk_100 => addr_reg_2_.CLK
clk_100 => addr_reg_1_.CLK
clk_100 => addr_reg_0_.CLK
clk_100 => type_reg_7_.CLK
clk_100 => type_reg_6_.CLK
clk_100 => type_reg_5_.CLK
clk_100 => type_reg_4_.CLK
clk_100 => type_reg_3_.CLK
clk_100 => type_reg_2_.CLK
clk_100 => type_reg_1_.CLK
clk_100 => type_reg_0_.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => len_blk_15_.CLK
clk_100 => len_blk_14_.CLK
clk_100 => len_blk_13_.CLK
clk_100 => len_blk_12_.CLK
clk_100 => len_blk_11_.CLK
clk_100 => len_blk_10_.CLK
clk_100 => len_blk_9_.CLK
clk_100 => len_blk_8_.CLK
clk_100 => len_blk_7_.CLK
clk_100 => len_blk_6_.CLK
clk_100 => len_blk_5_.CLK
clk_100 => len_blk_4_.CLK
clk_100 => len_blk_3_.CLK
clk_100 => len_blk_2_.CLK
clk_100 => len_blk_1_.CLK
clk_100 => len_blk_0_.CLK
clk_100 => addr_blk_9_.CLK
clk_100 => addr_blk_8_.CLK
clk_100 => addr_blk_7_.CLK
clk_100 => addr_blk_6_.CLK
clk_100 => addr_blk_5_.CLK
clk_100 => addr_blk_4_.CLK
clk_100 => addr_blk_3_.CLK
clk_100 => addr_blk_2_.CLK
clk_100 => addr_blk_1_.CLK
clk_100 => addr_blk_0_.CLK
clk_100 => type_blk_7_.CLK
clk_100 => type_blk_6_.CLK
clk_100 => type_blk_5_.CLK
clk_100 => type_blk_4_.CLK
clk_100 => type_blk_3_.CLK
clk_100 => type_blk_2_.CLK
clk_100 => type_blk_1_.CLK
clk_100 => type_blk_0_.CLK
clk_100 => crc_blk_7_.CLK
clk_100 => crc_blk_6_.CLK
clk_100 => crc_blk_5_.CLK
clk_100 => crc_blk_4_.CLK
clk_100 => crc_blk_3_.CLK
clk_100 => crc_blk_2_.CLK
clk_100 => crc_blk_1_.CLK
clk_100 => crc_blk_0_.CLK
clk_100 => eof_blk_6_.CLK
clk_100 => crc_err_i_Z.CLK
clk_100 => data_crc_7_.CLK
clk_100 => data_crc_6_.CLK
clk_100 => data_crc_5_.CLK
clk_100 => data_crc_4_.CLK
clk_100 => data_crc_3_.CLK
clk_100 => data_crc_2_.CLK
clk_100 => data_crc_1_.CLK
clk_100 => data_crc_0_.CLK
clk_100 => w_addr_0_.CLK
clk_100 => cur_st_i_6_.CLK
clk_100 => blk_pos_1_.CLK
clk_100 => blk_pos_i_0_0_.CLK
clk_100 => tx_regs_Z.CLK
clk_100 => eof_err_Z.CLK
clk_100 => data_crc_val_Z.CLK
clk_100 => req_crc_Z.CLK
clk_100 => reset_crc_i_Z.CLK
clk_100 => write_en_Z.CLK
clk_100 => mp_done_Z.CLK
clk_100 => w_addr_1_.CLK
clk_100 => w_addr_2_.CLK
clk_100 => w_addr_3_.CLK
clk_100 => w_addr_4_.CLK
clk_100 => w_addr_5_.CLK
clk_100 => w_addr_6_.CLK
clk_100 => w_addr_7_.CLK
clk_100 => w_addr_8_.CLK
clk_100 => w_addr_9_.CLK
clk_100 => w_addr_10_.CLK
clk_100 => w_addr_11_.CLK
clk_100 => w_addr_12_.CLK
clk_100 => w_addr_13_.CLK
clk_100 => w_addr_14_.CLK
clk_100 => w_addr_15_.CLK


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1
ram_addr_out_4_8 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_9 => ram_data_34_G_5_RNO_3.DATAC
ram_addr_out_4_9 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_7 => ram_data_34_G_5_RNO_2.DATAD
ram_addr_out_4_7 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_6 => ram_data_34_G_5_RNO_2.DATAC
ram_addr_out_4_6 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_5 => ram_data_34_G_5_RNO_1.DATAD
ram_addr_out_4_5 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_4 => ram_data_34_G_5_RNO_1.DATAC
ram_addr_out_4_4 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_3 => ram_data_34_G_5_RNO_0.DATAD
ram_addr_out_4_3 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_2 => ram_data_34_G_5_RNO_0.DATAC
ram_addr_out_4_2 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_1 => ram_data_34_G_5_RNO_5.DATAD
ram_addr_out_4_1 => altsyncram:ram_data_34_I_1.address_b
ram_addr_out_4_0 => ram_data_34_G_5_RNO_5.DATAC
ram_addr_out_4_0 => altsyncram:ram_data_34_I_1.address_b
un1_wbm_cur_st_22_combout_0 => ram_data_34_G_5_RNO_4.DATAC
wbm_cur_st_i_0 => ram_data_34_G_5_RNO_4.DATAB
write_addr_9 => ram_data_3_0_0_g2.DATAA
write_addr_9 => ram_data_34_G_5_RNO_3.DATAA
write_addr_9 => altsyncram:ram_data_34_I_1.address_a
write_addr_7 => ram_data_3_0_0_g2_8_cZ.DATAB
write_addr_7 => ram_data_34_G_5_RNO_2.DATAA
write_addr_7 => altsyncram:ram_data_34_I_1.address_a
write_addr_6 => ram_data_3_0_0_g2_8_cZ.DATAA
write_addr_6 => ram_data_34_G_5_RNO_2.DATAB
write_addr_6 => altsyncram:ram_data_34_I_1.address_a
write_addr_1 => ram_data_3_0_0_g2_6_cZ.DATAD
write_addr_1 => ram_data_34_G_5_RNO_5.DATAA
write_addr_1 => altsyncram:ram_data_34_I_1.address_a
write_addr_0 => ram_data_3_0_0_g2_6_cZ.DATAC
write_addr_0 => ram_data_34_G_5_RNO_5.DATAB
write_addr_0 => altsyncram:ram_data_34_I_1.address_a
write_addr_3 => ram_data_3_0_0_g2_6_cZ.DATAB
write_addr_3 => ram_data_34_G_5_RNO_0.DATAA
write_addr_3 => altsyncram:ram_data_34_I_1.address_a
write_addr_2 => ram_data_3_0_0_g2_6_cZ.DATAA
write_addr_2 => ram_data_34_G_5_RNO_0.DATAB
write_addr_2 => altsyncram:ram_data_34_I_1.address_a
write_addr_8 => ram_data_34_G_5_RNO_4.DATAA
write_addr_8 => ram_data_3_0_0_g2.DATAC
write_addr_8 => altsyncram:ram_data_34_I_1.address_a
write_addr_4 => ram_data_3_0_0_g2_3_cZ.DATAB
write_addr_4 => ram_data_34_G_5_RNO_1.DATAB
write_addr_4 => altsyncram:ram_data_34_I_1.address_a
write_addr_5 => ram_data_3_0_0_g2_3_cZ.DATAA
write_addr_5 => ram_data_34_G_5_RNO_1.DATAA
write_addr_5 => altsyncram:ram_data_34_I_1.address_a
dout_0 => ram_data_3_Z.DATAIN
dout_0 => ram_data_34_DIN_REG1_0_.DATAIN
dout_0 => altsyncram:ram_data_34_I_1.data_a
dout_1 => ram_data_7_Z.DATAIN
dout_1 => ram_data_34_DIN_REG1_1_.DATAIN
dout_1 => altsyncram:ram_data_34_I_1.data_a
dout_2 => ram_data_11_Z.DATAIN
dout_2 => ram_data_34_DIN_REG1_2_.DATAIN
dout_2 => altsyncram:ram_data_34_I_1.data_a
dout_3 => ram_data_15_Z.DATAIN
dout_3 => ram_data_34_DIN_REG1_3_.DATAIN
dout_3 => altsyncram:ram_data_34_I_1.data_a
dout_4 => ram_data_19_Z.DATAIN
dout_4 => ram_data_34_DIN_REG1_4_.DATAIN
dout_4 => altsyncram:ram_data_34_I_1.data_a
dout_5 => ram_data_23_Z.DATAIN
dout_5 => ram_data_34_DIN_REG1_5_.DATAIN
dout_5 => altsyncram:ram_data_34_I_1.data_a
dout_6 => ram_data_27_Z.DATAIN
dout_6 => ram_data_34_DIN_REG1_6_.DATAIN
dout_6 => altsyncram:ram_data_34_I_1.data_a
dout_7 => ram_data_31_Z.DATAIN
dout_7 => ram_data_34_DIN_REG1_7_.DATAIN
dout_7 => altsyncram:ram_data_34_I_1.data_a
write_en => ram_data_34_I_2.DATAIN
write_en => ram_data_3_0_0_g2.DATAB
write_en => altsyncram:ram_data_34_I_1.wren_a
ram_aout_val => data_out_7_.ENA
ram_aout_val => data_out_6_.ENA
ram_aout_val => data_out_5_.ENA
ram_aout_val => data_out_4_.ENA
ram_aout_val => data_out_3_.ENA
ram_aout_val => data_out_2_.ENA
ram_aout_val => data_out_1_.ENA
ram_aout_val => data_out_0_.ENA
restart_i_i => restart_i_i_i.IN0
clk_100 => ram_data_31_Z.CLK
clk_100 => ram_data_27_Z.CLK
clk_100 => ram_data_23_Z.CLK
clk_100 => ram_data_19_Z.CLK
clk_100 => ram_data_15_Z.CLK
clk_100 => ram_data_11_Z.CLK
clk_100 => ram_data_7_Z.CLK
clk_100 => ram_data_3_Z.CLK
clk_100 => data_out_7_.CLK
clk_100 => data_out_6_.CLK
clk_100 => data_out_5_.CLK
clk_100 => data_out_4_.CLK
clk_100 => data_out_3_.CLK
clk_100 => data_out_2_.CLK
clk_100 => data_out_1_.CLK
clk_100 => data_out_0_.CLK
clk_100 => ram_data_34_DIN_REG1_7_.CLK
clk_100 => ram_data_34_DIN_REG1_6_.CLK
clk_100 => ram_data_34_DIN_REG1_5_.CLK
clk_100 => ram_data_34_DIN_REG1_4_.CLK
clk_100 => ram_data_34_DIN_REG1_3_.CLK
clk_100 => ram_data_34_DIN_REG1_2_.CLK
clk_100 => ram_data_34_DIN_REG1_1_.CLK
clk_100 => ram_data_34_DIN_REG1_0_.CLK
clk_100 => ram_data_34_G_5.CLK
clk_100 => ram_data_34_I_2.CLK
clk_100 => altsyncram:ram_data_34_I_1.clock1
clk_100 => altsyncram:ram_data_34_I_1.clock0


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1
wren_a => altsyncram_ojj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ojj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ojj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ojj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ojj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ojj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ojj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ojj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ojj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ojj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojj1:auto_generated.address_a[9]
address_b[0] => altsyncram_ojj1:auto_generated.address_b[0]
address_b[1] => altsyncram_ojj1:auto_generated.address_b[1]
address_b[2] => altsyncram_ojj1:auto_generated.address_b[2]
address_b[3] => altsyncram_ojj1:auto_generated.address_b[3]
address_b[4] => altsyncram_ojj1:auto_generated.address_b[4]
address_b[5] => altsyncram_ojj1:auto_generated.address_b[5]
address_b[6] => altsyncram_ojj1:auto_generated.address_b[6]
address_b[7] => altsyncram_ojj1:auto_generated.address_b[7]
address_b[8] => altsyncram_ojj1:auto_generated.address_b[8]
address_b[9] => altsyncram_ojj1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojj1:auto_generated.clock0
clock1 => altsyncram_ojj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated
address_a[0] => altsyncram_6el1:altsyncram1.address_b[0]
address_a[1] => altsyncram_6el1:altsyncram1.address_b[1]
address_a[2] => altsyncram_6el1:altsyncram1.address_b[2]
address_a[3] => altsyncram_6el1:altsyncram1.address_b[3]
address_a[4] => altsyncram_6el1:altsyncram1.address_b[4]
address_a[5] => altsyncram_6el1:altsyncram1.address_b[5]
address_a[6] => altsyncram_6el1:altsyncram1.address_b[6]
address_a[7] => altsyncram_6el1:altsyncram1.address_b[7]
address_a[8] => altsyncram_6el1:altsyncram1.address_b[8]
address_a[9] => altsyncram_6el1:altsyncram1.address_b[9]
address_b[0] => altsyncram_6el1:altsyncram1.address_a[0]
address_b[1] => altsyncram_6el1:altsyncram1.address_a[1]
address_b[2] => altsyncram_6el1:altsyncram1.address_a[2]
address_b[3] => altsyncram_6el1:altsyncram1.address_a[3]
address_b[4] => altsyncram_6el1:altsyncram1.address_a[4]
address_b[5] => altsyncram_6el1:altsyncram1.address_a[5]
address_b[6] => altsyncram_6el1:altsyncram1.address_a[6]
address_b[7] => altsyncram_6el1:altsyncram1.address_a[7]
address_b[8] => altsyncram_6el1:altsyncram1.address_a[8]
address_b[9] => altsyncram_6el1:altsyncram1.address_a[9]
clock0 => altsyncram_6el1:altsyncram1.clock1
clock1 => altsyncram_6el1:altsyncram1.clock0
data_a[0] => altsyncram_6el1:altsyncram1.data_b[0]
data_a[1] => altsyncram_6el1:altsyncram1.data_b[1]
data_a[2] => altsyncram_6el1:altsyncram1.data_b[2]
data_a[3] => altsyncram_6el1:altsyncram1.data_b[3]
data_a[4] => altsyncram_6el1:altsyncram1.data_b[4]
data_a[5] => altsyncram_6el1:altsyncram1.data_b[5]
data_a[6] => altsyncram_6el1:altsyncram1.data_b[6]
data_a[7] => altsyncram_6el1:altsyncram1.data_b[7]
wren_a => altsyncram_6el1:altsyncram1.clocken1
wren_a => altsyncram_6el1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec
data_crc_7 => un11_checksum_i_add7_cZ.DATAA
data_crc_7 => checksum_i_5_0_7_.DATAB
data_crc_6 => un11_checksum_i_add6_cZ.DATAA
data_crc_6 => checksum_i_5_0_6_.DATAB
data_crc_5 => un11_checksum_i_add5_cZ.DATAA
data_crc_5 => checksum_i_5_0_5_.DATAB
data_crc_4 => un11_checksum_i_add4_cZ.DATAA
data_crc_4 => checksum_i_5_0_4_.DATAB
data_crc_3 => un11_checksum_i_add3_cZ.DATAA
data_crc_3 => checksum_i_5_0_3_.DATAB
data_crc_2 => un11_checksum_i_add2_cZ.DATAA
data_crc_2 => checksum_i_5_0_2_.DATAB
data_crc_1 => un11_checksum_i_add1_cZ.DATAA
data_crc_1 => checksum_i_5_0_1_.DATAB
data_crc_0 => un11_checksum_i_add0_cZ.DATAA
data_crc_0 => checksum_i_5_0_0_.DATAB
reset_crc_i => checksum_i_5_0_7_.DATAA
reset_crc_i => checksum_i_5_0_6_.DATAA
reset_crc_i => checksum_i_5_0_5_.DATAA
reset_crc_i => checksum_i_5_0_4_.DATAA
reset_crc_i => checksum_i_5_0_3_.DATAA
reset_crc_i => checksum_i_5_0_2_.DATAA
reset_crc_i => checksum_i_5_0_1_.DATAA
reset_crc_i => checksum_i_5_0_0_.DATAA
reset_crc_i => checksum_i_RNO_0_.DATAA
reset_crc_i => checksum_i_RNO_1_.DATAA
reset_crc_i => checksum_i_RNO_2_.DATAA
reset_crc_i => checksum_i_RNO_3_.DATAA
reset_crc_i => checksum_i_RNO_4_.DATAA
reset_crc_i => checksum_i_RNO_5_.DATAA
reset_crc_i => checksum_i_RNO_6_.DATAA
reset_crc_i => checksum_i_RNO_7_.DATAA
req_crc => checksum_valid_Z.DATAIN
data_crc_val => data_crc_val_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => checksum_i_7_.CLK
clk_100 => checksum_i_6_.CLK
clk_100 => checksum_i_5_.CLK
clk_100 => checksum_i_4_.CLK
clk_100 => checksum_i_3_.CLK
clk_100 => checksum_i_2_.CLK
clk_100 => checksum_i_1_.CLK
clk_100 => checksum_i_0_.CLK
clk_100 => checksum_valid_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst
wbm_gnt_i_0_rep1_0_0 => tx_path_wbm:tx_wbm_inst.wbm_gnt_i_0_rep1_0
wbs_gnt_rep1_0 => tx_path_wbm:tx_wbm_inst.wbs_gnt_rep1_0
ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 => tx_path_wbm:tx_wbm_inst.ic_wbm_ack_i_11_u_i_m3_i_m3_s_0
ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 => tx_path_wbm:tx_wbm_inst.ic_wbm_ack_i_11_u_i_m3_i_m3_d_0
wbm_gnt_i_0_rep1_0 => gen_regZ11:gen_reg_addr_reg_inst.wbm_gnt_i_0_rep1_0
wbm_gnt_i_0_rep1_0 => tx_path_wbm:tx_wbm_inst.wbm_gnt_i_0_rep1_0_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => gen_regZ11:gen_reg_addr_reg_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_stb_i_5_i_m3_i_m3_0 => wbs_regZ1_1:wbs_reg_inst.ic_wbs_stb_i_5_i_m3_i_m3_0
ic_wbs_we_i_0_a2_0_a3_0 => gen_regZ11:gen_reg_addr_reg_inst.ic_wbs_we_i_0_a2_0_a3_0
ic_wbs_we_i_0_a2_0_a3_0 => wbs_regZ1_1:wbs_reg_inst.ic_wbs_we_i_0_a2_0_a3_0
wbm_cur_st_0 => gen_regZ12:gen_dbg_cmd_reg_inst.wbm_cur_st_0
wbm_cur_st_0 => gen_regZ11:gen_reg_addr_reg_inst.wbm_cur_st_0
type_reg_6 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_6
type_reg_5 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_5
type_reg_4 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_4
type_reg_3 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_3
type_reg_2 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_2
type_reg_1 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_1
type_reg_0 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_0
type_reg_7 => gen_regZ12:gen_dbg_cmd_reg_inst.type_reg_0
type_reg_7 => gen_regZ11:gen_reg_addr_reg_inst.type_reg_7
wbm_cur_st_rep1_0 => gen_regZ12:gen_dbg_cmd_reg_inst.wbm_cur_st_rep1_0
wbm_cur_st_rep1_0 => gen_regZ11:gen_reg_addr_reg_inst.wbm_cur_st_rep1_0
wbm_dat_o_0_6 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_6
wbm_dat_o_0_5 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_5
wbm_dat_o_0_4 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_4
wbm_dat_o_0_3 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_3
wbm_dat_o_0_2 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_2
wbm_dat_o_0_1 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_1
wbm_dat_o_0_0 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_0
wbm_dat_o_0_7 => gen_regZ12:gen_dbg_cmd_reg_inst.wbm_dat_o_0_0
wbm_dat_o_0_7 => gen_regZ11:gen_reg_addr_reg_inst.wbm_dat_o_0_7
inc_wbm_dat_i_0 => ram_simple_1:ram_inst1.inc_wbm_dat_i_0
inc_wbm_dat_i_1 => ram_simple_1:ram_inst1.inc_wbm_dat_i_1
inc_wbm_dat_i_2 => ram_simple_1:ram_inst1.inc_wbm_dat_i_2
inc_wbm_dat_i_3 => ram_simple_1:ram_inst1.inc_wbm_dat_i_3
inc_wbm_dat_i_4 => ram_simple_1:ram_inst1.inc_wbm_dat_i_4
inc_wbm_dat_i_5 => ram_simple_1:ram_inst1.inc_wbm_dat_i_5
inc_wbm_dat_i_6 => ram_simple_1:ram_inst1.inc_wbm_dat_i_6
inc_wbm_dat_i_7 => ram_simple_1:ram_inst1.inc_wbm_dat_i_7
ic_wbs_tgc_i_i_0_a2_0 => wbs_reg_cyc_i_o2_cZ.DATAA
adrint_i_m3_i_m3_3 => wbs_reg_cyc_i_o2_cZ.DATAB
adrint_i_m3_i_m3_3 => gen_regZ12:gen_dbg_cmd_reg_inst.adrint_i_m3_i_m3_2
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_0_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_4_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_7_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_1_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_3_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_2_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_5_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_0_6_.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_cyc_i_o2_RNIB25K.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_dout_sn_m7_a_cZ.DATAC
adrint_i_m3_i_m3_1 => wbs_reg_cyc_i_o2_0_cZ.DATAC
adrint_i_m3_i_m3_1 => gen_regZ13:gen_reg_type_inst.adrint_i_m3_i_m3_1
adrint_i_m3_i_m3_1 => gen_regZ12:gen_dbg_cmd_reg_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_1 => gen_regZ11:gen_reg_addr_reg_inst.adrint_i_m3_i_m3_1
adrint_i_m3_i_m3_1 => gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_1 => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.adrint_i_m3_i_m3_1
adrint_i_m3_i_m3_0 => wbs_reg_dout_sn_m4_cZ.DATAD
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_4_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_7_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_1_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_3_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_2_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_5_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_0_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_1_6_.DATAC
adrint_i_m3_i_m3_0 => wbs_reg_dout_sn_m7_a_cZ.DATAB
adrint_i_m3_i_m3_0 => wbs_reg_cyc_i_o2_0_cZ.DATAB
adrint_i_m3_i_m3_0 => wbs_reg_cyc_i_o2_RNIEP861.DATAB
adrint_i_m3_i_m3_0 => gen_regZ13:gen_reg_type_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_0 => gen_regZ11:gen_reg_addr_reg_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_0 => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_0 => wbs_regZ1_1:wbs_reg_inst.adrint_i_m3_i_m3_0
adrint_i_m3_i_m3_2 => wbs_reg_dout_sn_m4_cZ.DATAC
adrint_i_m3_i_m3_2 => wbs_reg_dout_sn_m7_a_cZ.DATAA
adrint_i_m3_i_m3_2 => wbs_reg_cyc_i_o2_0_cZ.DATAA
adrint_i_m3_i_m3_2 => wbs_reg_cyc_i_o2_RNIEP861.DATAA
adrint_i_m3_i_m3_2 => gen_regZ13:gen_reg_type_inst.adrint_i_m3_i_m3_2
adrint_i_m3_i_m3_2 => gen_regZ11:gen_reg_addr_reg_inst.adrint_i_m3_i_m3_2
adrint_i_m3_i_m3_2 => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.adrint_i_m3_i_m3_2
adrint_i_m3_i_m3_2 => wbs_regZ1_1:wbs_reg_inst.adrint_i_m3_i_m3_2
cur_st_rep1_0 => wbs_reg_dout_sn_m4_cZ.DATAB
cur_st_rep1_0 => wbs_reg_cyc_i_o2_RNIB25K.DATAB
cur_st_rep1_0 => tx_path_wbm:tx_wbm_inst.cur_st_rep1_0
wbs_gnt_i_0_rep1_0 => wbs_reg_dout_sn_m4_cZ.DATAA
wbs_gnt_i_0_rep1_0 => wbs_reg_cyc_i_o2_RNIB25K.DATAA
wbs_gnt_i_0_rep1_0 => tx_path_wbm:tx_wbm_inst.wbs_gnt_i_0_rep1_0
wr_wbs_reg_cyc_rep1 => tx_path_wbm:tx_wbm_inst.wr_wbs_reg_cyc_rep1
rd_wbs_reg_cyc => tx_path_wbm:tx_wbm_inst.rd_wbs_reg_cyc
ack_o_sr => tx_path_wbm:tx_wbm_inst.ack_o_sr
ack_o_sr_2_0_g0_1 => tx_path_wbm:tx_wbm_inst.ack_o_sr_2_0_g0_1
inc_wbm_err_i => tx_path_wbm:tx_wbm_inst.inc_wbm_err_i
ic_wbs_adr_i_1_0_1_i_i_a2 => tx_path_wbm:tx_wbm_inst.ic_wbs_adr_i_1_0_1_i_i_a2
m28 => tx_path_wbm:tx_wbm_inst.m28
m26 => tx_path_wbm:tx_wbm_inst.m26
ic_wbs_adr_i_1_2_1_a4_0_a2 => tx_path_wbm:tx_wbm_inst.ic_wbs_adr_i_1_2_1_a4_0_a2
m18 => tx_path_wbm:tx_wbm_inst.m18
m35_m5 => tx_path_wbm:tx_wbm_inst.m35_m5
d_m2_e => tx_path_wbm:tx_wbm_inst.d_m2_e
inc_wbm_stall_i => tx_path_wbm:tx_wbm_inst.inc_wbm_stall_i
restart_i_i => general_fifoZ3:fifo_inst1.restart_i_i
inc_wbm_ack_i => ram_simple_1:ram_inst1.inc_wbm_ack_i
inc_wbm_ack_i => tx_path_wbm:tx_wbm_inst.inc_wbm_ack_i
un13_ic_wbm_cyc_o_i_m3_i_m3 => wbs_reg_cyc_i_o2_cZ.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_0_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_4_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_7_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_4_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_7_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_1_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_1_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_3_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_3_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_2_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_2_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_5_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_5_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_0_6_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_0_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_dout_1_6_.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_cyc_i_o2_cZ.DATAC
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_cyc_i_o2_RNIQ2JB2.DATAA
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_cyc_i_o2_0_cZ.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_reg_cyc_i_o2_RNIEP861.DATAC
ic_wbs_adr_i_1_4_0_i_0_o2 => gen_regZ13:gen_reg_type_inst.ic_wbs_adr_i_1_4_0_i_0_o2
ic_wbs_adr_i_1_4_0_i_0_o2 => gen_regZ12:gen_dbg_cmd_reg_inst.ic_wbs_adr_i_1_4_0_i_0_o2
ic_wbs_adr_i_1_4_0_i_0_o2 => gen_regZ11:gen_reg_addr_reg_inst.ic_wbs_adr_i_1_4_0_i_0_o2
ic_wbs_adr_i_1_4_0_i_0_o2 => gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst.ic_wbs_adr_i_1_4_0_i_0_o2
ic_wbs_adr_i_1_4_0_i_0_o2 => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.ic_wbs_adr_i_1_4_0_i_0_o2
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_regZ1_1:wbs_reg_inst.ic_wbs_adr_i_1_4_0_i_0_o2
sync_rst_out => uart_tx:uart_tx_c.sync_rst_out
sync_rst_out => mp_enc:mp_enc1.sync_rst_out
sync_rst_out => checksum_calc_1:checksum_inst_enc.sync_rst_out
sync_rst_out => ram_simple_1:ram_inst1.sync_rst_out
sync_rst_out => general_fifoZ3:fifo_inst1.sync_rst_out
sync_rst_out => gen_regZ13:gen_reg_type_inst.sync_rst_out
sync_rst_out => gen_regZ12:gen_dbg_cmd_reg_inst.sync_rst_out
sync_rst_out => gen_regZ11:gen_reg_addr_reg_inst.sync_rst_out
sync_rst_out => gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst.sync_rst_out
sync_rst_out => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.sync_rst_out
sync_rst_out => tx_path_wbm:tx_wbm_inst.sync_rst_out
sync_rst_out => sync_rst_out_i.IN0
clk_100 => clear_dbg_reg_Z.CLK
clk_100 => uart_tx:uart_tx_c.clk_100
clk_100 => mp_enc:mp_enc1.clk_100
clk_100 => checksum_calc_1:checksum_inst_enc.clk_100
clk_100 => ram_simple_1:ram_inst1.clk_100
clk_100 => general_fifoZ3:fifo_inst1.clk_100
clk_100 => gen_regZ13:gen_reg_type_inst.clk_100
clk_100 => gen_regZ12:gen_dbg_cmd_reg_inst.clk_100
clk_100 => gen_regZ11:gen_reg_addr_reg_inst.clk_100
clk_100 => gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst.clk_100
clk_100 => gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst.clk_100
clk_100 => tx_path_wbm:tx_wbm_inst.clk_100


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c
dout_0 => sr_1_.DATAIN
dout_0 => tx_proc_xnor_reduce_xor_reduce_result_0_4.DATAA
dout_1 => sr_2_.DATAIN
dout_1 => tx_proc_xnor_reduce_xor_reduce_result_0_4.DATAB
dout_2 => sr_3_.DATAIN
dout_2 => tx_proc_xnor_reduce_xor_reduce_result_0_4.DATAC
dout_3 => sr_4_.DATAIN
dout_3 => tx_proc_xnor_reduce_xor_reduce_result_0_4.DATAD
dout_4 => sr_5_.DATAIN
dout_4 => tx_proc_xnor_reduce_xor_reduce_result_0_5.DATAA
dout_5 => sr_6_.DATAIN
dout_5 => tx_proc_xnor_reduce_xor_reduce_result_0_5.DATAB
dout_6 => sr_7_.DATAIN
dout_6 => tx_proc_xnor_reduce_xor_reduce_result_0_5.DATAC
dout_7 => sr_8_.DATAIN
dout_7 => tx_proc_xnor_reduce_xor_reduce_result_0_5.DATAD
un4_iempty => fifo_rd_en_RNO.DATAC
un4_iempty => cur_st_RNO_0_.DATAD
dout_valid => un1_sr22_1_0_0_a2_0_cZ.DATAB
dout_valid => uart_clk_RNIA4IO.DATAA
dout_valid => cur_st_RNO_0_.DATAA
dout_valid => cur_st_RNO_1_.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_100 => pos_cnt_0_.CLK
clk_100 => pos_cnt_1_.CLK
clk_100 => pos_cnt_2_.CLK
clk_100 => pos_cnt_3_.CLK
clk_100 => sr_10_.CLK
clk_100 => sr_9_.CLK
clk_100 => sr_8_.CLK
clk_100 => sr_7_.CLK
clk_100 => sr_6_.CLK
clk_100 => sr_5_.CLK
clk_100 => sr_4_.CLK
clk_100 => sr_3_.CLK
clk_100 => sr_2_.CLK
clk_100 => sr_1_.CLK
clk_100 => cur_st_1_.CLK
clk_100 => cur_st_0_.CLK
clk_100 => sample_cnt_9_.CLK
clk_100 => sample_cnt_8_.CLK
clk_100 => sample_cnt_7_.CLK
clk_100 => sample_cnt_6_.CLK
clk_100 => sample_cnt_5_.CLK
clk_100 => sample_cnt_4_.CLK
clk_100 => sample_cnt_3_.CLK
clk_100 => sample_cnt_2_.CLK
clk_100 => sample_cnt_1_.CLK
clk_100 => sample_cnt_i_0_.CLK
clk_100 => sr_i_0_.CLK
clk_100 => uart_clk_Z.CLK
clk_100 => fifo_rd_en_Z.CLK
clk_100 => dout_i_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1
data_out_1_7 => crc_data_proc_data_crc_4_1_7_.DATAD
data_out_1_7 => fsm_proc_dout_11_1_7_.DATAC
data_out_1_3 => crc_data_proc_data_crc_4_1_3_.DATAD
data_out_1_3 => fsm_proc_dout_11_1_3_.DATAC
data_out_1_0 => fsm_proc_dout_11_1_0_.DATAC
data_out_1_0 => crc_data_proc_data_crc_4_1_0_.DATAD
data_out_1_1 => fsm_proc_dout_11_1_1_.DATAC
data_out_1_1 => crc_data_proc_data_crc_4_1_1_.DATAD
data_out_1_2 => fsm_proc_dout_11_1_2_.DATAC
data_out_1_2 => crc_data_proc_data_crc_4_1_2_.DATAD
data_out_1_4 => fsm_proc_dout_11_1_4_.DATAC
data_out_1_4 => crc_data_proc_data_crc_4_1_4_.DATAD
data_out_1_5 => fsm_proc_dout_11_1_5_.DATAC
data_out_1_5 => crc_data_proc_data_crc_4_1_5_.DATAD
data_out_1_6 => fsm_proc_dout_11_1_6_.DATAC
data_out_1_6 => crc_data_proc_data_crc_4_1_6_.DATAD
reg_data_2_0 => addr_blk_0_.DATAIN
reg_data_2_1 => addr_blk_1_.DATAIN
reg_data_2_2 => addr_blk_2_.DATAIN
reg_data_2_3 => addr_blk_3_.DATAIN
reg_data_2_4 => addr_blk_4_.DATAIN
reg_data_2_5 => addr_blk_5_.DATAIN
reg_data_2_6 => addr_blk_6_.DATAIN
reg_data_2_7 => addr_blk_7_.DATAIN
reg_data_1_0 => type_blk_0_.DATAIN
reg_data_1_1 => type_blk_1_.DATAIN
reg_data_1_2 => type_blk_2_.DATAIN
reg_data_1_3 => type_blk_3_.DATAIN
reg_data_1_4 => type_blk_4_.DATAIN
reg_data_1_5 => type_blk_5_.DATAIN
reg_data_1_6 => type_blk_6_.DATAIN
reg_data_1_7 => type_blk_7_.DATAIN
checksum_i_0 => crc_blk_0_.DATAIN
checksum_i_1 => crc_blk_1_.DATAIN
checksum_i_2 => crc_blk_2_.DATAIN
checksum_i_3 => crc_blk_3_.DATAIN
checksum_i_4 => crc_blk_4_.DATAIN
checksum_i_5 => crc_blk_5_.DATAIN
checksum_i_6 => crc_blk_6_.DATAIN
checksum_i_7 => crc_blk_7_.DATAIN
reg_data_0_0 => len_blk_0_.DATAIN
reg_data_0_0 => len_data_0_.DATAIN
reg_data_0_1 => len_blk_1_.DATAIN
reg_data_0_1 => len_data_1_.DATAIN
reg_data_0_2 => len_blk_2_.DATAIN
reg_data_0_2 => len_data_2_.DATAIN
reg_data_0_3 => len_blk_3_.DATAIN
reg_data_0_3 => len_data_3_.DATAIN
reg_data_0_4 => len_blk_4_.DATAIN
reg_data_0_4 => len_data_4_.DATAIN
reg_data_0_5 => len_blk_5_.DATAIN
reg_data_0_5 => len_data_5_.DATAIN
reg_data_0_6 => len_blk_6_.DATAIN
reg_data_0_6 => len_data_6_.DATAIN
reg_data_0_7 => len_blk_7_.DATAIN
reg_data_0_7 => len_data_7_.DATAIN
reg_data_0 => len_blk_8_.SDATA
reg_data_0 => len_data_8_.DATAIN
reg_data_1 => len_blk_9_.SDATA
reg_data_1 => len_data_9_.DATAIN
reg_data_2 => len_blk_10_.SDATA
reg_data_2 => len_data_10_.DATAIN
reg_data_3 => len_blk_11_.SDATA
reg_data_3 => len_data_11_.DATAIN
reg_data_4 => len_blk_12_.SDATA
reg_data_4 => len_data_12_.DATAIN
reg_data_5 => len_blk_13_.SDATA
reg_data_5 => len_data_13_.DATAIN
reg_data_6 => len_blk_14_.SDATA
reg_data_6 => len_data_14_.DATAIN
reg_data_7 => len_blk_15_.SDATA
reg_data_7 => len_data_15_.DATAIN
un2_ifull => dout_valid_i_RNIK4B6.DATAB
end_wbm_rx => len_blk_0_sqmuxa_i.DATAA
end_wbm_rx => cur_st_RNIBUIH_4_.DATAA
end_wbm_rx => cur_st_RNO_7_.DATAA
end_wbm_rx => eof_blk_RNO_6_.DATAA
end_wbm_rx => cur_st_ns_i_0_.DATAA
checksum_valid => crc_ack_i_RNO.DATAB
checksum_valid => cur_st_RNIK62I_1_.DATAA
dout_valid => dout_5_sqmuxa_i_o2_cZ.DATAA
dout_valid => un1_read_addr_en10_6_0_a3_1_cZ.DATAB
dout_valid => crc_data_proc_data_crc_4_1_6_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_5_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_4_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_2_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_1_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_0_.DATAB
dout_valid => cur_st_RNIRJMC_3_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_3_.DATAB
dout_valid => crc_data_proc_data_crc_4_1_7_.DATAB
dout_valid => cur_st_ns_a3_RNIQVN16_5_.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_100 => cur_st_7_.CLK
clk_100 => cur_st_6_.CLK
clk_100 => cur_st_5_.CLK
clk_100 => cur_st_4_.CLK
clk_100 => cur_st_3_.CLK
clk_100 => cur_st_2_.CLK
clk_100 => cur_st_1_.CLK
clk_100 => cur_st_0_.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => len_blk_15_.CLK
clk_100 => len_blk_14_.CLK
clk_100 => len_blk_13_.CLK
clk_100 => len_blk_12_.CLK
clk_100 => len_blk_11_.CLK
clk_100 => len_blk_10_.CLK
clk_100 => len_blk_9_.CLK
clk_100 => len_blk_8_.CLK
clk_100 => len_blk_7_.CLK
clk_100 => len_blk_6_.CLK
clk_100 => len_blk_5_.CLK
clk_100 => len_blk_4_.CLK
clk_100 => len_blk_3_.CLK
clk_100 => len_blk_2_.CLK
clk_100 => len_blk_1_.CLK
clk_100 => len_blk_0_.CLK
clk_100 => crc_blk_7_.CLK
clk_100 => crc_blk_6_.CLK
clk_100 => crc_blk_5_.CLK
clk_100 => crc_blk_4_.CLK
clk_100 => crc_blk_3_.CLK
clk_100 => crc_blk_2_.CLK
clk_100 => crc_blk_1_.CLK
clk_100 => crc_blk_0_.CLK
clk_100 => len_data_15_.CLK
clk_100 => len_data_14_.CLK
clk_100 => len_data_13_.CLK
clk_100 => len_data_12_.CLK
clk_100 => len_data_11_.CLK
clk_100 => len_data_10_.CLK
clk_100 => len_data_9_.CLK
clk_100 => len_data_8_.CLK
clk_100 => len_data_7_.CLK
clk_100 => len_data_6_.CLK
clk_100 => len_data_5_.CLK
clk_100 => len_data_4_.CLK
clk_100 => len_data_3_.CLK
clk_100 => len_data_2_.CLK
clk_100 => len_data_1_.CLK
clk_100 => len_data_0_.CLK
clk_100 => type_blk_7_.CLK
clk_100 => type_blk_6_.CLK
clk_100 => type_blk_5_.CLK
clk_100 => type_blk_4_.CLK
clk_100 => type_blk_3_.CLK
clk_100 => type_blk_2_.CLK
clk_100 => type_blk_1_.CLK
clk_100 => type_blk_0_.CLK
clk_100 => addr_blk_7_.CLK
clk_100 => addr_blk_6_.CLK
clk_100 => addr_blk_5_.CLK
clk_100 => addr_blk_4_.CLK
clk_100 => addr_blk_3_.CLK
clk_100 => addr_blk_2_.CLK
clk_100 => addr_blk_1_.CLK
clk_100 => addr_blk_0_.CLK
clk_100 => crc_ack_i_Z.CLK
clk_100 => eof_blk_6_.CLK
clk_100 => data_crc_7_.CLK
clk_100 => data_crc_6_.CLK
clk_100 => data_crc_5_.CLK
clk_100 => data_crc_4_.CLK
clk_100 => data_crc_3_.CLK
clk_100 => data_crc_2_.CLK
clk_100 => data_crc_1_.CLK
clk_100 => data_crc_0_.CLK
clk_100 => ram_addr_i_15_.CLK
clk_100 => ram_addr_i_14_.CLK
clk_100 => ram_addr_i_13_.CLK
clk_100 => ram_addr_i_12_.CLK
clk_100 => ram_addr_i_11_.CLK
clk_100 => ram_addr_i_10_.CLK
clk_100 => ram_addr_i_9_.CLK
clk_100 => ram_addr_i_8_.CLK
clk_100 => ram_addr_i_7_.CLK
clk_100 => ram_addr_i_6_.CLK
clk_100 => ram_addr_i_5_.CLK
clk_100 => ram_addr_i_4_.CLK
clk_100 => ram_addr_i_3_.CLK
clk_100 => ram_addr_i_2_.CLK
clk_100 => ram_addr_i_1_.CLK
clk_100 => ram_addr_i_0_.CLK
clk_100 => cur_st_i_8_.CLK
clk_100 => blk_pos_1_.CLK
clk_100 => blk_pos_i_0_0_.CLK
clk_100 => read_addr_en_Z.CLK
clk_100 => req_crc_Z.CLK
clk_100 => dout_valid_i_Z.CLK
clk_100 => data_crc_val_Z.CLK
clk_100 => reset_crc_i_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc_1:checksum_inst_enc
data_crc_7 => un11_checksum_i_add7_cZ.DATAA
data_crc_7 => checksum_i_5_0_7_.DATAB
data_crc_6 => un11_checksum_i_add6_cZ.DATAA
data_crc_6 => checksum_i_5_0_6_.DATAB
data_crc_5 => un11_checksum_i_add5_cZ.DATAA
data_crc_5 => checksum_i_5_0_5_.DATAB
data_crc_4 => un11_checksum_i_add4_cZ.DATAA
data_crc_4 => checksum_i_5_0_4_.DATAB
data_crc_3 => un11_checksum_i_add3_cZ.DATAA
data_crc_3 => checksum_i_5_0_3_.DATAB
data_crc_2 => un11_checksum_i_add2_cZ.DATAA
data_crc_2 => checksum_i_5_0_2_.DATAB
data_crc_1 => un11_checksum_i_add1_cZ.DATAA
data_crc_1 => checksum_i_5_0_1_.DATAB
data_crc_0 => un11_checksum_i_add0_cZ.DATAA
data_crc_0 => checksum_i_5_0_0_.DATAB
reset_crc_i => checksum_i_5_0_7_.DATAA
reset_crc_i => checksum_i_5_0_6_.DATAA
reset_crc_i => checksum_i_5_0_5_.DATAA
reset_crc_i => checksum_i_5_0_4_.DATAA
reset_crc_i => checksum_i_5_0_3_.DATAA
reset_crc_i => checksum_i_5_0_2_.DATAA
reset_crc_i => checksum_i_5_0_1_.DATAA
reset_crc_i => checksum_i_5_0_0_.DATAA
reset_crc_i => checksum_i_RNO_0_.DATAA
reset_crc_i => checksum_i_RNO_1_.DATAA
reset_crc_i => checksum_i_RNO_2_.DATAA
reset_crc_i => checksum_i_RNO_3_.DATAA
reset_crc_i => checksum_i_RNO_4_.DATAA
reset_crc_i => checksum_i_RNO_5_.DATAA
reset_crc_i => checksum_i_RNO_6_.DATAA
reset_crc_i => checksum_i_RNO_7_.DATAA
req_crc => checksum_valid_Z.DATAIN
data_crc_val => data_crc_val_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => checksum_i_7_.CLK
clk_100 => checksum_i_6_.CLK
clk_100 => checksum_i_5_.CLK
clk_100 => checksum_i_4_.CLK
clk_100 => checksum_i_3_.CLK
clk_100 => checksum_i_2_.CLK
clk_100 => checksum_i_1_.CLK
clk_100 => checksum_i_0_.CLK
clk_100 => checksum_valid_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1
ram_addr_i_9 => altsyncram:ram_data_cZ.address_b
ram_addr_i_8 => altsyncram:ram_data_cZ.address_b
ram_addr_i_7 => altsyncram:ram_data_cZ.address_b
ram_addr_i_6 => altsyncram:ram_data_cZ.address_b
ram_addr_i_5 => altsyncram:ram_data_cZ.address_b
ram_addr_i_4 => altsyncram:ram_data_cZ.address_b
ram_addr_i_3 => altsyncram:ram_data_cZ.address_b
ram_addr_i_2 => altsyncram:ram_data_cZ.address_b
ram_addr_i_1 => altsyncram:ram_data_cZ.address_b
ram_addr_i_0 => altsyncram:ram_data_cZ.address_b
ram_addr_in_i_m2_9 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_8 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_7 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_6 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_5 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_4 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_3 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_2 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_1 => altsyncram:ram_data_cZ.address_a
ram_addr_in_i_m2_0 => altsyncram:ram_data_cZ.address_a
inc_wbm_dat_i_7 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_6 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_5 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_4 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_3 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_2 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_1 => altsyncram:ram_data_cZ.data_a
inc_wbm_dat_i_0 => altsyncram:ram_data_cZ.data_a
inc_wbm_ack_i => altsyncram:ram_data_cZ.wren_a
sync_rst_out => sync_rst_out_i.IN0
clk_100 => data_out_3_7_.CLK
clk_100 => data_out_2_7_.CLK
clk_100 => data_out_2_6_.CLK
clk_100 => data_out_2_5_.CLK
clk_100 => data_out_2_4_.CLK
clk_100 => data_out_2_3_.CLK
clk_100 => data_out_2_2_.CLK
clk_100 => data_out_2_1_.CLK
clk_100 => data_out_2_0_.CLK
clk_100 => dout_valid_Z.CLK
clk_100 => altsyncram:ram_data_cZ.clock1
clk_100 => altsyncram:ram_data_cZ.clock0
read_addr_en => data_out_3_7_.DATAIN
read_addr_en => dout_valid_Z.DATAIN


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ
wren_a => altsyncram_38m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_38m1:auto_generated.data_a[0]
data_a[1] => altsyncram_38m1:auto_generated.data_a[1]
data_a[2] => altsyncram_38m1:auto_generated.data_a[2]
data_a[3] => altsyncram_38m1:auto_generated.data_a[3]
data_a[4] => altsyncram_38m1:auto_generated.data_a[4]
data_a[5] => altsyncram_38m1:auto_generated.data_a[5]
data_a[6] => altsyncram_38m1:auto_generated.data_a[6]
data_a[7] => altsyncram_38m1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_38m1:auto_generated.address_a[0]
address_a[1] => altsyncram_38m1:auto_generated.address_a[1]
address_a[2] => altsyncram_38m1:auto_generated.address_a[2]
address_a[3] => altsyncram_38m1:auto_generated.address_a[3]
address_a[4] => altsyncram_38m1:auto_generated.address_a[4]
address_a[5] => altsyncram_38m1:auto_generated.address_a[5]
address_a[6] => altsyncram_38m1:auto_generated.address_a[6]
address_a[7] => altsyncram_38m1:auto_generated.address_a[7]
address_a[8] => altsyncram_38m1:auto_generated.address_a[8]
address_a[9] => altsyncram_38m1:auto_generated.address_a[9]
address_b[0] => altsyncram_38m1:auto_generated.address_b[0]
address_b[1] => altsyncram_38m1:auto_generated.address_b[1]
address_b[2] => altsyncram_38m1:auto_generated.address_b[2]
address_b[3] => altsyncram_38m1:auto_generated.address_b[3]
address_b[4] => altsyncram_38m1:auto_generated.address_b[4]
address_b[5] => altsyncram_38m1:auto_generated.address_b[5]
address_b[6] => altsyncram_38m1:auto_generated.address_b[6]
address_b[7] => altsyncram_38m1:auto_generated.address_b[7]
address_b[8] => altsyncram_38m1:auto_generated.address_b[8]
address_b[9] => altsyncram_38m1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_38m1:auto_generated.clock0
clock1 => altsyncram_38m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated
address_a[0] => altsyncram_6el1:altsyncram1.address_b[0]
address_a[1] => altsyncram_6el1:altsyncram1.address_b[1]
address_a[2] => altsyncram_6el1:altsyncram1.address_b[2]
address_a[3] => altsyncram_6el1:altsyncram1.address_b[3]
address_a[4] => altsyncram_6el1:altsyncram1.address_b[4]
address_a[5] => altsyncram_6el1:altsyncram1.address_b[5]
address_a[6] => altsyncram_6el1:altsyncram1.address_b[6]
address_a[7] => altsyncram_6el1:altsyncram1.address_b[7]
address_a[8] => altsyncram_6el1:altsyncram1.address_b[8]
address_a[9] => altsyncram_6el1:altsyncram1.address_b[9]
address_b[0] => altsyncram_6el1:altsyncram1.address_a[0]
address_b[1] => altsyncram_6el1:altsyncram1.address_a[1]
address_b[2] => altsyncram_6el1:altsyncram1.address_a[2]
address_b[3] => altsyncram_6el1:altsyncram1.address_a[3]
address_b[4] => altsyncram_6el1:altsyncram1.address_a[4]
address_b[5] => altsyncram_6el1:altsyncram1.address_a[5]
address_b[6] => altsyncram_6el1:altsyncram1.address_a[6]
address_b[7] => altsyncram_6el1:altsyncram1.address_a[7]
address_b[8] => altsyncram_6el1:altsyncram1.address_a[8]
address_b[9] => altsyncram_6el1:altsyncram1.address_a[9]
clock0 => altsyncram_6el1:altsyncram1.clock1
clock1 => altsyncram_6el1:altsyncram1.clock0
data_a[0] => altsyncram_6el1:altsyncram1.data_b[0]
data_a[1] => altsyncram_6el1:altsyncram1.data_b[1]
data_a[2] => altsyncram_6el1:altsyncram1.data_b[2]
data_a[3] => altsyncram_6el1:altsyncram1.data_b[3]
data_a[4] => altsyncram_6el1:altsyncram1.data_b[4]
data_a[5] => altsyncram_6el1:altsyncram1.data_b[5]
data_a[6] => altsyncram_6el1:altsyncram1.data_b[6]
data_a[7] => altsyncram_6el1:altsyncram1.data_b[7]
wren_a => altsyncram_6el1:altsyncram1.clocken1
wren_a => altsyncram_6el1:altsyncram1.wren_b


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated|altsyncram_6el1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1
dout_0 => mem_3_Z.DATAIN
dout_0 => mem_34_DIN_REG1_0_.DATAIN
dout_0 => altsyncram:mem_34_I_1.data_a
dout_1 => mem_7_Z.DATAIN
dout_1 => mem_34_DIN_REG1_1_.DATAIN
dout_1 => altsyncram:mem_34_I_1.data_a
dout_2 => mem_11_Z.DATAIN
dout_2 => mem_34_DIN_REG1_2_.DATAIN
dout_2 => altsyncram:mem_34_I_1.data_a
dout_3 => mem_15_Z.DATAIN
dout_3 => mem_34_DIN_REG1_3_.DATAIN
dout_3 => altsyncram:mem_34_I_1.data_a
dout_4 => mem_19_Z.DATAIN
dout_4 => mem_34_DIN_REG1_4_.DATAIN
dout_4 => altsyncram:mem_34_I_1.data_a
dout_5 => mem_23_Z.DATAIN
dout_5 => mem_34_DIN_REG1_5_.DATAIN
dout_5 => altsyncram:mem_34_I_1.data_a
dout_6 => mem_27_Z.DATAIN
dout_6 => mem_34_DIN_REG1_6_.DATAIN
dout_6 => altsyncram:mem_34_I_1.data_a
dout_7 => mem_31_Z.DATAIN
dout_7 => mem_34_DIN_REG1_7_.DATAIN
dout_7 => altsyncram:mem_34_I_1.data_a
dout_valid_i => count_proc_un12_wr_en_1.DATAA
dout_valid_i => altsyncram:mem_34_I_1.wren_a
fifo_rd_en => dout_7_.ENA
fifo_rd_en => dout_6_.ENA
fifo_rd_en => dout_5_.ENA
fifo_rd_en => dout_4_.ENA
fifo_rd_en => dout_3_.ENA
fifo_rd_en => dout_2_.ENA
fifo_rd_en => dout_1_.ENA
fifo_rd_en => dout_0_.ENA
fifo_rd_en => un2_wr_en_1_0_.DATAA
fifo_rd_en => data_valid_proc_un2_rd_en.DATAA
restart_i_i => restart_i_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => write_addr_0_.CLK
clk_100 => write_addr_1_.CLK
clk_100 => write_addr_2_.CLK
clk_100 => write_addr_3_.CLK
clk_100 => read_addr_0_.CLK
clk_100 => read_addr_1_.CLK
clk_100 => read_addr_2_.CLK
clk_100 => read_addr_3_.CLK
clk_100 => mem_31_Z.CLK
clk_100 => mem_27_Z.CLK
clk_100 => mem_23_Z.CLK
clk_100 => mem_19_Z.CLK
clk_100 => mem_15_Z.CLK
clk_100 => mem_11_Z.CLK
clk_100 => mem_7_Z.CLK
clk_100 => mem_3_Z.CLK
clk_100 => dout_7_.CLK
clk_100 => dout_6_.CLK
clk_100 => dout_5_.CLK
clk_100 => dout_4_.CLK
clk_100 => dout_3_.CLK
clk_100 => dout_2_.CLK
clk_100 => dout_1_.CLK
clk_100 => dout_0_.CLK
clk_100 => mem_34_DIN_REG1_7_.CLK
clk_100 => mem_34_DIN_REG1_6_.CLK
clk_100 => mem_34_DIN_REG1_5_.CLK
clk_100 => mem_34_DIN_REG1_4_.CLK
clk_100 => mem_34_DIN_REG1_3_.CLK
clk_100 => mem_34_DIN_REG1_2_.CLK
clk_100 => mem_34_DIN_REG1_1_.CLK
clk_100 => mem_34_DIN_REG1_0_.CLK
clk_100 => mem_34_G_5.CLK
clk_100 => mem_34_I_2.CLK
clk_100 => genCntr_3_count_reg_Q_internal_3_.CLK
clk_100 => genCntr_2_count_reg_Q_internal_2_.CLK
clk_100 => genCntr_1_count_reg_Q_internal_1_.CLK
clk_100 => genCntr_0_count_reg_Q_internal_0_.CLK
clk_100 => dout_valid_Z.CLK
clk_100 => altsyncram:mem_34_I_1.clock1
clk_100 => altsyncram:mem_34_I_1.clock0


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1
wren_a => altsyncram_h1k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h1k1:auto_generated.data_a[0]
data_a[1] => altsyncram_h1k1:auto_generated.data_a[1]
data_a[2] => altsyncram_h1k1:auto_generated.data_a[2]
data_a[3] => altsyncram_h1k1:auto_generated.data_a[3]
data_a[4] => altsyncram_h1k1:auto_generated.data_a[4]
data_a[5] => altsyncram_h1k1:auto_generated.data_a[5]
data_a[6] => altsyncram_h1k1:auto_generated.data_a[6]
data_a[7] => altsyncram_h1k1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_h1k1:auto_generated.address_a[0]
address_a[1] => altsyncram_h1k1:auto_generated.address_a[1]
address_a[2] => altsyncram_h1k1:auto_generated.address_a[2]
address_a[3] => altsyncram_h1k1:auto_generated.address_a[3]
address_b[0] => altsyncram_h1k1:auto_generated.address_b[0]
address_b[1] => altsyncram_h1k1:auto_generated.address_b[1]
address_b[2] => altsyncram_h1k1:auto_generated.address_b[2]
address_b[3] => altsyncram_h1k1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h1k1:auto_generated.clock0
clock1 => altsyncram_h1k1:auto_generated.clock1
clocken0 => altsyncram_h1k1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ13:gen_reg_type_inst
adrint_i_m3_i_m3_1 => un1_reg_data6_i_a2_0_cZ.DATAC
adrint_i_m3_i_m3_0 => un1_reg_data6_i_a2_0_cZ.DATAB
adrint_i_m3_i_m3_2 => un1_reg_data6_i_a2_0_cZ.DATAA
din_ack_14_0_a2_0_g0_2 => un1_reg_data6_i_a2_cZ.DATAB
ic_wbs_adr_i_1_4_0_i_0_o2 => un1_reg_data6_i_a2_0_cZ.DATAD
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_3_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ12:gen_dbg_cmd_reg_inst
adrint_i_m3_i_m3_0 => reg_data_0_0_7__g0_i_o4_cZ.DATAA
adrint_i_m3_i_m3_2 => reg_data_0_0_7__g0_i_o4_tz_cZ.DATAB
wbm_dat_o_0_0 => reg_data_0_0_7__g2_0_1014_i_m3_cZ.DATAD
wbm_cur_st_rep1_0 => reg_data_0_0_7__g2_0_1014_i_m3_cZ.DATAC
type_reg_0 => reg_data_0_0_7__g2_0_1014_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_7__g2_0_1014_i_m3_cZ.DATAA
wbs_reg_dout_sn_m4 => reg_data_0_0_7__g0_i_o4_cZ.DATAC
din_ack_14_0_a2_0_g0_2 => reg_data_0_0_7__g0_i_o4_tz_cZ.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => reg_data_0_0_7__g0_i_o4_tz_cZ.DATAC
ic_wbs_adr_i_1_4_0_i_0_o2 => reg_data_0_0_7__g0_i_o4_cZ.DATAB
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_3_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
clear_dbg_reg => reg_data_7_.SCLR
clear_dbg_reg => reg_data_6_.SCLR
clear_dbg_reg => reg_data_5_.SCLR
clear_dbg_reg => reg_data_4_.SCLR
clear_dbg_reg => reg_data_3_.SCLR
clear_dbg_reg => reg_data_2_.SCLR
clear_dbg_reg => reg_data_1_.SCLR
clear_dbg_reg => reg_data_0_.SCLR
clear_dbg_reg => reg_data_0_0_7__g0_i_o4_tz_cZ.DATAA
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ11:gen_reg_addr_reg_inst
ic_wbs_we_i_0_a2_0_a3_0 => write_proc_din_ack_14_0_a2_0_g0_2.DATAA
ic_wbs_stb_i_5_i_m3_i_m3_0 => reg_data_0_0_0__g0_i_o4.DATAA
ic_wbs_stb_i_5_i_m3_i_m3_0 => write_proc_din_ack_14_0_a2_0_g0_2.DATAB
adrint_i_m3_i_m3_1 => write_proc_din_ack_14_0_a2_0_g0_1.DATAC
adrint_i_m3_i_m3_0 => write_proc_din_ack_14_0_a2_0_g0_1.DATAB
adrint_i_m3_i_m3_2 => write_proc_din_ack_14_0_a2_0_g0_1.DATAA
type_reg_7 => reg_data_RNO_7_.DATAA
type_reg_0 => reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.DATAA
type_reg_1 => reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.DATAA
type_reg_2 => reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.DATAA
type_reg_3 => reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.DATAA
type_reg_4 => reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.DATAA
type_reg_5 => reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.DATAA
type_reg_6 => reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.DATAA
wbm_dat_o_0_0 => reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.DATAD
wbm_dat_o_0_1 => reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.DATAD
wbm_dat_o_0_2 => reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.DATAD
wbm_dat_o_0_3 => reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.DATAD
wbm_dat_o_0_4 => reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.DATAD
wbm_dat_o_0_5 => reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.DATAD
wbm_dat_o_0_6 => reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.DATAD
wbm_dat_o_0_7 => reg_data_RNO_0_7_.DATAC
wbm_cur_st_rep1_0 => reg_data_RNO_0_7_.DATAB
wbm_cur_st_rep1_0 => reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.DATAC
wbm_cur_st_rep1_0 => reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.DATAC
wbm_cur_st_0 => reg_data_RNO_0_7_.DATAA
wbm_cur_st_0 => reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.DATAB
wbm_cur_st_0 => reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.DATAB
wbm_gnt_i_0_rep1_0 => reg_data_RNO_0_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_6_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_5_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_4_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_3_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_2_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_1_.DATAA
wbm_gnt_i_0_rep1_0 => reg_data_RNO_7_.DATAB
wbs_reg_cyc_i_o2 => reg_data_0_0_0__g0_i_o4.DATAD
wbs_reg_cyc_i_o2 => write_proc_din_ack_14_0_a2_0_g0_2.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => write_proc_din_ack_14_0_a2_0_g0_1.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => reg_data_0_0_0__g0_i_o4.DATAB
ic_wbs_adr_i_1_4_0_i_0_o2 => write_proc_din_ack_14_0_a2_0_g0_2.DATAC
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst
adrint_i_m3_i_m3_0 => un1_reg_data6_i_a2_cZ.DATAA
din_ack_14_0_a2_0_g0_2 => un1_reg_data6_i_a2_cZ.DATAD
wbs_reg_dout_sn_m4 => un1_reg_data6_i_a2_cZ.DATAC
ic_wbs_adr_i_1_4_0_i_0_o2 => un1_reg_data6_i_a2_cZ.DATAB
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_3_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst
adrint_i_m3_i_m3_1 => un1_reg_data6_i_a2_0_0_cZ.DATAC
adrint_i_m3_i_m3_0 => un1_reg_data6_i_a2_0_0_cZ.DATAB
adrint_i_m3_i_m3_2 => un1_reg_data6_i_a2_0_0_cZ.DATAA
din_ack_14_0_a2_0_g0_2 => un1_reg_data6_i_a2_cZ.DATAB
ic_wbs_adr_i_1_4_0_i_0_o2 => un1_reg_data6_i_a2_0_0_cZ.DATAD
reg_data_0_0_0__I0_i_0_1032_i_m3 => reg_data_0_.DATAIN
reg_data_0_0_1__I0_i_0_1051_i_m3 => reg_data_1_.DATAIN
reg_data_0_0_2__I0_i_0_1070_i_m3 => reg_data_2_.DATAIN
reg_data_0_0_3__I0_i_0_1089_i_m3 => reg_data_3_.DATAIN
reg_data_0_0_4__I0_i_0_1108_i_m3 => reg_data_4_.DATAIN
reg_data_0_0_5__I0_i_0_1127_i_m3 => reg_data_5_.DATAIN
reg_data_0_0_6__I0_i_0_1146_i_m3 => reg_data_6_.DATAIN
sync_rst_out => sync_rst_out_i.IN0
clk_100 => reg_data_7_.CLK
clk_100 => reg_data_6_.CLK
clk_100 => reg_data_5_.CLK
clk_100 => reg_data_4_.CLK
clk_100 => reg_data_3_.CLK
clk_100 => reg_data_2_.CLK
clk_100 => reg_data_1_.CLK
clk_100 => reg_data_0_.CLK
clk_100 => din_ack_Z.CLK
reg_data_0_0_7__g2_0_1014_i_m3 => reg_data_7_.DATAIN


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_regZ1_1:wbs_reg_inst
adrint_i_m3_i_m3_0 => wbs_ack_o_u_i_a_cZ.DATAC
adrint_i_m3_i_m3_2 => wbs_ack_o_u_i_a_cZ.DATAB
ic_wbs_stb_i_5_i_m3_i_m3_0 => wbs_ack_o_u_i_m2_cZ.DATAB
ic_wbs_we_i_0_a2_0_a3_0 => wbs_ack_o_u_i_m2_cZ.DATAA
ic_wbs_we_i_0_a2_0_a3_0 => wbs_ack_o_u_i_a_cZ.DATAA
wbs_reg_cyc_i_o2 => wbs_ack_o_u_i_cZ.DATAD
wbs_reg_cyc_i_o2_0 => wbs_ack_o_u_i_cZ.DATAA
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_ack_o_u_i_m2_cZ.DATAD
ic_wbs_adr_i_1_4_0_i_0_o2 => wbs_ack_o_u_i_a_cZ.DATAD
wbs_reg_din_ack => wbs_ack_o_u_i_m2_cZ.DATAC


|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst
ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 => ack_cnt_zero_b_i_0_RNO_1.DATAD
ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 => ack_cnt_zero_b_i_0_RNO_5.DATAD
wbs_gnt_rep1_0 => ack_cnt_zero_b_i_0_RNO_3.DATAB
wbs_gnt_i_0_rep1_0 => ack_cnt_zero_b_i_0_RNO_3.DATAA
wbm_gnt_i_0_rep1_0_0 => ack_cnt_zero_b_i_0_RNIVGFI.DATAD
cur_st_rep1_0 => ack_cnt_zero_b_i_0_RNIVGFI.DATAB
wbm_gnt_i_0_rep1_0 => ack_cnt_zero_b_i_0_RNIKM2H.DATAB
reg_data_3_0 => ram_addr_in_i_m2_0_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_1_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_2_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_3_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_4_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_5_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_6_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_7_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_8_.DATAB
reg_data_3_0 => ram_addr_in_i_m2_9_.DATAB
reg_data_3_0 => wbm_fsm_proc_cur_rd_addr_8_i_a2_0_.DATAA
reg_data_2_0 => ram_words_left_RNO_0_.DATAA
reg_data_2_0 => ack_cnt_zero_b_i_0_RNI3G8H.DATAB
reg_data_2_0 => wbm_cur_st_s0_0_a2_0_a3_RNIFHBF.DATAA
reg_data_1_0 => cur_rd_addr_0_.DATAIN
reg_data_1_1 => cur_rd_addr_1_.DATAIN
reg_data_RNIKI71_0 => wbm_tgc_o_Z.DATAIN
reg_data_RNIKI71_0 => wbm_tgc_o_rep1_Z.DATAIN
reg_data_0_2 => cur_rd_addr_2_.DATAIN
reg_data_0_3 => cur_rd_addr_3_.DATAIN
reg_data_0_4 => cur_rd_addr_4_.DATAIN
reg_data_0_5 => cur_rd_addr_5_.DATAIN
reg_data_0_6 => cur_rd_addr_6_.DATAIN
reg_data_0_7 => cur_rd_addr_7_.DATAIN
reg_data_0_1 => wbm_tga_o_1_.DATAIN
reg_data_0_1 => ram_words_left_RNO_1_.DATAA
reg_data_0_1 => ack_cnt_zero_b_i_0_RNI4G8H.DATAB
reg_data_0_1 => wbm_cur_st_s0_0_a2_0_a3_RNIGHBF.DATAA
reg_data_0_0 => wbm_tga_o_8_.DATAIN
reg_data_0_0 => ram_words_left_RNO_8_.DATAA
reg_data_0_0 => ack_cnt_zero_b_i_0_RNI626H.DATAB
reg_data_0_0 => wbm_cur_st_s0_0_a2_0_a3_RNII39F.DATAA
reg_data_2 => wbm_tga_o_2_.DATAIN
reg_data_2 => ram_words_left_RNO_2_.DATAA
reg_data_2 => ack_cnt_zero_b_i_0_RNI5G8H.DATAB
reg_data_2 => wbm_cur_st_s0_0_a2_0_a3_RNIHHBF.DATAA
reg_data_3 => wbm_tga_o_3_.DATAIN
reg_data_3 => ram_words_left_RNO_3_.DATAA
reg_data_3 => ack_cnt_zero_b_i_0_RNI6G8H.DATAB
reg_data_3 => wbm_cur_st_s0_0_a2_0_a3_RNIIHBF.DATAA
reg_data_4 => wbm_tga_o_4_.DATAIN
reg_data_4 => ram_words_left_RNO_4_.DATAA
reg_data_4 => ack_cnt_zero_b_i_0_RNI7G8H.DATAB
reg_data_4 => wbm_cur_st_s0_0_a2_0_a3_RNIJHBF.DATAA
reg_data_5 => wbm_tga_o_5_.DATAIN
reg_data_5 => ram_words_left_RNO_5_.DATAA
reg_data_5 => ack_cnt_zero_b_i_0_RNI8G8H.DATAB
reg_data_5 => wbm_cur_st_s0_0_a2_0_a3_RNIKHBF.DATAA
reg_data_6 => wbm_tga_o_6_.DATAIN
reg_data_6 => ram_words_left_RNO_6_.DATAA
reg_data_6 => ack_cnt_zero_b_i_0_RNI9G8H.DATAB
reg_data_6 => wbm_cur_st_s0_0_a2_0_a3_RNILHBF.DATAA
reg_data_7 => wbm_tga_o_7_.DATAIN
reg_data_7 => ram_words_left_RNO_7_.DATAA
reg_data_7 => ack_cnt_zero_b_i_0_RNIAG8H.DATAB
reg_data_7 => wbm_cur_st_s0_0_a2_0_a3_RNIMHBF.DATAA
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIUV3C.DATAA
reg_data_0 => cur_rd_addr_RNO_9_.DATAA
reg_data_0 => cur_rd_addr_RNO_8_.DATAA
reg_data_0 => wbm_cur_st_RNO_0_.DATAD
reg_data_0 => ack_cnt_zero_b_i_0_RNI3G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI4G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI5G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI6G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI7G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI8G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI9G8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNIAG8H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI626H.DATAC
reg_data_0 => ack_cnt_zero_b_i_0_RNI726H.DATAC
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIJ39F.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNII39F.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIMHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNILHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIKHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIJHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIIHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIHHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIGHBF.DATAB
reg_data_0 => wbm_cur_st_s0_0_a2_0_a3_RNIFHBF.DATAB
reg_data_0 => wbm_fsm_proc_cur_rd_addr_8_i_a2_0_.DATAB
reg_data_0 => ack_cnt_zero_b_i_0_RNIIU0E.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_0_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_1_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_2_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_3_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_4_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_5_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_6_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_7_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_8_.DATAB
reg_data_0 => un3_ack_cnt_zero_b_3_v_1_i_0_9_.DATAB
reg_data_0 => un1_ack_i_cnt_1_0_0_10_.DATAB
reg_data_0 => ack_cnt_zero_b_i_0_RNO.DATAB
reg_data_0 => reg_data_0_i.IN0
reg_data_1 => wbm_tga_o_9_.DATAIN
reg_data_1 => ram_words_left_RNO_9_.DATAA
reg_data_1 => ack_cnt_zero_b_i_0_RNI726H.DATAB
reg_data_1 => wbm_cur_st_s0_0_a2_0_a3_RNIJ39F.DATAA
inc_wbm_stall_i => un1_wbm_cur_st_2_i_a3_cZ.DATAD
inc_wbm_stall_i => ram_words_left_RNIAOHB_10_.DATAD
d_m2_e => ack_cnt_zero_b_i_0_RNO_2.DATAB
m35_m5 => ack_cnt_zero_b_i_0_RNO_2.DATAA
m18 => ack_cnt_zero_b_i_0_RNO_6.DATAB
ic_wbs_adr_i_1_2_1_a4_0_a2 => ack_cnt_zero_b_i_0_RNO_6.DATAA
m26 => ack_cnt_zero_b_i_0_RNO_7.DATAC
m28 => ack_cnt_zero_b_i_0_RNO_7.DATAB
ic_wbs_adr_i_1_0_1_i_i_a2 => ack_cnt_zero_b_i_0_RNO_7.DATAA
inc_wbm_err_i => err_i_status_RNO.DATAB
ack_o_sr_2_0_g0_1 => ack_cnt_zero_b_i_0_RNO_4.DATAC
ack_o_sr => ack_cnt_zero_b_i_0_RNO_4.DATAA
rd_wbs_reg_cyc => ack_cnt_zero_b_i_0_RNO_5.DATAC
rd_wbs_reg_cyc => ack_cnt_zero_b_i_0_RNO_4.DATAD
wr_wbs_reg_cyc_rep1 => ack_cnt_zero_b_i_0_RNO_3.DATAD
inc_wbm_ack_i => neg_cyc_bool_RNO.DATAD
inc_wbm_ack_i => inc_wbm_ack_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_100 => ram_in_addr_i_0_.CLK
clk_100 => ram_in_addr_i_1_.CLK
clk_100 => ram_in_addr_i_2_.CLK
clk_100 => ram_in_addr_i_3_.CLK
clk_100 => ram_in_addr_i_4_.CLK
clk_100 => ram_in_addr_i_5_.CLK
clk_100 => ram_in_addr_i_6_.CLK
clk_100 => ram_in_addr_i_7_.CLK
clk_100 => ram_in_addr_i_8_.CLK
clk_100 => ram_in_addr_i_9_.CLK
clk_100 => ram_words_left_0_.CLK
clk_100 => ram_words_left_1_.CLK
clk_100 => ram_words_left_2_.CLK
clk_100 => ram_words_left_3_.CLK
clk_100 => ram_words_left_4_.CLK
clk_100 => ram_words_left_5_.CLK
clk_100 => ram_words_left_6_.CLK
clk_100 => ram_words_left_7_.CLK
clk_100 => ram_words_left_8_.CLK
clk_100 => ram_words_left_9_.CLK
clk_100 => ram_words_left_10_.CLK
clk_100 => wbm_tga_o_9_.CLK
clk_100 => wbm_tga_o_8_.CLK
clk_100 => wbm_tga_o_7_.CLK
clk_100 => wbm_tga_o_6_.CLK
clk_100 => wbm_tga_o_5_.CLK
clk_100 => wbm_tga_o_4_.CLK
clk_100 => wbm_tga_o_3_.CLK
clk_100 => wbm_tga_o_2_.CLK
clk_100 => wbm_tga_o_1_.CLK
clk_100 => wbm_stb_internal_Z.CLK
clk_100 => wbm_tgc_o_Z.CLK
clk_100 => cur_rd_addr_9_.CLK
clk_100 => cur_rd_addr_8_.CLK
clk_100 => cur_rd_addr_7_.CLK
clk_100 => cur_rd_addr_6_.CLK
clk_100 => cur_rd_addr_5_.CLK
clk_100 => cur_rd_addr_4_.CLK
clk_100 => cur_rd_addr_3_.CLK
clk_100 => cur_rd_addr_2_.CLK
clk_100 => cur_rd_addr_1_.CLK
clk_100 => cur_rd_addr_0_.CLK
clk_100 => wbm_cur_st_1_.CLK
clk_100 => wbm_cur_st_0_.CLK
clk_100 => ram_in_addr_i_d1_9_.CLK
clk_100 => ram_in_addr_i_d1_8_.CLK
clk_100 => ram_in_addr_i_d1_7_.CLK
clk_100 => ram_in_addr_i_d1_6_.CLK
clk_100 => ram_in_addr_i_d1_5_.CLK
clk_100 => ram_in_addr_i_d1_4_.CLK
clk_100 => ram_in_addr_i_d1_3_.CLK
clk_100 => ram_in_addr_i_d1_2_.CLK
clk_100 => ram_in_addr_i_d1_1_.CLK
clk_100 => ram_in_addr_i_d1_0_.CLK
clk_100 => ack_i_cnt_10_.CLK
clk_100 => ack_i_cnt_9_.CLK
clk_100 => ack_i_cnt_8_.CLK
clk_100 => ack_i_cnt_7_.CLK
clk_100 => ack_i_cnt_6_.CLK
clk_100 => ack_i_cnt_5_.CLK
clk_100 => ack_i_cnt_4_.CLK
clk_100 => ack_i_cnt_3_.CLK
clk_100 => ack_i_cnt_2_.CLK
clk_100 => ack_i_cnt_1_.CLK
clk_100 => ack_i_cnt_0_.CLK
clk_100 => ack_cnt_zero_b_i_0_Z.CLK
clk_100 => wbm_cyc_internal_Z.CLK
clk_100 => end_wbm_rx_Z.CLK
clk_100 => neg_cyc_bool_Z.CLK
clk_100 => err_i_status_Z.CLK
clk_100 => wbm_tgc_o_rep1_Z.CLK


|top_synthesis|mds_top:mds_top_inst|led:led_inst
sync_rst_out => sync_rst_out_i.IN0
clk_100 => timer_counter_0_.CLK
clk_100 => timer_counter_1_.CLK
clk_100 => timer_counter_2_.CLK
clk_100 => timer_counter_3_.CLK
clk_100 => timer_counter_4_.CLK
clk_100 => timer_counter_5_.CLK
clk_100 => timer_counter_6_.CLK
clk_100 => timer_counter_7_.CLK
clk_100 => timer_counter_8_.CLK
clk_100 => timer_counter_9_.CLK
clk_100 => timer_counter_10_.CLK
clk_100 => timer_counter_11_.CLK
clk_100 => timer_counter_12_.CLK
clk_100 => timer_counter_13_.CLK
clk_100 => timer_counter_14_.CLK
clk_100 => timer_counter_15_.CLK
clk_100 => timer_counter_16_.CLK
clk_100 => timer_counter_17_.CLK
clk_100 => timer_counter_18_.CLK
clk_100 => timer_counter_19_.CLK
clk_100 => timer_counter_20_.CLK
clk_100 => timer_counter_21_.CLK
clk_100 => timer_counter_22_.CLK
clk_100 => timer_counter_23_.CLK
clk_100 => timer_counter_24_.CLK
clk_100 => timer_counter_25_.CLK
clk_100 => timer_counter_26_.CLK
clk_100 => led_i_Z.CLK
clk_100 => timer_tick_Z.CLK


|top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl
wbm_cur_st_0 => wbs_ack_o_i_RNIR9P6.DATAA
wbm_tga_o_7 => main_state_proc_blen_cnt11_lt7.DATAA
wbm_tga_o_7 => un1_blen_cnt_1_sqmuxa_22_6_.DATAB
wbm_tga_o_7 => un1_blen_cnt_1_sqmuxa_22_7_.DATAB
wbm_tga_o_6 => main_state_proc_blen_cnt11_lt6.DATAA
wbm_tga_o_6 => un1_blen_cnt_1_sqmuxa_22_6_.DATAA
wbm_tga_o_6 => un1_blen_cnt_1_sqmuxa_22_7_.DATAA
wbm_tga_o_5 => main_state_proc_blen_cnt11_lt5.DATAA
wbm_tga_o_5 => un1_blen_cnt_1_sqmuxa_22_4_.DATAB
wbm_tga_o_5 => un1_blen_cnt_1_sqmuxa_22_5_.DATAB
wbm_tga_o_4 => main_state_proc_blen_cnt11_lt4.DATAA
wbm_tga_o_4 => un1_blen_cnt_1_sqmuxa_22_4_.DATAA
wbm_tga_o_4 => un1_blen_cnt_1_sqmuxa_22_5_.DATAA
wbm_tga_o_3 => main_state_proc_blen_cnt11_lt3.DATAA
wbm_tga_o_3 => un1_blen_cnt_1_sqmuxa_22_2_.DATAB
wbm_tga_o_3 => un1_blen_cnt_1_sqmuxa_22_3_.DATAB
wbm_tga_o_2 => main_state_proc_blen_cnt11_lt2.DATAA
wbm_tga_o_2 => un1_blen_cnt_1_sqmuxa_22_2_.DATAA
wbm_tga_o_2 => un1_blen_cnt_1_sqmuxa_22_3_.DATAA
wbm_tga_o_1 => main_state_proc_blen_cnt11_lt1.DATAA
wbm_tga_o_1 => un1_blen_cnt_1_sqmuxa_22_0_.DATAB
wbm_tga_o_1 => un1_blen_cnt_1_sqmuxa_22_1_.DATAB
wbm_tga_o_0 => main_state_proc_blen_cnt11_lt0.DATAA
wbm_tga_o_0 => un1_blen_cnt_1_sqmuxa_22_0_.DATAA
wbm_tga_o_0 => un1_blen_cnt_1_sqmuxa_22_1_.DATAA
wbm_tga_o_0 => blen_cnt_RNO_0_0_.DATAB
ram_1st_data_0 => dram_dq_r_0_.SDATA
ram_1st_data_1 => dram_dq_r_1_.SDATA
ram_1st_data_2 => dram_dq_r_2_.SDATA
ram_1st_data_3 => dram_dq_r_3_.SDATA
ram_1st_data_4 => dram_dq_r_4_.SDATA
ram_1st_data_5 => dram_dq_r_5_.SDATA
ram_1st_data_6 => dram_dq_r_6_.SDATA
ram_1st_data_7 => dram_dq_r_7_.SDATA
ram_1st_data_8 => dram_dq_r_8_.SDATA
ram_1st_data_9 => dram_dq_r_9_.SDATA
ram_1st_data_10 => dram_dq_r_10_.SDATA
ram_1st_data_11 => dram_dq_r_11_.SDATA
ram_1st_data_12 => dram_dq_r_12_.SDATA
ram_1st_data_13 => dram_dq_r_13_.SDATA
ram_1st_data_14 => dram_dq_r_14_.SDATA
ram_1st_data_15 => dram_dq_r_15_.SDATA
ram_data_out_swap_8 => dram_dq_r_0_.DATAIN
ram_data_out_swap_9 => dram_dq_r_1_.DATAIN
ram_data_out_swap_10 => dram_dq_r_2_.DATAIN
ram_data_out_swap_11 => dram_dq_r_3_.DATAIN
ram_data_out_swap_12 => dram_dq_r_4_.DATAIN
ram_data_out_swap_13 => dram_dq_r_5_.DATAIN
ram_data_out_swap_14 => dram_dq_r_6_.DATAIN
ram_data_out_swap_15 => dram_dq_r_7_.DATAIN
ram_data_out_swap_0 => dram_dq_r_8_.DATAIN
ram_data_out_swap_1 => dram_dq_r_9_.DATAIN
ram_data_out_swap_2 => dram_dq_r_10_.DATAIN
ram_data_out_swap_3 => dram_dq_r_11_.DATAIN
ram_data_out_swap_4 => dram_dq_r_12_.DATAIN
ram_data_out_swap_5 => dram_dq_r_13_.DATAIN
ram_data_out_swap_6 => dram_dq_r_14_.DATAIN
ram_data_out_swap_7 => dram_dq_r_15_.DATAIN
cur_wr_addr_0 => address_r_0_.SDATA
cur_wr_addr_1 => address_r_1_.SDATA
cur_wr_addr_2 => address_r_2_.SDATA
cur_wr_addr_3 => address_r_3_.SDATA
cur_wr_addr_4 => address_r_4_.SDATA
cur_wr_addr_5 => address_r_5_.SDATA
cur_wr_addr_6 => address_r_6_.SDATA
cur_wr_addr_7 => address_r_7_.SDATA
cur_wr_addr_8 => address_r_8_.SDATA
cur_wr_addr_9 => address_r_9_.SDATA
cur_wr_addr_10 => address_r_10_.SDATA
cur_wr_addr_11 => address_r_11_.SDATA
cur_wr_addr_12 => address_r_12_.SDATA
cur_wr_addr_13 => address_r_13_.SDATA
cur_wr_addr_14 => address_r_14_.SDATA
cur_wr_addr_15 => address_r_15_.SDATA
cur_wr_addr_16 => address_r_16_.SDATA
cur_wr_addr_17 => address_r_17_.SDATA
cur_wr_addr_18 => address_r_18_.SDATA
cur_wr_addr_19 => address_r_19_.SDATA
cur_wr_addr_20 => address_r_20_.SDATA
cur_wr_addr_21 => address_r_21_.SDATA
cur_rd_addr_0 => address_r_0_.DATAIN
cur_rd_addr_1 => address_r_1_.DATAIN
cur_rd_addr_2 => address_r_2_.DATAIN
cur_rd_addr_3 => address_r_3_.DATAIN
cur_rd_addr_4 => address_r_4_.DATAIN
cur_rd_addr_5 => address_r_5_.DATAIN
cur_rd_addr_6 => address_r_6_.DATAIN
cur_rd_addr_7 => address_r_7_.DATAIN
cur_rd_addr_8 => address_r_8_.DATAIN
cur_rd_addr_9 => address_r_9_.DATAIN
cur_rd_addr_10 => address_r_10_.DATAIN
cur_rd_addr_11 => address_r_11_.DATAIN
cur_rd_addr_12 => address_r_12_.DATAIN
cur_rd_addr_13 => address_r_13_.DATAIN
cur_rd_addr_14 => address_r_14_.DATAIN
cur_rd_addr_15 => address_r_15_.DATAIN
cur_rd_addr_16 => address_r_16_.DATAIN
cur_rd_addr_17 => address_r_17_.DATAIN
cur_rd_addr_18 => address_r_18_.DATAIN
cur_rd_addr_19 => address_r_19_.DATAIN
cur_rd_addr_20 => address_r_20_.DATAIN
cur_rd_addr_21 => address_r_21_.DATAIN
dram_dq_c_0 => dat_o_r_0_.DATAIN
dram_dq_c_1 => dat_o_r_1_.DATAIN
dram_dq_c_2 => dat_o_r_2_.DATAIN
dram_dq_c_3 => dat_o_r_3_.DATAIN
dram_dq_c_4 => dat_o_r_4_.DATAIN
dram_dq_c_5 => dat_o_r_5_.DATAIN
dram_dq_c_6 => dat_o_r_6_.DATAIN
dram_dq_c_7 => dat_o_r_7_.DATAIN
dram_dq_c_8 => dat_o_r_8_.DATAIN
dram_dq_c_9 => dat_o_r_9_.DATAIN
dram_dq_c_10 => dat_o_r_10_.DATAIN
dram_dq_c_11 => dat_o_r_11_.DATAIN
dram_dq_c_12 => dat_o_r_12_.DATAIN
dram_dq_c_13 => dat_o_r_13_.DATAIN
dram_dq_c_14 => dat_o_r_14_.DATAIN
dram_dq_c_15 => dat_o_r_15_.DATAIN
un67_wbm_cur_st_1_o3 => wbs_ack_o_i_RNIB7M7.DATAB
wbm_stb_internal_0 => cmd_r_i_s_cZ.DATAB
wbm_stb_internal_0 => stb_err_r_0_sqmuxa_i_cZ.DATAB
wbm_stb_internal => cmd_r_i_s_cZ.DATAA
wbm_stb_internal => stb_err_r_0_sqmuxa_i_cZ.DATAA
wbm_cyc_o => next_state_RNIKHFA_12_.DATAB
wbm_cyc_o => next_state_RNO_5_.DATAB
wbm_cyc_o => next_state_RNO_6_.DATAB
wbm_cyc_o => next_state_37_0_1_6_a2_cZ.DATAC
wbm_cyc_o => next_state_RNO_10_.DATAD
wbm_cyc_o => wbs_err_o_cZ.DATAC
wbm_cyc_o => wbs_ack_o_i_cZ.DATAC
wbm_cyc_o => cmd_r_i_s_cZ.DATAD
wbm_cyc_o => next_state_RNO_7_.DATAD
wbm_cyc_o => next_state_RNO_11_.DATAD
wbm_cyc_o => new_blen_n_RNIIIH04_8_.DATAC
wbm_cyc_o => oor_r_RNO_0.DATAD
wbm_cyc_o => wbs_stallo_proc_un2_wbs_stall_o_RNIOO3D.DATAD
wbm_cyc_o => next_state_37_0_0_a2_0_1_.DATAD
wbm_cyc_o => next_state_RNO_2_.DATAC
wbm_cyc_o => next_state_RNO_3_.DATAD
wbm_cyc_o => next_state_RNO_4_.DATAD
wbm_cyc_o => next_state_RNO_9_.DATAC
wbm_cyc_o => next_state_RNO_0_1_.DATAB
wbm_cyc_o => un1_blen_cnt_1_sqmuxa_1_RNIKC3K.DATAC
wbm_cyc_o => next_state_RNO_8_.DATAC
wbm_cyc_o => un1_blen_cnt_1_sqmuxa_1_RNI0I7K.DATAC
wr_gnt_i_i_RNIVHO4 => we_i_r_Z.DATAIN
dat_1st_bool_i => dat_1st_bool_i_i.IN0
wr_gnt_i_i => cmd_r_i_s_cZ.DATAC
wr_gnt_i_i => stb_err_r_0_sqmuxa_i_cZ.DATAD
wr_gnt_i_i => wbs_ack_o_i_RNIB7M7.DATAA
wr_gnt_i_i => wbs_ack_o_i_RNIR9P6.DATAB
wr_gnt_i_i => wbs_stallo_proc_un2_wbs_stall_o_RNIOO3D.DATAB
wr_gnt_i_i => wr_gnt_i_i_i.IN0
sync_rst_out => sync_rst_out_i.IN0
clk_133_c => new_blen_n_8_.CLK
clk_133_c => new_blen_n_7_.CLK
clk_133_c => new_blen_n_6_.CLK
clk_133_c => new_blen_n_5_.CLK
clk_133_c => new_blen_n_4_.CLK
clk_133_c => new_blen_n_3_.CLK
clk_133_c => new_blen_n_2_.CLK
clk_133_c => new_blen_n_1_.CLK
clk_133_c => new_blen_n_0_.CLK
clk_133_c => init_pre_cntr_0_.CLK
clk_133_c => init_pre_cntr_1_.CLK
clk_133_c => init_pre_cntr_2_.CLK
clk_133_c => init_pre_cntr_3_.CLK
clk_133_c => tRC_cntr_0_.CLK
clk_133_c => tRC_cntr_1_.CLK
clk_133_c => tRC_cntr_2_.CLK
clk_133_c => tRC_cntr_3_.CLK
clk_133_c => wait_200us_cntr_0_.CLK
clk_133_c => wait_200us_cntr_1_.CLK
clk_133_c => wait_200us_cntr_2_.CLK
clk_133_c => wait_200us_cntr_3_.CLK
clk_133_c => wait_200us_cntr_4_.CLK
clk_133_c => wait_200us_cntr_5_.CLK
clk_133_c => wait_200us_cntr_6_.CLK
clk_133_c => wait_200us_cntr_7_.CLK
clk_133_c => wait_200us_cntr_8_.CLK
clk_133_c => wait_200us_cntr_9_.CLK
clk_133_c => wait_200us_cntr_10_.CLK
clk_133_c => wait_200us_cntr_11_.CLK
clk_133_c => wait_200us_cntr_12_.CLK
clk_133_c => wait_200us_cntr_13_.CLK
clk_133_c => wait_200us_cntr_14_.CLK
clk_133_c => rfsh_int_cntr_0_.CLK
clk_133_c => rfsh_int_cntr_1_.CLK
clk_133_c => rfsh_int_cntr_2_.CLK
clk_133_c => rfsh_int_cntr_3_.CLK
clk_133_c => rfsh_int_cntr_4_.CLK
clk_133_c => rfsh_int_cntr_5_.CLK
clk_133_c => rfsh_int_cntr_6_.CLK
clk_133_c => rfsh_int_cntr_7_.CLK
clk_133_c => rfsh_int_cntr_8_.CLK
clk_133_c => rfsh_int_cntr_9_.CLK
clk_133_c => rfsh_int_cntr_10_.CLK
clk_133_c => rfsh_int_cntr_11_.CLK
clk_133_c => blen_cnt_0_.CLK
clk_133_c => blen_cnt_1_.CLK
clk_133_c => blen_cnt_2_.CLK
clk_133_c => blen_cnt_3_.CLK
clk_133_c => blen_cnt_4_.CLK
clk_133_c => blen_cnt_5_.CLK
clk_133_c => blen_cnt_6_.CLK
clk_133_c => blen_cnt_7_.CLK
clk_133_c => blen_cnt_8_.CLK
clk_133_c => tRCD_tRP_tRSC_cntr_1_.CLK
clk_133_c => tRCD_tRP_tRSC_cntr_0_.CLK
clk_133_c => dram_addr_r_11_.CLK
clk_133_c => dram_addr_r_10_.CLK
clk_133_c => dram_addr_r_9_.CLK
clk_133_c => dram_addr_r_8_.CLK
clk_133_c => dram_addr_r_7_.CLK
clk_133_c => dram_addr_r_6_.CLK
clk_133_c => dram_addr_r_5_.CLK
clk_133_c => dram_addr_r_4_.CLK
clk_133_c => dram_addr_r_3_.CLK
clk_133_c => dram_addr_r_2_.CLK
clk_133_c => dram_addr_r_1_.CLK
clk_133_c => dram_addr_r_0_.CLK
clk_133_c => next_init_state_0_.CLK
clk_133_c => next_init_state_1_.CLK
clk_133_c => next_init_state_2_.CLK
clk_133_c => next_init_state_3_.CLK
clk_133_c => next_init_state_4_.CLK
clk_133_c => next_init_state_5_.CLK
clk_133_c => next_init_state_6_.CLK
clk_133_c => next_init_state_i_0_7_.CLK
clk_133_c => next_state_0_.CLK
clk_133_c => next_state_1_.CLK
clk_133_c => next_state_2_.CLK
clk_133_c => next_state_3_.CLK
clk_133_c => next_state_4_.CLK
clk_133_c => next_state_5_.CLK
clk_133_c => next_state_6_.CLK
clk_133_c => next_state_7_.CLK
clk_133_c => next_state_8_.CLK
clk_133_c => next_state_9_.CLK
clk_133_c => next_state_10_.CLK
clk_133_c => next_state_11_.CLK
clk_133_c => next_state_12_.CLK
clk_133_c => next_state_13_.CLK
clk_133_c => next_state_14_.CLK
clk_133_c => next_state_i_0_15_.CLK
clk_133_c => dat_o_r_15_.CLK
clk_133_c => dat_o_r_14_.CLK
clk_133_c => dat_o_r_13_.CLK
clk_133_c => dat_o_r_12_.CLK
clk_133_c => dat_o_r_11_.CLK
clk_133_c => dat_o_r_10_.CLK
clk_133_c => dat_o_r_9_.CLK
clk_133_c => dat_o_r_8_.CLK
clk_133_c => dat_o_r_7_.CLK
clk_133_c => dat_o_r_6_.CLK
clk_133_c => dat_o_r_5_.CLK
clk_133_c => dat_o_r_4_.CLK
clk_133_c => dat_o_r_3_.CLK
clk_133_c => dat_o_r_2_.CLK
clk_133_c => dat_o_r_1_.CLK
clk_133_c => dat_o_r_0_.CLK
clk_133_c => dram_bank_r_1_.CLK
clk_133_c => dram_bank_r_0_.CLK
clk_133_c => address_r_21_.CLK
clk_133_c => address_r_20_.CLK
clk_133_c => address_r_19_.CLK
clk_133_c => address_r_18_.CLK
clk_133_c => address_r_17_.CLK
clk_133_c => address_r_16_.CLK
clk_133_c => address_r_15_.CLK
clk_133_c => address_r_14_.CLK
clk_133_c => address_r_13_.CLK
clk_133_c => address_r_12_.CLK
clk_133_c => address_r_11_.CLK
clk_133_c => address_r_10_.CLK
clk_133_c => address_r_9_.CLK
clk_133_c => address_r_8_.CLK
clk_133_c => address_r_7_.CLK
clk_133_c => address_r_6_.CLK
clk_133_c => address_r_5_.CLK
clk_133_c => address_r_4_.CLK
clk_133_c => address_r_3_.CLK
clk_133_c => address_r_2_.CLK
clk_133_c => address_r_1_.CLK
clk_133_c => address_r_0_.CLK
clk_133_c => dram_dq_r_15_.CLK
clk_133_c => dram_dq_r_14_.CLK
clk_133_c => dram_dq_r_13_.CLK
clk_133_c => dram_dq_r_12_.CLK
clk_133_c => dram_dq_r_11_.CLK
clk_133_c => dram_dq_r_10_.CLK
clk_133_c => dram_dq_r_9_.CLK
clk_133_c => dram_dq_r_8_.CLK
clk_133_c => dram_dq_r_7_.CLK
clk_133_c => dram_dq_r_6_.CLK
clk_133_c => dram_dq_r_5_.CLK
clk_133_c => dram_dq_r_4_.CLK
clk_133_c => dram_dq_r_3_.CLK
clk_133_c => dram_dq_r_2_.CLK
clk_133_c => dram_dq_r_1_.CLK
clk_133_c => dram_dq_r_0_.CLK
clk_133_c => init_done_Z.CLK
clk_133_c => cyc_i_internal_Z.CLK
clk_133_c => stb_err_r_Z.CLK
clk_133_c => we_i_r_Z.CLK
clk_133_c => do_refresh_Z.CLK
clk_133_c => oor_err_r_Z.CLK
clk_133_c => dram_udqm_i_Z.CLK
clk_133_c => oor_r_Z.CLK
clk_133_c => data_valid_r_Z.CLK
clk_133_c => rx_data_r_Z.CLK
clk_133_c => stall_r_i_Z.CLK
clk_133_c => dram_cas_n_r_i_Z.CLK
clk_133_c => dram_we_n_r_i_Z.CLK
clk_133_c => dram_ras_n_r_i_Z.CLK
clk_133_c => oe_r_Z.CLK


