#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 12 16:37:24 2024
# Process ID: 17676
# Current directory: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5856 D:\Third Year\COA Lab\Processor_With_Memory\RISC_Customized_ALU_Submission\Processor_With_Memory\Processor_With_Memory.xpr
# Log file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/vivado.log
# Journal file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.172 ; gain = 319.117
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: xxxxx, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, which_reg = xxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   2display_src: 00010, to_display: 00000000000000000000000000000000
                   2reg_2 = 00000000000000000000000000000000, which_reg = 00010
disp: 0000000000000000
                  19reg[1]: 00000000001111111111111111110001
                  31reg[2]: 00000000000000000000000000000101
                  31display_src: 00010, to_display: 00000000000000000000000000000101
                  31reg_2 = 00000000000000000000000000000101, which_reg = 00010
disp: 0000000000000101
                  43reg[3]: 00000000000000000000000000100000
                  55reg[10]: 00000000000000000000000000100000
                  67reg[11]: 00000000000000000000000000011111
                 103reg[7]: 00000000000000000000000000000001
                 115reg[8]: 00000000000000000000000000000001
                 151reg[4]: 11111111110000000000000000001111
                 163reg[6]: 00000000000000000000000000000001
                 175reg[4]: 01111111111000000000000000000111
                 187reg[2]: 00000000000000000000000000000010
                 187display_src: 00010, to_display: 00000000000000000000000000000010
                 187reg_2 = 00000000000000000000000000000010, which_reg = 00010
disp: 0000000000000010
                 199reg[6]: 10000000000000000000000000000000
                 211reg[2]: 10000000000000000000000000000010
                 211display_src: 00010, to_display: 10000000000000000000000000000010
                 211reg_2 = 10000000000000000000000000000010, which_reg = 00010
                 223reg[5]: 00000000000000000000000000000001
                 235reg[10]: 00000000000000000000000000011111
                 271reg[7]: 00000000000000000000000000000000
                 283reg[8]: 11111111111111111111111111111111
                 319reg[4]: 10000000000111111111111111111000
                 343reg[6]: 00000000000000000000000000000000
                 355reg[4]: 01000000000011111111111111111100
                 367reg[2]: 01000000000000000000000000000001
                 367display_src: 00010, to_display: 01000000000000000000000000000001
                 367reg_2 = 01000000000000000000000000000001, which_reg = 00010
disp: 0000000000000001
                 403reg[5]: 00000000000000000000000000000000
                 415reg[10]: 00000000000000000000000000011110
                 451reg[7]: 00000000000000000000000000000001
                 463reg[8]: 00000000000000000000000000000001
                 499reg[4]: 00111111110100000000000000001011
                 511reg[6]: 00000000000000000000000000000001
                 523reg[4]: 00011111111010000000000000000101
                 535reg[2]: 00100000000000000000000000000000
                 535display_src: 00010, to_display: 00100000000000000000000000000000
                 535reg_2 = 00100000000000000000000000000000, which_reg = 00010
disp: 0000000000000000
                 547reg[6]: 10000000000000000000000000000000
                 559reg[2]: 10100000000000000000000000000000
                 559display_src: 00010, to_display: 10100000000000000000000000000000
                 559reg_2 = 10100000000000000000000000000000, which_reg = 00010
                 571reg[5]: 00000000000000000000000000000001
                 583reg[10]: 00000000000000000000000000011101
                 619reg[7]: 00000000000000000000000000000000
                 631reg[8]: 11111111111111111111111111111111
                 667reg[4]: 00100000001001111111111111110110
                 691reg[6]: 00000000000000000000000000000000
                 703reg[4]: 00010000000100111111111111111011
                 715reg[2]: 01010000000000000000000000000000
                 715display_src: 00010, to_display: 01010000000000000000000000000000
                 715reg_2 = 01010000000000000000000000000000, which_reg = 00010
                 751reg[5]: 00000000000000000000000000000000
                 763reg[10]: 00000000000000000000000000011100
                 811reg[8]: 00000000000000000000000000000000
                 835reg[6]: 00000000000000000000000000000001
                 847reg[4]: 00001000000010011111111111111101
                 859reg[2]: 00101000000000000000000000000000
                 859display_src: 00010, to_display: 00101000000000000000000000000000
                 859reg_2 = 00101000000000000000000000000000, which_reg = 00010
                 871reg[6]: 10000000000000000000000000000000
                 883reg[2]: 10101000000000000000000000000000
                 883display_src: 00010, to_display: 10101000000000000000000000000000
                 883reg_2 = 10101000000000000000000000000000, which_reg = 00010
                 907reg[10]: 00000000000000000000000000011011
                 979reg[6]: 00000000000000000000000000000001
                 991reg[4]: 00000100000001001111111111111110
                1003reg[2]: 01010100000000000000000000000000
                1003display_src: 00010, to_display: 01010100000000000000000000000000
                1003reg_2 = 01010100000000000000000000000000, which_reg = 00010
                1015reg[6]: 10000000000000000000000000000000
                1027reg[2]: 11010100000000000000000000000000
                1027display_src: 00010, to_display: 11010100000000000000000000000000
                1027reg_2 = 11010100000000000000000000000000, which_reg = 00010
                1051reg[10]: 00000000000000000000000000011010
                1123reg[6]: 00000000000000000000000000000000
                1135reg[4]: 00000010000000100111111111111111
                1147reg[2]: 01101010000000000000000000000000
                1147display_src: 00010, to_display: 01101010000000000000000000000000
                1147reg_2 = 01101010000000000000000000000000, which_reg = 00010
                1195reg[10]: 00000000000000000000000000011001
                1267reg[6]: 00000000000000000000000000000001
                1279reg[4]: 00000001000000010011111111111111
                1291reg[2]: 00110101000000000000000000000000
                1291display_src: 00010, to_display: 00110101000000000000000000000000
                1291reg_2 = 00110101000000000000000000000000, which_reg = 00010
                1303reg[6]: 10000000000000000000000000000000
                1315reg[2]: 10110101000000000000000000000000
                1315display_src: 00010, to_display: 10110101000000000000000000000000
                1315reg_2 = 10110101000000000000000000000000, which_reg = 00010
                1339reg[10]: 00000000000000000000000000011000
                1411reg[6]: 00000000000000000000000000000001
                1423reg[4]: 00000000100000001001111111111111
                1435reg[2]: 01011010100000000000000000000000
                1435display_src: 00010, to_display: 01011010100000000000000000000000
                1435reg_2 = 01011010100000000000000000000000, which_reg = 00010
                1447reg[6]: 10000000000000000000000000000000
                1459reg[2]: 11011010100000000000000000000000
                1459display_src: 00010, to_display: 11011010100000000000000000000000
                1459reg_2 = 11011010100000000000000000000000, which_reg = 00010
                1483reg[10]: 00000000000000000000000000010111
                1555reg[6]: 00000000000000000000000000000001
                1567reg[4]: 00000000010000000100111111111111
                1579reg[2]: 01101101010000000000000000000000
                1579display_src: 00010, to_display: 01101101010000000000000000000000
                1579reg_2 = 01101101010000000000000000000000, which_reg = 00010
                1591reg[6]: 10000000000000000000000000000000
                1603reg[2]: 11101101010000000000000000000000
                1603display_src: 00010, to_display: 11101101010000000000000000000000
                1603reg_2 = 11101101010000000000000000000000, which_reg = 00010
                1627reg[10]: 00000000000000000000000000010110
                1699reg[6]: 00000000000000000000000000000001
                1711reg[4]: 00000000001000000010011111111111
                1723reg[2]: 01110110101000000000000000000000
                1723display_src: 00010, to_display: 01110110101000000000000000000000
                1723reg_2 = 01110110101000000000000000000000, which_reg = 00010
                1735reg[6]: 10000000000000000000000000000000
                1747reg[2]: 11110110101000000000000000000000
                1747display_src: 00010, to_display: 11110110101000000000000000000000
                1747reg_2 = 11110110101000000000000000000000, which_reg = 00010
                1771reg[10]: 00000000000000000000000000010101
                1843reg[6]: 00000000000000000000000000000001
                1855reg[4]: 00000000000100000001001111111111
                1867reg[2]: 01111011010100000000000000000000
                1867display_src: 00010, to_display: 01111011010100000000000000000000
                1867reg_2 = 01111011010100000000000000000000, which_reg = 00010
                1879reg[6]: 10000000000000000000000000000000
                1891reg[2]: 11111011010100000000000000000000
                1891display_src: 00010, to_display: 11111011010100000000000000000000
                1891reg_2 = 11111011010100000000000000000000, which_reg = 00010
                1915reg[10]: 00000000000000000000000000010100
                1987reg[6]: 00000000000000000000000000000001
                1999reg[4]: 00000000000010000000100111111111
                2011reg[2]: 01111101101010000000000000000000
                2011display_src: 00010, to_display: 01111101101010000000000000000000
                2011reg_2 = 01111101101010000000000000000000, which_reg = 00010
                2023reg[6]: 10000000000000000000000000000000
                2035reg[2]: 11111101101010000000000000000000
                2035display_src: 00010, to_display: 11111101101010000000000000000000
                2035reg_2 = 11111101101010000000000000000000, which_reg = 00010
                2059reg[10]: 00000000000000000000000000010011
                2131reg[6]: 00000000000000000000000000000001
                2143reg[4]: 00000000000001000000010011111111
                2155reg[2]: 01111110110101000000000000000000
                2155display_src: 00010, to_display: 01111110110101000000000000000000
                2155reg_2 = 01111110110101000000000000000000, which_reg = 00010
                2167reg[6]: 10000000000000000000000000000000
                2179reg[2]: 11111110110101000000000000000000
                2179display_src: 00010, to_display: 11111110110101000000000000000000
                2179reg_2 = 11111110110101000000000000000000, which_reg = 00010
                2203reg[10]: 00000000000000000000000000010010
                2275reg[6]: 00000000000000000000000000000001
                2287reg[4]: 00000000000000100000001001111111
                2299reg[2]: 01111111011010100000000000000000
                2299display_src: 00010, to_display: 01111111011010100000000000000000
                2299reg_2 = 01111111011010100000000000000000, which_reg = 00010
                2311reg[6]: 10000000000000000000000000000000
                2323reg[2]: 11111111011010100000000000000000
                2323display_src: 00010, to_display: 11111111011010100000000000000000
                2323reg_2 = 11111111011010100000000000000000, which_reg = 00010
                2347reg[10]: 00000000000000000000000000010001
                2419reg[6]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000010000000100111111
                2443reg[2]: 01111111101101010000000000000000
                2443display_src: 00010, to_display: 01111111101101010000000000000000
                2443reg_2 = 01111111101101010000000000000000, which_reg = 00010
                2455reg[6]: 10000000000000000000000000000000
                2467reg[2]: 11111111101101010000000000000000
                2467display_src: 00010, to_display: 11111111101101010000000000000000
                2467reg_2 = 11111111101101010000000000000000, which_reg = 00010
                2491reg[10]: 00000000000000000000000000010000
                2563reg[6]: 00000000000000000000000000000001
                2575reg[4]: 00000000000000001000000010011111
                2587reg[2]: 01111111110110101000000000000000
                2587display_src: 00010, to_display: 01111111110110101000000000000000
                2587reg_2 = 01111111110110101000000000000000, which_reg = 00010
disp: 1000000000000000
                2599reg[6]: 10000000000000000000000000000000
                2611reg[2]: 11111111110110101000000000000000
                2611display_src: 00010, to_display: 11111111110110101000000000000000
                2611reg_2 = 11111111110110101000000000000000, which_reg = 00010
                2635reg[10]: 00000000000000000000000000001111
                2707reg[6]: 00000000000000000000000000000001
                2719reg[4]: 00000000000000000100000001001111
                2731reg[2]: 01111111111011010100000000000000
                2731display_src: 00010, to_display: 01111111111011010100000000000000
                2731reg_2 = 01111111111011010100000000000000, which_reg = 00010
disp: 0100000000000000
                2743reg[6]: 10000000000000000000000000000000
                2755reg[2]: 11111111111011010100000000000000
                2755display_src: 00010, to_display: 11111111111011010100000000000000
                2755reg_2 = 11111111111011010100000000000000, which_reg = 00010
                2779reg[10]: 00000000000000000000000000001110
                2851reg[6]: 00000000000000000000000000000001
                2863reg[4]: 00000000000000000010000000100111
                2875reg[2]: 01111111111101101010000000000000
                2875display_src: 00010, to_display: 01111111111101101010000000000000
                2875reg_2 = 01111111111101101010000000000000, which_reg = 00010
disp: 1010000000000000
                2887reg[6]: 10000000000000000000000000000000
                2899reg[2]: 11111111111101101010000000000000
                2899display_src: 00010, to_display: 11111111111101101010000000000000
                2899reg_2 = 11111111111101101010000000000000, which_reg = 00010
                2923reg[10]: 00000000000000000000000000001101
                2995reg[6]: 00000000000000000000000000000001
                3007reg[4]: 00000000000000000001000000010011
                3019reg[2]: 01111111111110110101000000000000
                3019display_src: 00010, to_display: 01111111111110110101000000000000
                3019reg_2 = 01111111111110110101000000000000, which_reg = 00010
disp: 0101000000000000
                3031reg[6]: 10000000000000000000000000000000
                3043reg[2]: 11111111111110110101000000000000
                3043display_src: 00010, to_display: 11111111111110110101000000000000
                3043reg_2 = 11111111111110110101000000000000, which_reg = 00010
                3067reg[10]: 00000000000000000000000000001100
                3139reg[6]: 00000000000000000000000000000001
                3151reg[4]: 00000000000000000000100000001001
                3163reg[2]: 01111111111111011010100000000000
                3163display_src: 00010, to_display: 01111111111111011010100000000000
                3163reg_2 = 01111111111111011010100000000000, which_reg = 00010
disp: 1010100000000000
                3175reg[6]: 10000000000000000000000000000000
                3187reg[2]: 11111111111111011010100000000000
                3187display_src: 00010, to_display: 11111111111111011010100000000000
                3187reg_2 = 11111111111111011010100000000000, which_reg = 00010
                3211reg[10]: 00000000000000000000000000001011
                3283reg[6]: 00000000000000000000000000000001
                3295reg[4]: 00000000000000000000010000000100
                3307reg[2]: 01111111111111101101010000000000
                3307display_src: 00010, to_display: 01111111111111101101010000000000
                3307reg_2 = 01111111111111101101010000000000, which_reg = 00010
disp: 1101010000000000
                3319reg[6]: 10000000000000000000000000000000
                3331reg[2]: 11111111111111101101010000000000
                3331display_src: 00010, to_display: 11111111111111101101010000000000
                3331reg_2 = 11111111111111101101010000000000, which_reg = 00010
                3355reg[10]: 00000000000000000000000000001010
                3427reg[6]: 00000000000000000000000000000000
                3439reg[4]: 00000000000000000000001000000010
                3451reg[2]: 01111111111111110110101000000000
                3451display_src: 00010, to_display: 01111111111111110110101000000000
                3451reg_2 = 01111111111111110110101000000000, which_reg = 00010
disp: 0110101000000000
                3499reg[10]: 00000000000000000000000000001001
                3583reg[4]: 00000000000000000000000100000001
                3595reg[2]: 00111111111111111011010100000000
                3595display_src: 00010, to_display: 00111111111111111011010100000000
                3595reg_2 = 00111111111111111011010100000000, which_reg = 00010
disp: 1011010100000000
                3643reg[10]: 00000000000000000000000000001000
                3715reg[6]: 00000000000000000000000000000001
                3727reg[4]: 00000000000000000000000010000000
                3739reg[2]: 00011111111111111101101010000000
                3739display_src: 00010, to_display: 00011111111111111101101010000000
                3739reg_2 = 00011111111111111101101010000000, which_reg = 00010
disp: 1101101010000000
                3751reg[6]: 10000000000000000000000000000000
                3763reg[2]: 10011111111111111101101010000000
                3763display_src: 00010, to_display: 10011111111111111101101010000000
                3763reg_2 = 10011111111111111101101010000000, which_reg = 00010
                3787reg[10]: 00000000000000000000000000000111
                3859reg[6]: 00000000000000000000000000000000
                3871reg[4]: 00000000000000000000000001000000
                3883reg[2]: 01001111111111111110110101000000
                3883display_src: 00010, to_display: 01001111111111111110110101000000
                3883reg_2 = 01001111111111111110110101000000, which_reg = 00010
disp: 1110110101000000
                3931reg[10]: 00000000000000000000000000000110
                4015reg[4]: 00000000000000000000000000100000
                4027reg[2]: 00100111111111111111011010100000
                4027display_src: 00010, to_display: 00100111111111111111011010100000
                4027reg_2 = 00100111111111111111011010100000, which_reg = 00010
disp: 1111011010100000
                4075reg[10]: 00000000000000000000000000000101
                4159reg[4]: 00000000000000000000000000010000
                4171reg[2]: 00010011111111111111101101010000
                4171display_src: 00010, to_display: 00010011111111111111101101010000
                4171reg_2 = 00010011111111111111101101010000, which_reg = 00010
disp: 1111101101010000
                4219reg[10]: 00000000000000000000000000000100
                4303reg[4]: 00000000000000000000000000001000
                4315reg[2]: 00001001111111111111110110101000
                4315display_src: 00010, to_display: 00001001111111111111110110101000
                4315reg_2 = 00001001111111111111110110101000, which_reg = 00010
disp: 1111110110101000
                4363reg[10]: 00000000000000000000000000000011
                4447reg[4]: 00000000000000000000000000000100
                4459reg[2]: 00000100111111111111111011010100
                4459display_src: 00010, to_display: 00000100111111111111111011010100
                4459reg_2 = 00000100111111111111111011010100, which_reg = 00010
disp: 1111111011010100
                4507reg[10]: 00000000000000000000000000000010
                4591reg[4]: 00000000000000000000000000000010
                4603reg[2]: 00000010011111111111111101101010
                4603display_src: 00010, to_display: 00000010011111111111111101101010
                4603reg_2 = 00000010011111111111111101101010, which_reg = 00010
disp: 1111111101101010
                4651reg[10]: 00000000000000000000000000000001
                4735reg[4]: 00000000000000000000000000000001
                4747reg[2]: 00000001001111111111111110110101
                4747display_src: 00010, to_display: 00000001001111111111111110110101
                4747reg_2 = 00000001001111111111111110110101, which_reg = 00010
disp: 1111111110110101
                4795reg[10]: 00000000000000000000000000000000
                4819reg[4]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1228.359 ; gain = 46.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: xxxxx, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, which_reg = xxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   2display_src: 00010, to_display: 00000000000000000000000000000000
                   2reg_2 = 00000000000000000000000000000000, which_reg = 00010
disp: 0000000000000000
                  19reg[1]: 00000000001111111111111111110001
                  31reg[2]: 00000000000000000000000000001110
                  31display_src: 00010, to_display: 00000000000000000000000000001110
                  31reg_2 = 00000000000000000000000000001110, which_reg = 00010
disp: 0000000000001110
                  43reg[3]: 00000000000000000000000000100000
                  55reg[10]: 00000000000000000000000000100000
                  67reg[11]: 00000000000000000000000000011111
                 163reg[2]: 00000000000000000000000000000111
                 163display_src: 00010, to_display: 00000000000000000000000000000111
                 163reg_2 = 00000000000000000000000000000111, which_reg = 00010
disp: 0000000000000111
                 211reg[10]: 00000000000000000000000000011111
                 247reg[7]: 00000000000000000000000000000001
                 259reg[8]: 00000000000000000000000000000001
                 295reg[4]: 11111111110000000000000000001111
                 307reg[6]: 00000000000000000000000000000001
                 319reg[4]: 01111111111000000000000000000111
                 331reg[2]: 00000000000000000000000000000011
                 331display_src: 00010, to_display: 00000000000000000000000000000011
                 331reg_2 = 00000000000000000000000000000011, which_reg = 00010
disp: 0000000000000011
                 343reg[6]: 10000000000000000000000000000000
                 355reg[2]: 10000000000000000000000000000011
                 355display_src: 00010, to_display: 10000000000000000000000000000011
                 355reg_2 = 10000000000000000000000000000011, which_reg = 00010
                 367reg[5]: 00000000000000000000000000000001
                 379reg[10]: 00000000000000000000000000011110
                 427reg[8]: 00000000000000000000000000000000
                 451reg[6]: 00000000000000000000000000000001
                 463reg[4]: 00111111111100000000000000000011
                 475reg[2]: 01000000000000000000000000000001
                 475display_src: 00010, to_display: 01000000000000000000000000000001
                 475reg_2 = 01000000000000000000000000000001, which_reg = 00010
disp: 0000000000000001
                 487reg[6]: 10000000000000000000000000000000
                 499reg[2]: 11000000000000000000000000000001
                 499display_src: 00010, to_display: 11000000000000000000000000000001
                 499reg_2 = 11000000000000000000000000000001, which_reg = 00010
                 523reg[10]: 00000000000000000000000000011101
                 595reg[6]: 00000000000000000000000000000001
                 607reg[4]: 00011111111110000000000000000001
                 619reg[2]: 01100000000000000000000000000000
                 619display_src: 00010, to_display: 01100000000000000000000000000000
                 619reg_2 = 01100000000000000000000000000000, which_reg = 00010
disp: 0000000000000000
                 631reg[6]: 10000000000000000000000000000000
                 643reg[2]: 11100000000000000000000000000000
                 643display_src: 00010, to_display: 11100000000000000000000000000000
                 643reg_2 = 11100000000000000000000000000000, which_reg = 00010
                 667reg[10]: 00000000000000000000000000011100
                 703reg[7]: 00000000000000000000000000000000
                 715reg[8]: 11111111111111111111111111111111
                 751reg[4]: 00100000001101111111111111110010
                 775reg[6]: 00000000000000000000000000000000
                 787reg[4]: 00010000000110111111111111111001
                 799reg[2]: 01110000000000000000000000000000
                 799display_src: 00010, to_display: 01110000000000000000000000000000
                 799reg_2 = 01110000000000000000000000000000, which_reg = 00010
                 835reg[5]: 00000000000000000000000000000000
                 847reg[10]: 00000000000000000000000000011011
                 895reg[8]: 00000000000000000000000000000000
                 919reg[6]: 00000000000000000000000000000001
                 931reg[4]: 00001000000011011111111111111100
                 943reg[2]: 00111000000000000000000000000000
                 943display_src: 00010, to_display: 00111000000000000000000000000000
                 943reg_2 = 00111000000000000000000000000000, which_reg = 00010
                 955reg[6]: 10000000000000000000000000000000
                 967reg[2]: 10111000000000000000000000000000
                 967display_src: 00010, to_display: 10111000000000000000000000000000
                 967reg_2 = 10111000000000000000000000000000, which_reg = 00010
                 991reg[10]: 00000000000000000000000000011010
                1063reg[6]: 00000000000000000000000000000000
                1075reg[4]: 00000100000001101111111111111110
                1087reg[2]: 01011100000000000000000000000000
                1087display_src: 00010, to_display: 01011100000000000000000000000000
                1087reg_2 = 01011100000000000000000000000000, which_reg = 00010
                1135reg[10]: 00000000000000000000000000011001
                1219reg[4]: 00000010000000110111111111111111
                1231reg[2]: 00101110000000000000000000000000
                1231display_src: 00010, to_display: 00101110000000000000000000000000
                1231reg_2 = 00101110000000000000000000000000, which_reg = 00010
                1279reg[10]: 00000000000000000000000000011000
                1351reg[6]: 00000000000000000000000000000001
                1363reg[4]: 00000001000000011011111111111111
                1375reg[2]: 00010111000000000000000000000000
                1375display_src: 00010, to_display: 00010111000000000000000000000000
                1375reg_2 = 00010111000000000000000000000000, which_reg = 00010
                1387reg[6]: 10000000000000000000000000000000
                1399reg[2]: 10010111000000000000000000000000
                1399display_src: 00010, to_display: 10010111000000000000000000000000
                1399reg_2 = 10010111000000000000000000000000, which_reg = 00010
                1423reg[10]: 00000000000000000000000000010111
                1495reg[6]: 00000000000000000000000000000001
                1507reg[4]: 00000000100000001101111111111111
                1519reg[2]: 01001011100000000000000000000000
                1519display_src: 00010, to_display: 01001011100000000000000000000000
                1519reg_2 = 01001011100000000000000000000000, which_reg = 00010
                1531reg[6]: 10000000000000000000000000000000
                1543reg[2]: 11001011100000000000000000000000
                1543display_src: 00010, to_display: 11001011100000000000000000000000
                1543reg_2 = 11001011100000000000000000000000, which_reg = 00010
                1567reg[10]: 00000000000000000000000000010110
                1639reg[6]: 00000000000000000000000000000001
                1651reg[4]: 00000000010000000110111111111111
                1663reg[2]: 01100101110000000000000000000000
                1663display_src: 00010, to_display: 01100101110000000000000000000000
                1663reg_2 = 01100101110000000000000000000000, which_reg = 00010
                1675reg[6]: 10000000000000000000000000000000
                1687reg[2]: 11100101110000000000000000000000
                1687display_src: 00010, to_display: 11100101110000000000000000000000
                1687reg_2 = 11100101110000000000000000000000, which_reg = 00010
                1711reg[10]: 00000000000000000000000000010101
                1783reg[6]: 00000000000000000000000000000001
                1795reg[4]: 00000000001000000011011111111111
                1807reg[2]: 01110010111000000000000000000000
                1807display_src: 00010, to_display: 01110010111000000000000000000000
                1807reg_2 = 01110010111000000000000000000000, which_reg = 00010
                1819reg[6]: 10000000000000000000000000000000
                1831reg[2]: 11110010111000000000000000000000
                1831display_src: 00010, to_display: 11110010111000000000000000000000
                1831reg_2 = 11110010111000000000000000000000, which_reg = 00010
                1855reg[10]: 00000000000000000000000000010100
                1927reg[6]: 00000000000000000000000000000001
                1939reg[4]: 00000000000100000001101111111111
                1951reg[2]: 01111001011100000000000000000000
                1951display_src: 00010, to_display: 01111001011100000000000000000000
                1951reg_2 = 01111001011100000000000000000000, which_reg = 00010
                1963reg[6]: 10000000000000000000000000000000
                1975reg[2]: 11111001011100000000000000000000
                1975display_src: 00010, to_display: 11111001011100000000000000000000
                1975reg_2 = 11111001011100000000000000000000, which_reg = 00010
                1999reg[10]: 00000000000000000000000000010011
                2071reg[6]: 00000000000000000000000000000001
                2083reg[4]: 00000000000010000000110111111111
                2095reg[2]: 01111100101110000000000000000000
                2095display_src: 00010, to_display: 01111100101110000000000000000000
                2095reg_2 = 01111100101110000000000000000000, which_reg = 00010
                2107reg[6]: 10000000000000000000000000000000
                2119reg[2]: 11111100101110000000000000000000
                2119display_src: 00010, to_display: 11111100101110000000000000000000
                2119reg_2 = 11111100101110000000000000000000, which_reg = 00010
                2143reg[10]: 00000000000000000000000000010010
                2215reg[6]: 00000000000000000000000000000001
                2227reg[4]: 00000000000001000000011011111111
                2239reg[2]: 01111110010111000000000000000000
                2239display_src: 00010, to_display: 01111110010111000000000000000000
                2239reg_2 = 01111110010111000000000000000000, which_reg = 00010
                2251reg[6]: 10000000000000000000000000000000
                2263reg[2]: 11111110010111000000000000000000
                2263display_src: 00010, to_display: 11111110010111000000000000000000
                2263reg_2 = 11111110010111000000000000000000, which_reg = 00010
                2287reg[10]: 00000000000000000000000000010001
                2359reg[6]: 00000000000000000000000000000001
                2371reg[4]: 00000000000000100000001101111111
                2383reg[2]: 01111111001011100000000000000000
                2383display_src: 00010, to_display: 01111111001011100000000000000000
                2383reg_2 = 01111111001011100000000000000000, which_reg = 00010
                2395reg[6]: 10000000000000000000000000000000
                2407reg[2]: 11111111001011100000000000000000
                2407display_src: 00010, to_display: 11111111001011100000000000000000
                2407reg_2 = 11111111001011100000000000000000, which_reg = 00010
                2431reg[10]: 00000000000000000000000000010000
                2503reg[6]: 00000000000000000000000000000001
                2515reg[4]: 00000000000000010000000110111111
                2527reg[2]: 01111111100101110000000000000000
                2527display_src: 00010, to_display: 01111111100101110000000000000000
                2527reg_2 = 01111111100101110000000000000000, which_reg = 00010
                2539reg[6]: 10000000000000000000000000000000
                2551reg[2]: 11111111100101110000000000000000
                2551display_src: 00010, to_display: 11111111100101110000000000000000
                2551reg_2 = 11111111100101110000000000000000, which_reg = 00010
                2575reg[10]: 00000000000000000000000000001111
                2647reg[6]: 00000000000000000000000000000001
                2659reg[4]: 00000000000000001000000011011111
                2671reg[2]: 01111111110010111000000000000000
                2671display_src: 00010, to_display: 01111111110010111000000000000000
                2671reg_2 = 01111111110010111000000000000000, which_reg = 00010
disp: 1000000000000000
                2683reg[6]: 10000000000000000000000000000000
                2695reg[2]: 11111111110010111000000000000000
                2695display_src: 00010, to_display: 11111111110010111000000000000000
                2695reg_2 = 11111111110010111000000000000000, which_reg = 00010
                2719reg[10]: 00000000000000000000000000001110
                2791reg[6]: 00000000000000000000000000000001
                2803reg[4]: 00000000000000000100000001101111
                2815reg[2]: 01111111111001011100000000000000
                2815display_src: 00010, to_display: 01111111111001011100000000000000
                2815reg_2 = 01111111111001011100000000000000, which_reg = 00010
disp: 1100000000000000
                2827reg[6]: 10000000000000000000000000000000
                2839reg[2]: 11111111111001011100000000000000
                2839display_src: 00010, to_display: 11111111111001011100000000000000
                2839reg_2 = 11111111111001011100000000000000, which_reg = 00010
                2863reg[10]: 00000000000000000000000000001101
                2935reg[6]: 00000000000000000000000000000001
                2947reg[4]: 00000000000000000010000000110111
                2959reg[2]: 01111111111100101110000000000000
                2959display_src: 00010, to_display: 01111111111100101110000000000000
                2959reg_2 = 01111111111100101110000000000000, which_reg = 00010
disp: 1110000000000000
                2971reg[6]: 10000000000000000000000000000000
                2983reg[2]: 11111111111100101110000000000000
                2983display_src: 00010, to_display: 11111111111100101110000000000000
                2983reg_2 = 11111111111100101110000000000000, which_reg = 00010
                3007reg[10]: 00000000000000000000000000001100
                3079reg[6]: 00000000000000000000000000000001
                3091reg[4]: 00000000000000000001000000011011
                3103reg[2]: 01111111111110010111000000000000
                3103display_src: 00010, to_display: 01111111111110010111000000000000
                3103reg_2 = 01111111111110010111000000000000, which_reg = 00010
disp: 0111000000000000
                3115reg[6]: 10000000000000000000000000000000
                3127reg[2]: 11111111111110010111000000000000
                3127display_src: 00010, to_display: 11111111111110010111000000000000
                3127reg_2 = 11111111111110010111000000000000, which_reg = 00010
                3151reg[10]: 00000000000000000000000000001011
                3223reg[6]: 00000000000000000000000000000001
                3235reg[4]: 00000000000000000000100000001101
                3247reg[2]: 01111111111111001011100000000000
                3247display_src: 00010, to_display: 01111111111111001011100000000000
                3247reg_2 = 01111111111111001011100000000000, which_reg = 00010
disp: 1011100000000000
                3259reg[6]: 10000000000000000000000000000000
                3271reg[2]: 11111111111111001011100000000000
                3271display_src: 00010, to_display: 11111111111111001011100000000000
                3271reg_2 = 11111111111111001011100000000000, which_reg = 00010
                3295reg[10]: 00000000000000000000000000001010
                3367reg[6]: 00000000000000000000000000000001
                3379reg[4]: 00000000000000000000010000000110
                3391reg[2]: 01111111111111100101110000000000
                3391display_src: 00010, to_display: 01111111111111100101110000000000
                3391reg_2 = 01111111111111100101110000000000, which_reg = 00010
disp: 0101110000000000
                3403reg[6]: 10000000000000000000000000000000
                3415reg[2]: 11111111111111100101110000000000
                3415display_src: 00010, to_display: 11111111111111100101110000000000
                3415reg_2 = 11111111111111100101110000000000, which_reg = 00010
                3439reg[10]: 00000000000000000000000000001001
                3511reg[6]: 00000000000000000000000000000000
                3523reg[4]: 00000000000000000000001000000011
                3535reg[2]: 01111111111111110010111000000000
                3535display_src: 00010, to_display: 01111111111111110010111000000000
                3535reg_2 = 01111111111111110010111000000000, which_reg = 00010
disp: 0010111000000000
                3583reg[10]: 00000000000000000000000000001000
                3655reg[6]: 00000000000000000000000000000001
                3667reg[4]: 00000000000000000000000100000001
                3679reg[2]: 00111111111111111001011100000000
                3679display_src: 00010, to_display: 00111111111111111001011100000000
                3679reg_2 = 00111111111111111001011100000000, which_reg = 00010
disp: 1001011100000000
                3691reg[6]: 10000000000000000000000000000000
                3703reg[2]: 10111111111111111001011100000000
                3703display_src: 00010, to_display: 10111111111111111001011100000000
                3703reg_2 = 10111111111111111001011100000000, which_reg = 00010
                3727reg[10]: 00000000000000000000000000000111
                3799reg[6]: 00000000000000000000000000000001
                3811reg[4]: 00000000000000000000000010000000
                3823reg[2]: 01011111111111111100101110000000
                3823display_src: 00010, to_display: 01011111111111111100101110000000
                3823reg_2 = 01011111111111111100101110000000, which_reg = 00010
disp: 1100101110000000
                3835reg[6]: 10000000000000000000000000000000
                3847reg[2]: 11011111111111111100101110000000
                3847display_src: 00010, to_display: 11011111111111111100101110000000
                3847reg_2 = 11011111111111111100101110000000, which_reg = 00010
                3871reg[10]: 00000000000000000000000000000110
                3943reg[6]: 00000000000000000000000000000000
                3955reg[4]: 00000000000000000000000001000000
                3967reg[2]: 01101111111111111110010111000000
                3967display_src: 00010, to_display: 01101111111111111110010111000000
                3967reg_2 = 01101111111111111110010111000000, which_reg = 00010
disp: 1110010111000000
                4015reg[10]: 00000000000000000000000000000101
                4099reg[4]: 00000000000000000000000000100000
                4111reg[2]: 00110111111111111111001011100000
                4111display_src: 00010, to_display: 00110111111111111111001011100000
                4111reg_2 = 00110111111111111111001011100000, which_reg = 00010
disp: 1111001011100000
                4159reg[10]: 00000000000000000000000000000100
                4243reg[4]: 00000000000000000000000000010000
                4255reg[2]: 00011011111111111111100101110000
                4255display_src: 00010, to_display: 00011011111111111111100101110000
                4255reg_2 = 00011011111111111111100101110000, which_reg = 00010
disp: 1111100101110000
                4303reg[10]: 00000000000000000000000000000011
                4387reg[4]: 00000000000000000000000000001000
                4399reg[2]: 00001101111111111111110010111000
                4399display_src: 00010, to_display: 00001101111111111111110010111000
                4399reg_2 = 00001101111111111111110010111000, which_reg = 00010
disp: 1111110010111000
                4447reg[10]: 00000000000000000000000000000010
                4531reg[4]: 00000000000000000000000000000100
                4543reg[2]: 00000110111111111111111001011100
                4543display_src: 00010, to_display: 00000110111111111111111001011100
                4543reg_2 = 00000110111111111111111001011100, which_reg = 00010
disp: 1111111001011100
                4591reg[10]: 00000000000000000000000000000001
                4675reg[4]: 00000000000000000000000000000010
                4687reg[2]: 00000011011111111111111100101110
                4687display_src: 00010, to_display: 00000011011111111111111100101110
                4687reg_2 = 00000011011111111111111100101110, which_reg = 00010
disp: 1111111100101110
                4735reg[10]: 00000000000000000000000000000000
                4759reg[4]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1228.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 16:42:32 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 16:42:32 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'which_reg' on this module [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'which_reg' is not declared [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:100]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000001111111111111111110001
                  31reg[2]: 00000000000000000000000000001110
                  31display_src: 00010, to_display: 00000000000000000000000000001110
disp: 0000000000001110
                  43reg[3]: 00000000000000000000000000100000
                  55reg[10]: 00000000000000000000000000100000
                  67reg[11]: 00000000000000000000000000011111
                 163reg[2]: 00000000000000000000000000000111
                 163display_src: 00010, to_display: 00000000000000000000000000000111
disp: 0000000000000111
                 211reg[10]: 00000000000000000000000000011111
                 247reg[7]: 00000000000000000000000000000001
                 259reg[8]: 00000000000000000000000000000001
                 295reg[4]: 11111111110000000000000000001111
                 307reg[6]: 00000000000000000000000000000001
                 319reg[4]: 01111111111000000000000000000111
                 331reg[2]: 00000000000000000000000000000011
                 331display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                 343reg[6]: 10000000000000000000000000000000
                 355reg[2]: 10000000000000000000000000000011
                 355display_src: 00010, to_display: 10000000000000000000000000000011
                 367reg[5]: 00000000000000000000000000000001
                 379reg[10]: 00000000000000000000000000011110
                 427reg[8]: 00000000000000000000000000000000
                 451reg[6]: 00000000000000000000000000000001
                 463reg[4]: 00111111111100000000000000000011
                 475reg[2]: 01000000000000000000000000000001
                 475display_src: 00010, to_display: 01000000000000000000000000000001
disp: 0000000000000001
                 487reg[6]: 10000000000000000000000000000000
                 499reg[2]: 11000000000000000000000000000001
                 499display_src: 00010, to_display: 11000000000000000000000000000001
                 523reg[10]: 00000000000000000000000000011101
                 595reg[6]: 00000000000000000000000000000001
                 607reg[4]: 00011111111110000000000000000001
                 619reg[2]: 01100000000000000000000000000000
                 619display_src: 00010, to_display: 01100000000000000000000000000000
disp: 0000000000000000
                 631reg[6]: 10000000000000000000000000000000
                 643reg[2]: 11100000000000000000000000000000
                 643display_src: 00010, to_display: 11100000000000000000000000000000
                 667reg[10]: 00000000000000000000000000011100
                 703reg[7]: 00000000000000000000000000000000
                 715reg[8]: 11111111111111111111111111111111
                 751reg[4]: 00100000001101111111111111110010
                 775reg[6]: 00000000000000000000000000000000
                 787reg[4]: 00010000000110111111111111111001
                 799reg[2]: 01110000000000000000000000000000
                 799display_src: 00010, to_display: 01110000000000000000000000000000
                 835reg[5]: 00000000000000000000000000000000
                 847reg[10]: 00000000000000000000000000011011
                 895reg[8]: 00000000000000000000000000000000
                 919reg[6]: 00000000000000000000000000000001
                 931reg[4]: 00001000000011011111111111111100
                 943reg[2]: 00111000000000000000000000000000
                 943display_src: 00010, to_display: 00111000000000000000000000000000
                 955reg[6]: 10000000000000000000000000000000
                 967reg[2]: 10111000000000000000000000000000
                 967display_src: 00010, to_display: 10111000000000000000000000000000
                 991reg[10]: 00000000000000000000000000011010
                1063reg[6]: 00000000000000000000000000000000
                1075reg[4]: 00000100000001101111111111111110
                1087reg[2]: 01011100000000000000000000000000
                1087display_src: 00010, to_display: 01011100000000000000000000000000
                1135reg[10]: 00000000000000000000000000011001
                1219reg[4]: 00000010000000110111111111111111
                1231reg[2]: 00101110000000000000000000000000
                1231display_src: 00010, to_display: 00101110000000000000000000000000
                1279reg[10]: 00000000000000000000000000011000
                1351reg[6]: 00000000000000000000000000000001
                1363reg[4]: 00000001000000011011111111111111
                1375reg[2]: 00010111000000000000000000000000
                1375display_src: 00010, to_display: 00010111000000000000000000000000
                1387reg[6]: 10000000000000000000000000000000
                1399reg[2]: 10010111000000000000000000000000
                1399display_src: 00010, to_display: 10010111000000000000000000000000
                1423reg[10]: 00000000000000000000000000010111
                1495reg[6]: 00000000000000000000000000000001
                1507reg[4]: 00000000100000001101111111111111
                1519reg[2]: 01001011100000000000000000000000
                1519display_src: 00010, to_display: 01001011100000000000000000000000
                1531reg[6]: 10000000000000000000000000000000
                1543reg[2]: 11001011100000000000000000000000
                1543display_src: 00010, to_display: 11001011100000000000000000000000
                1567reg[10]: 00000000000000000000000000010110
                1639reg[6]: 00000000000000000000000000000001
                1651reg[4]: 00000000010000000110111111111111
                1663reg[2]: 01100101110000000000000000000000
                1663display_src: 00010, to_display: 01100101110000000000000000000000
                1675reg[6]: 10000000000000000000000000000000
                1687reg[2]: 11100101110000000000000000000000
                1687display_src: 00010, to_display: 11100101110000000000000000000000
                1711reg[10]: 00000000000000000000000000010101
                1783reg[6]: 00000000000000000000000000000001
                1795reg[4]: 00000000001000000011011111111111
                1807reg[2]: 01110010111000000000000000000000
                1807display_src: 00010, to_display: 01110010111000000000000000000000
                1819reg[6]: 10000000000000000000000000000000
                1831reg[2]: 11110010111000000000000000000000
                1831display_src: 00010, to_display: 11110010111000000000000000000000
                1855reg[10]: 00000000000000000000000000010100
                1927reg[6]: 00000000000000000000000000000001
                1939reg[4]: 00000000000100000001101111111111
                1951reg[2]: 01111001011100000000000000000000
                1951display_src: 00010, to_display: 01111001011100000000000000000000
                1963reg[6]: 10000000000000000000000000000000
                1975reg[2]: 11111001011100000000000000000000
                1975display_src: 00010, to_display: 11111001011100000000000000000000
                1999reg[10]: 00000000000000000000000000010011
                2071reg[6]: 00000000000000000000000000000001
                2083reg[4]: 00000000000010000000110111111111
                2095reg[2]: 01111100101110000000000000000000
                2095display_src: 00010, to_display: 01111100101110000000000000000000
                2107reg[6]: 10000000000000000000000000000000
                2119reg[2]: 11111100101110000000000000000000
                2119display_src: 00010, to_display: 11111100101110000000000000000000
                2143reg[10]: 00000000000000000000000000010010
                2215reg[6]: 00000000000000000000000000000001
                2227reg[4]: 00000000000001000000011011111111
                2239reg[2]: 01111110010111000000000000000000
                2239display_src: 00010, to_display: 01111110010111000000000000000000
                2251reg[6]: 10000000000000000000000000000000
                2263reg[2]: 11111110010111000000000000000000
                2263display_src: 00010, to_display: 11111110010111000000000000000000
                2287reg[10]: 00000000000000000000000000010001
                2359reg[6]: 00000000000000000000000000000001
                2371reg[4]: 00000000000000100000001101111111
                2383reg[2]: 01111111001011100000000000000000
                2383display_src: 00010, to_display: 01111111001011100000000000000000
                2395reg[6]: 10000000000000000000000000000000
                2407reg[2]: 11111111001011100000000000000000
                2407display_src: 00010, to_display: 11111111001011100000000000000000
                2431reg[10]: 00000000000000000000000000010000
                2503reg[6]: 00000000000000000000000000000001
                2515reg[4]: 00000000000000010000000110111111
                2527reg[2]: 01111111100101110000000000000000
                2527display_src: 00010, to_display: 01111111100101110000000000000000
                2539reg[6]: 10000000000000000000000000000000
                2551reg[2]: 11111111100101110000000000000000
                2551display_src: 00010, to_display: 11111111100101110000000000000000
                2575reg[10]: 00000000000000000000000000001111
                2647reg[6]: 00000000000000000000000000000001
                2659reg[4]: 00000000000000001000000011011111
                2671reg[2]: 01111111110010111000000000000000
                2671display_src: 00010, to_display: 01111111110010111000000000000000
disp: 1000000000000000
                2683reg[6]: 10000000000000000000000000000000
                2695reg[2]: 11111111110010111000000000000000
                2695display_src: 00010, to_display: 11111111110010111000000000000000
                2719reg[10]: 00000000000000000000000000001110
                2791reg[6]: 00000000000000000000000000000001
                2803reg[4]: 00000000000000000100000001101111
                2815reg[2]: 01111111111001011100000000000000
                2815display_src: 00010, to_display: 01111111111001011100000000000000
disp: 1100000000000000
                2827reg[6]: 10000000000000000000000000000000
                2839reg[2]: 11111111111001011100000000000000
                2839display_src: 00010, to_display: 11111111111001011100000000000000
                2863reg[10]: 00000000000000000000000000001101
                2935reg[6]: 00000000000000000000000000000001
                2947reg[4]: 00000000000000000010000000110111
                2959reg[2]: 01111111111100101110000000000000
                2959display_src: 00010, to_display: 01111111111100101110000000000000
disp: 1110000000000000
                2971reg[6]: 10000000000000000000000000000000
                2983reg[2]: 11111111111100101110000000000000
                2983display_src: 00010, to_display: 11111111111100101110000000000000
                3007reg[10]: 00000000000000000000000000001100
                3079reg[6]: 00000000000000000000000000000001
                3091reg[4]: 00000000000000000001000000011011
                3103reg[2]: 01111111111110010111000000000000
                3103display_src: 00010, to_display: 01111111111110010111000000000000
disp: 0111000000000000
                3115reg[6]: 10000000000000000000000000000000
                3127reg[2]: 11111111111110010111000000000000
                3127display_src: 00010, to_display: 11111111111110010111000000000000
                3151reg[10]: 00000000000000000000000000001011
                3223reg[6]: 00000000000000000000000000000001
                3235reg[4]: 00000000000000000000100000001101
                3247reg[2]: 01111111111111001011100000000000
                3247display_src: 00010, to_display: 01111111111111001011100000000000
disp: 1011100000000000
                3259reg[6]: 10000000000000000000000000000000
                3271reg[2]: 11111111111111001011100000000000
                3271display_src: 00010, to_display: 11111111111111001011100000000000
                3295reg[10]: 00000000000000000000000000001010
                3367reg[6]: 00000000000000000000000000000001
                3379reg[4]: 00000000000000000000010000000110
                3391reg[2]: 01111111111111100101110000000000
                3391display_src: 00010, to_display: 01111111111111100101110000000000
disp: 0101110000000000
                3403reg[6]: 10000000000000000000000000000000
                3415reg[2]: 11111111111111100101110000000000
                3415display_src: 00010, to_display: 11111111111111100101110000000000
                3439reg[10]: 00000000000000000000000000001001
                3511reg[6]: 00000000000000000000000000000000
                3523reg[4]: 00000000000000000000001000000011
                3535reg[2]: 01111111111111110010111000000000
                3535display_src: 00010, to_display: 01111111111111110010111000000000
disp: 0010111000000000
                3583reg[10]: 00000000000000000000000000001000
                3655reg[6]: 00000000000000000000000000000001
                3667reg[4]: 00000000000000000000000100000001
                3679reg[2]: 00111111111111111001011100000000
                3679display_src: 00010, to_display: 00111111111111111001011100000000
disp: 1001011100000000
                3691reg[6]: 10000000000000000000000000000000
                3703reg[2]: 10111111111111111001011100000000
                3703display_src: 00010, to_display: 10111111111111111001011100000000
                3727reg[10]: 00000000000000000000000000000111
                3799reg[6]: 00000000000000000000000000000001
                3811reg[4]: 00000000000000000000000010000000
                3823reg[2]: 01011111111111111100101110000000
                3823display_src: 00010, to_display: 01011111111111111100101110000000
disp: 1100101110000000
                3835reg[6]: 10000000000000000000000000000000
                3847reg[2]: 11011111111111111100101110000000
                3847display_src: 00010, to_display: 11011111111111111100101110000000
                3871reg[10]: 00000000000000000000000000000110
                3943reg[6]: 00000000000000000000000000000000
                3955reg[4]: 00000000000000000000000001000000
                3967reg[2]: 01101111111111111110010111000000
                3967display_src: 00010, to_display: 01101111111111111110010111000000
disp: 1110010111000000
                4015reg[10]: 00000000000000000000000000000101
                4099reg[4]: 00000000000000000000000000100000
                4111reg[2]: 00110111111111111111001011100000
                4111display_src: 00010, to_display: 00110111111111111111001011100000
disp: 1111001011100000
                4159reg[10]: 00000000000000000000000000000100
                4243reg[4]: 00000000000000000000000000010000
                4255reg[2]: 00011011111111111111100101110000
                4255display_src: 00010, to_display: 00011011111111111111100101110000
disp: 1111100101110000
                4303reg[10]: 00000000000000000000000000000011
                4387reg[4]: 00000000000000000000000000001000
                4399reg[2]: 00001101111111111111110010111000
                4399display_src: 00010, to_display: 00001101111111111111110010111000
disp: 1111110010111000
                4447reg[10]: 00000000000000000000000000000010
                4531reg[4]: 00000000000000000000000000000100
                4543reg[2]: 00000110111111111111111001011100
                4543display_src: 00010, to_display: 00000110111111111111111001011100
disp: 1111111001011100
                4591reg[10]: 00000000000000000000000000000001
                4675reg[4]: 00000000000000000000000000000010
                4687reg[2]: 00000011011111111111111100101110
                4687display_src: 00010, to_display: 00000011011111111111111100101110
disp: 1111111100101110
                4735reg[10]: 00000000000000000000000000000000
                4759reg[4]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1246.559 ; gain = 10.910
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 16:47:36 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 16:47:36 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.875 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3478.754 ; gain = 23.227
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3478.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000001111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 00000000001111111111111111110100
                  43display_src: 00010, to_display: 00000000001111111111111111110100
disp: 1111111111110100
                  55reg[2]: 00000000000000000000000000010011
                  55display_src: 00010, to_display: 00000000000000000000000000010011
disp: 0000000000010011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3486.781 ; gain = 31.254
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3487.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000001111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 00000000001111111111111111110100
                  43display_src: 00010, to_display: 00000000001111111111111111110100
disp: 1111111111110100
                  55reg[2]: 00000000000000000000000000010011
                  55display_src: 00010, to_display: 00000000000000000000000000010011
disp: 0000000000010011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3489.809 ; gain = 2.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3489.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3489.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 11111111111111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 11111111111111111111111111110100
                  43display_src: 00010, to_display: 11111111111111111111111111110100
disp: 1111111111110100
                  55reg[2]: 00000000000000000000000000011101
                  55display_src: 00010, to_display: 00000000000000000000000000011101
disp: 0000000000011101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3490.832 ; gain = 0.844
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 17:02:20 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 17:02:20 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3491.016 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3505.445 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3505.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000000001001
                  91reg[5]: 11111111111111111111111111111111
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                 199reg[3]: 00000000000000000000000000001000
                 223reg[5]: 00000000000000000000000000001001
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                 307reg[5]: 11111111111111111111111111111111
                 319reg[4]: 00000000000000000000000000000000
                 355reg[1]: 00000000000000000000000000000011
                 379reg[4]: 00000000000000000000000000000001
                 403reg[2]: 00000000000000000000000000000010
                 403display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                 415reg[3]: 00000000000000000000000000000111
                 439reg[5]: 00000000000000000000000000001001
                 487reg[2]: 00000000000000000000000000000001
                 487display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                 523reg[5]: 00000000000000000000000000001000
                 571reg[2]: 00000000000000000000000000000000
                 571display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                 607reg[5]: 11111111111111111111111111111111
                 619reg[4]: 00000000000000000000000000000000
                 655reg[1]: 00000000000000000000000000000100
                 679reg[4]: 00000000000000000000000000000001
                 703reg[2]: 00000000000000000000000000000011
                 703display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                 715reg[3]: 00000000000000000000000000000110
                 739reg[5]: 00000000000000000000000000001001
                 787reg[2]: 00000000000000000000000000000010
                 787display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                 823reg[5]: 00000000000000000000000000001000
                 871reg[2]: 00000000000000000000000000000001
                 871display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                 907reg[5]: 00000000000000000000000000000111
                 955reg[2]: 00000000000000000000000000000000
                 955display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                 991reg[5]: 11111111111111111111111111111111
                1003reg[4]: 00000000000000000000000000000000
                1039reg[1]: 00000000000000000000000000000101
                1063reg[4]: 00000000000000000000000000000001
                1087reg[2]: 00000000000000000000000000000100
                1087display_src: 00010, to_display: 00000000000000000000000000000100
disp: 0000000000000100
                1099reg[3]: 00000000000000000000000001110000
                1123reg[5]: 00000000000000000000000000001001
                1135reg[4]: 00000000000000000000000000000000
                1171reg[1]: 00000000000000000000000000000110
                1195reg[4]: 00000000000000000000000000000001
                1219reg[2]: 00000000000000000000000000000101
                1219display_src: 00010, to_display: 00000000000000000000000000000101
disp: 0000000000000101
                1231reg[3]: 00000000000000000000000000000100
                1255reg[5]: 00000000000000000000000001110000
                1303reg[2]: 00000000000000000000000000000100
                1303display_src: 00010, to_display: 00000000000000000000000000000100
disp: 0000000000000100
                1339reg[5]: 00000000000000000000000000001001
                1387reg[2]: 00000000000000000000000000000011
                1387display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                1423reg[5]: 00000000000000000000000000001000
                1471reg[2]: 00000000000000000000000000000010
                1471display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                1507reg[5]: 00000000000000000000000000000111
                1555reg[2]: 00000000000000000000000000000001
                1555display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                1591reg[5]: 00000000000000000000000000000110
                1639reg[2]: 00000000000000000000000000000000
                1639display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                1675reg[5]: 11111111111111111111111111111111
                1687reg[4]: 00000000000000000000000000000000
                1723reg[1]: 00000000000000000000000000000111
                1747reg[4]: 00000000000000000000000000000001
                1771reg[2]: 00000000000000000000000000000110
                1771display_src: 00010, to_display: 00000000000000000000000000000110
disp: 0000000000000110
                1783reg[3]: 00000000000000000000000000000011
                1807reg[5]: 00000000000000000000000001110000
                1855reg[2]: 00000000000000000000000000000101
                1855display_src: 00010, to_display: 00000000000000000000000000000101
disp: 0000000000000101
                1891reg[5]: 00000000000000000000000000001001
                1939reg[2]: 00000000000000000000000000000100
                1939display_src: 00010, to_display: 00000000000000000000000000000100
disp: 0000000000000100
                1975reg[5]: 00000000000000000000000000001000
                2023reg[2]: 00000000000000000000000000000011
                2023display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                2059reg[5]: 00000000000000000000000000000111
                2107reg[2]: 00000000000000000000000000000010
                2107display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                2143reg[5]: 00000000000000000000000000000110
                2191reg[2]: 00000000000000000000000000000001
                2191display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                2227reg[5]: 00000000000000000000000000000100
                2275reg[2]: 00000000000000000000000000000000
                2275display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                2311reg[5]: 11111111111111111111111111111111
                2323reg[4]: 00000000000000000000000000000000
                2359reg[1]: 00000000000000000000000000001000
                2383reg[4]: 00000000000000000000000000000001
                2407reg[2]: 00000000000000000000000000000111
                2407display_src: 00010, to_display: 00000000000000000000000000000111
disp: 0000000000000111
                2419reg[3]: 00000000000000000000000000000010
                2443reg[5]: 00000000000000000000000001110000
                2491reg[2]: 00000000000000000000000000000110
                2491display_src: 00010, to_display: 00000000000000000000000000000110
disp: 0000000000000110
                2527reg[5]: 00000000000000000000000000001001
                2575reg[2]: 00000000000000000000000000000101
                2575display_src: 00010, to_display: 00000000000000000000000000000101
disp: 0000000000000101
                2611reg[5]: 00000000000000000000000000001000
                2659reg[2]: 00000000000000000000000000000100
                2659display_src: 00010, to_display: 00000000000000000000000000000100
disp: 0000000000000100
                2695reg[5]: 00000000000000000000000000000111
                2743reg[2]: 00000000000000000000000000000011
                2743display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                2779reg[5]: 00000000000000000000000000000110
                2827reg[2]: 00000000000000000000000000000010
                2827display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                2863reg[5]: 00000000000000000000000000000100
                2911reg[2]: 00000000000000000000000000000001
                2911display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                2947reg[5]: 00000000000000000000000000000011
                2995reg[2]: 00000000000000000000000000000000
                2995display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                3031reg[5]: 11111111111111111111111111111111
                3043reg[4]: 00000000000000000000000000000000
                3079reg[1]: 00000000000000000000000000001001
                3103reg[4]: 00000000000000000000000000000001
                3127reg[2]: 00000000000000000000000000001000
                3127display_src: 00010, to_display: 00000000000000000000000000001000
disp: 0000000000001000
                3139reg[3]: 00000000000000000000000000000001
                3163reg[5]: 00000000000000000000000001110000
                3211reg[2]: 00000000000000000000000000000111
                3211display_src: 00010, to_display: 00000000000000000000000000000111
disp: 0000000000000111
                3247reg[5]: 00000000000000000000000000001001
                3295reg[2]: 00000000000000000000000000000110
                3295display_src: 00010, to_display: 00000000000000000000000000000110
disp: 0000000000000110
                3331reg[5]: 00000000000000000000000000001000
                3379reg[2]: 00000000000000000000000000000101
                3379display_src: 00010, to_display: 00000000000000000000000000000101
disp: 0000000000000101
                3415reg[5]: 00000000000000000000000000000111
                3463reg[2]: 00000000000000000000000000000100
                3463display_src: 00010, to_display: 00000000000000000000000000000100
disp: 0000000000000100
                3499reg[5]: 00000000000000000000000000000110
                3547reg[2]: 00000000000000000000000000000011
                3547display_src: 00010, to_display: 00000000000000000000000000000011
disp: 0000000000000011
                3583reg[5]: 00000000000000000000000000000100
                3631reg[2]: 00000000000000000000000000000010
                3631display_src: 00010, to_display: 00000000000000000000000000000010
disp: 0000000000000010
                3667reg[5]: 00000000000000000000000000000011
                3715reg[2]: 00000000000000000000000000000001
                3715display_src: 00010, to_display: 00000000000000000000000000000001
disp: 0000000000000001
                3751reg[5]: 00000000000000000000000000000010
                3799reg[2]: 00000000000000000000000000000000
                3799display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                3835reg[5]: 11111111111111111111111111111111
                3847reg[4]: 00000000000000000000000000000000
                3883reg[1]: 00000000000000000000000000001010
                3907reg[4]: 00000000000000000000000000000001
                3931reg[2]: 00000000000000000000000000001001
                3931display_src: 00010, to_display: 00000000000000000000000000001001
disp: 0000000000001001
                3943reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                3967reg[5]: 00000000000000000000000001110000
                3979reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3510.637 ; gain = 5.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3510.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'display_src' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3510.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000000001001
                  91reg[5]: 11111111111111111111111111111111
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 00000000000000000000000000001000
                 223reg[5]: 00000000000000000000000000001001
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 11111111111111111111111111111111
                 319reg[4]: 00000000000000000000000000000000
                 355reg[1]: 00000000000000000000000000000011
                 379reg[4]: 00000000000000000000000000000001
                 403reg[2]: 00000000000000000000000000000010
                 403display_src: 00010, to_display: 00000000000000000000000000000010
                 415reg[3]: 00000000000000000000000000000111
                 439reg[5]: 00000000000000000000000000001001
                 487reg[2]: 00000000000000000000000000000001
                 487display_src: 00010, to_display: 00000000000000000000000000000001
                 523reg[5]: 00000000000000000000000000001000
                 571reg[2]: 00000000000000000000000000000000
                 571display_src: 00010, to_display: 00000000000000000000000000000000
                 607reg[5]: 11111111111111111111111111111111
                 619reg[4]: 00000000000000000000000000000000
                 655reg[1]: 00000000000000000000000000000100
                 679reg[4]: 00000000000000000000000000000001
                 703reg[2]: 00000000000000000000000000000011
                 703display_src: 00010, to_display: 00000000000000000000000000000011
                 715reg[3]: 00000000000000000000000000000110
                 739reg[5]: 00000000000000000000000000001001
                 787reg[2]: 00000000000000000000000000000010
                 787display_src: 00010, to_display: 00000000000000000000000000000010
                 823reg[5]: 00000000000000000000000000001000
                 871reg[2]: 00000000000000000000000000000001
                 871display_src: 00010, to_display: 00000000000000000000000000000001
                 907reg[5]: 00000000000000000000000000000111
                 955reg[2]: 00000000000000000000000000000000
                 955display_src: 00010, to_display: 00000000000000000000000000000000
                 991reg[5]: 11111111111111111111111111111111
                1003reg[4]: 00000000000000000000000000000000
                1039reg[1]: 00000000000000000000000000000101
                1063reg[4]: 00000000000000000000000000000001
                1087reg[2]: 00000000000000000000000000000100
                1087display_src: 00010, to_display: 00000000000000000000000000000100
                1099reg[3]: 00000000000000000000000001110000
                1123reg[5]: 00000000000000000000000000001001
                1135reg[4]: 00000000000000000000000000000000
                1171reg[1]: 00000000000000000000000000000110
                1195reg[4]: 00000000000000000000000000000001
                1219reg[2]: 00000000000000000000000000000101
                1219display_src: 00010, to_display: 00000000000000000000000000000101
                1231reg[3]: 00000000000000000000000000000100
                1255reg[5]: 00000000000000000000000001110000
                1303reg[2]: 00000000000000000000000000000100
                1303display_src: 00010, to_display: 00000000000000000000000000000100
                1339reg[5]: 00000000000000000000000000001001
                1387reg[2]: 00000000000000000000000000000011
                1387display_src: 00010, to_display: 00000000000000000000000000000011
                1423reg[5]: 00000000000000000000000000001000
                1471reg[2]: 00000000000000000000000000000010
                1471display_src: 00010, to_display: 00000000000000000000000000000010
                1507reg[5]: 00000000000000000000000000000111
                1555reg[2]: 00000000000000000000000000000001
                1555display_src: 00010, to_display: 00000000000000000000000000000001
                1591reg[5]: 00000000000000000000000000000110
                1639reg[2]: 00000000000000000000000000000000
                1639display_src: 00010, to_display: 00000000000000000000000000000000
                1675reg[5]: 11111111111111111111111111111111
                1687reg[4]: 00000000000000000000000000000000
                1723reg[1]: 00000000000000000000000000000111
                1747reg[4]: 00000000000000000000000000000001
                1771reg[2]: 00000000000000000000000000000110
                1771display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[3]: 00000000000000000000000000000011
                1807reg[5]: 00000000000000000000000001110000
                1855reg[2]: 00000000000000000000000000000101
                1855display_src: 00010, to_display: 00000000000000000000000000000101
                1891reg[5]: 00000000000000000000000000001001
                1939reg[2]: 00000000000000000000000000000100
                1939display_src: 00010, to_display: 00000000000000000000000000000100
                1975reg[5]: 00000000000000000000000000001000
                2023reg[2]: 00000000000000000000000000000011
                2023display_src: 00010, to_display: 00000000000000000000000000000011
                2059reg[5]: 00000000000000000000000000000111
                2107reg[2]: 00000000000000000000000000000010
                2107display_src: 00010, to_display: 00000000000000000000000000000010
                2143reg[5]: 00000000000000000000000000000110
                2191reg[2]: 00000000000000000000000000000001
                2191display_src: 00010, to_display: 00000000000000000000000000000001
                2227reg[5]: 00000000000000000000000000000100
                2275reg[2]: 00000000000000000000000000000000
                2275display_src: 00010, to_display: 00000000000000000000000000000000
                2311reg[5]: 11111111111111111111111111111111
                2323reg[4]: 00000000000000000000000000000000
                2359reg[1]: 00000000000000000000000000001000
                2383reg[4]: 00000000000000000000000000000001
                2407reg[2]: 00000000000000000000000000000111
                2407display_src: 00010, to_display: 00000000000000000000000000000111
                2419reg[3]: 00000000000000000000000000000010
                2443reg[5]: 00000000000000000000000001110000
                2491reg[2]: 00000000000000000000000000000110
                2491display_src: 00010, to_display: 00000000000000000000000000000110
                2527reg[5]: 00000000000000000000000000001001
                2575reg[2]: 00000000000000000000000000000101
                2575display_src: 00010, to_display: 00000000000000000000000000000101
                2611reg[5]: 00000000000000000000000000001000
                2659reg[2]: 00000000000000000000000000000100
                2659display_src: 00010, to_display: 00000000000000000000000000000100
                2695reg[5]: 00000000000000000000000000000111
                2743reg[2]: 00000000000000000000000000000011
                2743display_src: 00010, to_display: 00000000000000000000000000000011
                2779reg[5]: 00000000000000000000000000000110
                2827reg[2]: 00000000000000000000000000000010
                2827display_src: 00010, to_display: 00000000000000000000000000000010
                2863reg[5]: 00000000000000000000000000000100
                2911reg[2]: 00000000000000000000000000000001
                2911display_src: 00010, to_display: 00000000000000000000000000000001
                2947reg[5]: 00000000000000000000000000000011
                2995reg[2]: 00000000000000000000000000000000
                2995display_src: 00010, to_display: 00000000000000000000000000000000
                3031reg[5]: 11111111111111111111111111111111
                3043reg[4]: 00000000000000000000000000000000
                3079reg[1]: 00000000000000000000000000001001
                3103reg[4]: 00000000000000000000000000000001
                3127reg[2]: 00000000000000000000000000001000
                3127display_src: 00010, to_display: 00000000000000000000000000001000
                3139reg[3]: 00000000000000000000000000000001
                3163reg[5]: 00000000000000000000000001110000
                3211reg[2]: 00000000000000000000000000000111
                3211display_src: 00010, to_display: 00000000000000000000000000000111
                3247reg[5]: 00000000000000000000000000001001
                3295reg[2]: 00000000000000000000000000000110
                3295display_src: 00010, to_display: 00000000000000000000000000000110
                3331reg[5]: 00000000000000000000000000001000
                3379reg[2]: 00000000000000000000000000000101
                3379display_src: 00010, to_display: 00000000000000000000000000000101
                3415reg[5]: 00000000000000000000000000000111
                3463reg[2]: 00000000000000000000000000000100
                3463display_src: 00010, to_display: 00000000000000000000000000000100
                3499reg[5]: 00000000000000000000000000000110
                3547reg[2]: 00000000000000000000000000000011
                3547display_src: 00010, to_display: 00000000000000000000000000000011
                3583reg[5]: 00000000000000000000000000000100
                3631reg[2]: 00000000000000000000000000000010
                3631display_src: 00010, to_display: 00000000000000000000000000000010
                3667reg[5]: 00000000000000000000000000000011
                3715reg[2]: 00000000000000000000000000000001
                3715display_src: 00010, to_display: 00000000000000000000000000000001
                3751reg[5]: 00000000000000000000000000000010
                3799reg[2]: 00000000000000000000000000000000
                3799display_src: 00010, to_display: 00000000000000000000000000000000
                3835reg[5]: 11111111111111111111111111111111
                3847reg[4]: 00000000000000000000000000000000
                3883reg[1]: 00000000000000000000000000001010
                3907reg[4]: 00000000000000000000000000000001
                3931reg[2]: 00000000000000000000000000001001
                3931display_src: 00010, to_display: 00000000000000000000000000001001
                3943reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                3967reg[5]: 00000000000000000000000001110000
                3979reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3511.301 ; gain = 0.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3511.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'display_src' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3511.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000000001001
                  91reg[5]: 11111111111111111111111111111111
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 00000000000000000000000000001000
                 223reg[5]: 00000000000000000000000000001001
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 11111111111111111111111111111111
                 319reg[4]: 00000000000000000000000000000000
                 355reg[1]: 00000000000000000000000000000011
                 379reg[4]: 00000000000000000000000000000001
                 403reg[2]: 00000000000000000000000000000010
                 403display_src: 00010, to_display: 00000000000000000000000000000010
                 415reg[3]: 00000000000000000000000000000111
                 439reg[5]: 00000000000000000000000000001001
                 487reg[2]: 00000000000000000000000000000001
                 487display_src: 00010, to_display: 00000000000000000000000000000001
                 523reg[5]: 00000000000000000000000000001000
                 571reg[2]: 00000000000000000000000000000000
                 571display_src: 00010, to_display: 00000000000000000000000000000000
                 607reg[5]: 11111111111111111111111111111111
                 619reg[4]: 00000000000000000000000000000000
                 655reg[1]: 00000000000000000000000000000100
                 679reg[4]: 00000000000000000000000000000001
                 703reg[2]: 00000000000000000000000000000011
                 703display_src: 00010, to_display: 00000000000000000000000000000011
                 715reg[3]: 00000000000000000000000000000110
                 739reg[5]: 00000000000000000000000000001001
                 787reg[2]: 00000000000000000000000000000010
                 787display_src: 00010, to_display: 00000000000000000000000000000010
                 823reg[5]: 00000000000000000000000000001000
                 871reg[2]: 00000000000000000000000000000001
                 871display_src: 00010, to_display: 00000000000000000000000000000001
                 907reg[5]: 00000000000000000000000000000111
                 955reg[2]: 00000000000000000000000000000000
                 955display_src: 00010, to_display: 00000000000000000000000000000000
                 991reg[5]: 11111111111111111111111111111111
                1003reg[4]: 00000000000000000000000000000000
                1039reg[1]: 00000000000000000000000000000101
                1063reg[4]: 00000000000000000000000000000001
                1087reg[2]: 00000000000000000000000000000100
                1087display_src: 00010, to_display: 00000000000000000000000000000100
                1099reg[3]: 00000000000000000000000001110000
                1123reg[5]: 00000000000000000000000000001001
                1135reg[4]: 00000000000000000000000000000000
                1171reg[1]: 00000000000000000000000000000110
                1195reg[4]: 00000000000000000000000000000001
                1219reg[2]: 00000000000000000000000000000101
                1219display_src: 00010, to_display: 00000000000000000000000000000101
                1231reg[3]: 00000000000000000000000000000100
                1255reg[5]: 00000000000000000000000001110000
                1303reg[2]: 00000000000000000000000000000100
                1303display_src: 00010, to_display: 00000000000000000000000000000100
                1339reg[5]: 00000000000000000000000000001001
                1387reg[2]: 00000000000000000000000000000011
                1387display_src: 00010, to_display: 00000000000000000000000000000011
                1423reg[5]: 00000000000000000000000000001000
                1471reg[2]: 00000000000000000000000000000010
                1471display_src: 00010, to_display: 00000000000000000000000000000010
                1507reg[5]: 00000000000000000000000000000111
                1555reg[2]: 00000000000000000000000000000001
                1555display_src: 00010, to_display: 00000000000000000000000000000001
                1591reg[5]: 00000000000000000000000000000110
                1639reg[2]: 00000000000000000000000000000000
                1639display_src: 00010, to_display: 00000000000000000000000000000000
                1675reg[5]: 11111111111111111111111111111111
                1687reg[4]: 00000000000000000000000000000000
                1723reg[1]: 00000000000000000000000000000111
                1747reg[4]: 00000000000000000000000000000001
                1771reg[2]: 00000000000000000000000000000110
                1771display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[3]: 00000000000000000000000000000011
                1807reg[5]: 00000000000000000000000001110000
                1855reg[2]: 00000000000000000000000000000101
                1855display_src: 00010, to_display: 00000000000000000000000000000101
                1891reg[5]: 00000000000000000000000000001001
                1939reg[2]: 00000000000000000000000000000100
                1939display_src: 00010, to_display: 00000000000000000000000000000100
                1975reg[5]: 00000000000000000000000000001000
                2023reg[2]: 00000000000000000000000000000011
                2023display_src: 00010, to_display: 00000000000000000000000000000011
                2059reg[5]: 00000000000000000000000000000111
                2107reg[2]: 00000000000000000000000000000010
                2107display_src: 00010, to_display: 00000000000000000000000000000010
                2143reg[5]: 00000000000000000000000000000110
                2191reg[2]: 00000000000000000000000000000001
                2191display_src: 00010, to_display: 00000000000000000000000000000001
                2227reg[5]: 00000000000000000000000000000100
                2275reg[2]: 00000000000000000000000000000000
                2275display_src: 00010, to_display: 00000000000000000000000000000000
                2311reg[5]: 11111111111111111111111111111111
                2323reg[4]: 00000000000000000000000000000000
                2359reg[1]: 00000000000000000000000000001000
                2383reg[4]: 00000000000000000000000000000001
                2407reg[2]: 00000000000000000000000000000111
                2407display_src: 00010, to_display: 00000000000000000000000000000111
                2419reg[3]: 00000000000000000000000000000010
                2443reg[5]: 00000000000000000000000001110000
                2491reg[2]: 00000000000000000000000000000110
                2491display_src: 00010, to_display: 00000000000000000000000000000110
                2527reg[5]: 00000000000000000000000000001001
                2575reg[2]: 00000000000000000000000000000101
                2575display_src: 00010, to_display: 00000000000000000000000000000101
                2611reg[5]: 00000000000000000000000000001000
                2659reg[2]: 00000000000000000000000000000100
                2659display_src: 00010, to_display: 00000000000000000000000000000100
                2695reg[5]: 00000000000000000000000000000111
                2743reg[2]: 00000000000000000000000000000011
                2743display_src: 00010, to_display: 00000000000000000000000000000011
                2779reg[5]: 00000000000000000000000000000110
                2827reg[2]: 00000000000000000000000000000010
                2827display_src: 00010, to_display: 00000000000000000000000000000010
                2863reg[5]: 00000000000000000000000000000100
                2911reg[2]: 00000000000000000000000000000001
                2911display_src: 00010, to_display: 00000000000000000000000000000001
                2947reg[5]: 00000000000000000000000000000011
                2995reg[2]: 00000000000000000000000000000000
                2995display_src: 00010, to_display: 00000000000000000000000000000000
                3031reg[5]: 11111111111111111111111111111111
                3043reg[4]: 00000000000000000000000000000000
                3079reg[1]: 00000000000000000000000000001001
                3103reg[4]: 00000000000000000000000000000001
                3127reg[2]: 00000000000000000000000000001000
                3127display_src: 00010, to_display: 00000000000000000000000000001000
                3139reg[3]: 00000000000000000000000000000001
                3163reg[5]: 00000000000000000000000001110000
                3211reg[2]: 00000000000000000000000000000111
                3211display_src: 00010, to_display: 00000000000000000000000000000111
                3247reg[5]: 00000000000000000000000000001001
                3295reg[2]: 00000000000000000000000000000110
                3295display_src: 00010, to_display: 00000000000000000000000000000110
                3331reg[5]: 00000000000000000000000000001000
                3379reg[2]: 00000000000000000000000000000101
                3379display_src: 00010, to_display: 00000000000000000000000000000101
                3415reg[5]: 00000000000000000000000000000111
                3463reg[2]: 00000000000000000000000000000100
                3463display_src: 00010, to_display: 00000000000000000000000000000100
                3499reg[5]: 00000000000000000000000000000110
                3547reg[2]: 00000000000000000000000000000011
                3547display_src: 00010, to_display: 00000000000000000000000000000011
                3583reg[5]: 00000000000000000000000000000100
                3631reg[2]: 00000000000000000000000000000010
                3631display_src: 00010, to_display: 00000000000000000000000000000010
                3667reg[5]: 00000000000000000000000000000011
                3715reg[2]: 00000000000000000000000000000001
                3715display_src: 00010, to_display: 00000000000000000000000000000001
                3751reg[5]: 00000000000000000000000000000010
                3799reg[2]: 00000000000000000000000000000000
                3799display_src: 00010, to_display: 00000000000000000000000000000000
                3835reg[5]: 11111111111111111111111111111111
                3847reg[4]: 00000000000000000000000000000000
                3883reg[1]: 00000000000000000000000000001010
                3907reg[4]: 00000000000000000000000000000001
                3931reg[2]: 00000000000000000000000000001001
                3931display_src: 00010, to_display: 00000000000000000000000000001001
                3943reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                3967reg[5]: 00000000000000000000000001110000
                3979reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3512.961 ; gain = 1.379
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3513.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3513.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000001000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000000001001
                  91reg[5]: 11111111111111111111111111111111
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 00000000000000000000000000001000
                 223reg[5]: 00000000000000000000000000001001
disp: 0000000000001001
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 11111111111111111111111111111111
                 319reg[4]: 00000000000000000000000000000000
                 355reg[1]: 00000000000000000000000000000011
                 379reg[4]: 00000000000000000000000000000001
                 403reg[2]: 00000000000000000000000000000010
                 403display_src: 00010, to_display: 00000000000000000000000000000010
                 415reg[3]: 00000000000000000000000000000111
                 439reg[5]: 00000000000000000000000000001001
                 487reg[2]: 00000000000000000000000000000001
                 487display_src: 00010, to_display: 00000000000000000000000000000001
                 523reg[5]: 00000000000000000000000000001000
disp: 0000000000001000
                 571reg[2]: 00000000000000000000000000000000
                 571display_src: 00010, to_display: 00000000000000000000000000000000
                 607reg[5]: 11111111111111111111111111111111
                 619reg[4]: 00000000000000000000000000000000
                 655reg[1]: 00000000000000000000000000000100
                 679reg[4]: 00000000000000000000000000000001
                 703reg[2]: 00000000000000000000000000000011
                 703display_src: 00010, to_display: 00000000000000000000000000000011
                 715reg[3]: 00000000000000000000000000000110
                 739reg[5]: 00000000000000000000000000001001
                 787reg[2]: 00000000000000000000000000000010
                 787display_src: 00010, to_display: 00000000000000000000000000000010
                 823reg[5]: 00000000000000000000000000001000
                 871reg[2]: 00000000000000000000000000000001
                 871display_src: 00010, to_display: 00000000000000000000000000000001
                 907reg[5]: 00000000000000000000000000000111
disp: 0000000000000111
                 955reg[2]: 00000000000000000000000000000000
                 955display_src: 00010, to_display: 00000000000000000000000000000000
                 991reg[5]: 11111111111111111111111111111111
                1003reg[4]: 00000000000000000000000000000000
                1039reg[1]: 00000000000000000000000000000101
                1063reg[4]: 00000000000000000000000000000001
                1087reg[2]: 00000000000000000000000000000100
                1087display_src: 00010, to_display: 00000000000000000000000000000100
                1099reg[3]: 00000000000000000000000001110000
                1123reg[5]: 00000000000000000000000000001001
                1135reg[4]: 00000000000000000000000000000000
                1171reg[1]: 00000000000000000000000000000110
                1195reg[4]: 00000000000000000000000000000001
                1219reg[2]: 00000000000000000000000000000101
                1219display_src: 00010, to_display: 00000000000000000000000000000101
                1231reg[3]: 00000000000000000000000000000100
                1255reg[5]: 00000000000000000000000001110000
                1303reg[2]: 00000000000000000000000000000100
                1303display_src: 00010, to_display: 00000000000000000000000000000100
                1339reg[5]: 00000000000000000000000000001001
                1387reg[2]: 00000000000000000000000000000011
                1387display_src: 00010, to_display: 00000000000000000000000000000011
                1423reg[5]: 00000000000000000000000000001000
                1471reg[2]: 00000000000000000000000000000010
                1471display_src: 00010, to_display: 00000000000000000000000000000010
                1507reg[5]: 00000000000000000000000000000111
                1555reg[2]: 00000000000000000000000000000001
                1555display_src: 00010, to_display: 00000000000000000000000000000001
                1591reg[5]: 00000000000000000000000000000110
disp: 0000000000000110
                1639reg[2]: 00000000000000000000000000000000
                1639display_src: 00010, to_display: 00000000000000000000000000000000
                1675reg[5]: 11111111111111111111111111111111
                1687reg[4]: 00000000000000000000000000000000
                1723reg[1]: 00000000000000000000000000000111
                1747reg[4]: 00000000000000000000000000000001
                1771reg[2]: 00000000000000000000000000000110
                1771display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[3]: 00000000000000000000000000000011
                1807reg[5]: 00000000000000000000000001110000
                1855reg[2]: 00000000000000000000000000000101
                1855display_src: 00010, to_display: 00000000000000000000000000000101
                1891reg[5]: 00000000000000000000000000001001
                1939reg[2]: 00000000000000000000000000000100
                1939display_src: 00010, to_display: 00000000000000000000000000000100
                1975reg[5]: 00000000000000000000000000001000
                2023reg[2]: 00000000000000000000000000000011
                2023display_src: 00010, to_display: 00000000000000000000000000000011
                2059reg[5]: 00000000000000000000000000000111
                2107reg[2]: 00000000000000000000000000000010
                2107display_src: 00010, to_display: 00000000000000000000000000000010
                2143reg[5]: 00000000000000000000000000000110
                2191reg[2]: 00000000000000000000000000000001
                2191display_src: 00010, to_display: 00000000000000000000000000000001
                2227reg[5]: 00000000000000000000000000000100
disp: 0000000000000100
                2275reg[2]: 00000000000000000000000000000000
                2275display_src: 00010, to_display: 00000000000000000000000000000000
                2311reg[5]: 11111111111111111111111111111111
                2323reg[4]: 00000000000000000000000000000000
                2359reg[1]: 00000000000000000000000000001000
                2383reg[4]: 00000000000000000000000000000001
                2407reg[2]: 00000000000000000000000000000111
                2407display_src: 00010, to_display: 00000000000000000000000000000111
                2419reg[3]: 00000000000000000000000000000010
                2443reg[5]: 00000000000000000000000001110000
                2491reg[2]: 00000000000000000000000000000110
                2491display_src: 00010, to_display: 00000000000000000000000000000110
                2527reg[5]: 00000000000000000000000000001001
                2575reg[2]: 00000000000000000000000000000101
                2575display_src: 00010, to_display: 00000000000000000000000000000101
                2611reg[5]: 00000000000000000000000000001000
                2659reg[2]: 00000000000000000000000000000100
                2659display_src: 00010, to_display: 00000000000000000000000000000100
                2695reg[5]: 00000000000000000000000000000111
                2743reg[2]: 00000000000000000000000000000011
                2743display_src: 00010, to_display: 00000000000000000000000000000011
                2779reg[5]: 00000000000000000000000000000110
                2827reg[2]: 00000000000000000000000000000010
                2827display_src: 00010, to_display: 00000000000000000000000000000010
                2863reg[5]: 00000000000000000000000000000100
                2911reg[2]: 00000000000000000000000000000001
                2911display_src: 00010, to_display: 00000000000000000000000000000001
                2947reg[5]: 00000000000000000000000000000011
disp: 0000000000000011
                2995reg[2]: 00000000000000000000000000000000
                2995display_src: 00010, to_display: 00000000000000000000000000000000
                3031reg[5]: 11111111111111111111111111111111
                3043reg[4]: 00000000000000000000000000000000
                3079reg[1]: 00000000000000000000000000001001
                3103reg[4]: 00000000000000000000000000000001
                3127reg[2]: 00000000000000000000000000001000
                3127display_src: 00010, to_display: 00000000000000000000000000001000
                3139reg[3]: 00000000000000000000000000000001
                3163reg[5]: 00000000000000000000000001110000
                3211reg[2]: 00000000000000000000000000000111
                3211display_src: 00010, to_display: 00000000000000000000000000000111
                3247reg[5]: 00000000000000000000000000001001
                3295reg[2]: 00000000000000000000000000000110
                3295display_src: 00010, to_display: 00000000000000000000000000000110
                3331reg[5]: 00000000000000000000000000001000
                3379reg[2]: 00000000000000000000000000000101
                3379display_src: 00010, to_display: 00000000000000000000000000000101
                3415reg[5]: 00000000000000000000000000000111
                3463reg[2]: 00000000000000000000000000000100
                3463display_src: 00010, to_display: 00000000000000000000000000000100
                3499reg[5]: 00000000000000000000000000000110
                3547reg[2]: 00000000000000000000000000000011
                3547display_src: 00010, to_display: 00000000000000000000000000000011
                3583reg[5]: 00000000000000000000000000000100
                3631reg[2]: 00000000000000000000000000000010
                3631display_src: 00010, to_display: 00000000000000000000000000000010
                3667reg[5]: 00000000000000000000000000000011
                3715reg[2]: 00000000000000000000000000000001
                3715display_src: 00010, to_display: 00000000000000000000000000000001
                3751reg[5]: 00000000000000000000000000000010
disp: 0000000000000010
                3799reg[2]: 00000000000000000000000000000000
                3799display_src: 00010, to_display: 00000000000000000000000000000000
                3835reg[5]: 11111111111111111111111111111111
                3847reg[4]: 00000000000000000000000000000000
                3883reg[1]: 00000000000000000000000000001010
                3907reg[4]: 00000000000000000000000000000001
                3931reg[2]: 00000000000000000000000000001001
                3931display_src: 00010, to_display: 00000000000000000000000000001001
                3943reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                3967reg[5]: 00000000000000000000000001110000
                3979reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3519.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3519.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 1111111111110100
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000011001000
                  91reg[5]: 00000000000000000000000000000001
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 11111111111111111111111111110100
                 223reg[5]: 00000000000000000000000011001000
disp: 0000000011001000
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 00000000000000000000000000000001
                 355reg[2]: 11111111111111111111111111111111
                 355display_src: 00010, to_display: 11111111111111111111111111111111
                 403reg[1]: 00000000000000000000000000000011
                 451reg[2]: 00000000000000000000000000000010
                 451display_src: 00010, to_display: 00000000000000000000000000000010
                 463reg[3]: 11111111111111111111111111110010
                 487reg[5]: 00000000000000000000000011001000
                 535reg[2]: 00000000000000000000000000000001
                 535display_src: 00010, to_display: 00000000000000000000000000000001
                 571reg[5]: 00000000000000000000000000000001
disp: 0000000000000001
                 619reg[2]: 00000000000000000000000000000000
                 619display_src: 00010, to_display: 00000000000000000000000000000000
                 655reg[5]: 11111111111111111111111111110100
                 703reg[2]: 11111111111111111111111111111111
                 703display_src: 00010, to_display: 11111111111111111111111111111111
                 751reg[1]: 00000000000000000000000000000100
                 799reg[2]: 00000000000000000000000000000011
                 799display_src: 00010, to_display: 00000000000000000000000000000011
                 811reg[3]: 11111111111111111111111111110100
                 835reg[5]: 00000000000000000000000011001000
                 883reg[2]: 00000000000000000000000000000010
                 883display_src: 00010, to_display: 00000000000000000000000000000010
                 919reg[5]: 00000000000000000000000000000001
                 967reg[2]: 00000000000000000000000000000001
                 967display_src: 00010, to_display: 00000000000000000000000000000001
                1003reg[5]: 11111111111111111111111111110100
                1015reg[4]: 00000000000000000000000000000000
disp: 1111111111110100
                1051reg[1]: 00000000000000000000000000000101
                1075reg[4]: 00000000000000000000000000000001
                1099reg[2]: 00000000000000000000000000000100
                1099display_src: 00010, to_display: 00000000000000000000000000000100
                1111reg[3]: 00000000000000000000000000000000
                1135reg[5]: 00000000000000000000000011001000
                1183reg[2]: 00000000000000000000000000000011
                1183display_src: 00010, to_display: 00000000000000000000000000000011
                1219reg[5]: 00000000000000000000000000000001
                1267reg[2]: 00000000000000000000000000000010
                1267display_src: 00010, to_display: 00000000000000000000000000000010
                1303reg[5]: 11111111111111111111111111110100
                1315reg[4]: 00000000000000000000000000000000
                1351reg[1]: 00000000000000000000000000000110
                1375reg[4]: 00000000000000000000000000000001
                1399reg[2]: 00000000000000000000000000000101
                1399display_src: 00010, to_display: 00000000000000000000000000000101
                1411reg[3]: 00000000000000000000001101010111
                1435reg[5]: 00000000000000000000000011001000
                1447reg[4]: 00000000000000000000000000000000
                1483reg[1]: 00000000000000000000000000000111
                1507reg[4]: 00000000000000000000000000000001
                1531reg[2]: 00000000000000000000000000000110
                1531display_src: 00010, to_display: 00000000000000000000000000000110
                1543reg[3]: 00000000000000000000101011111000
                1567reg[5]: 00000000000000000000001101010111
                1579reg[4]: 00000000000000000000000000000000
                1615reg[1]: 00000000000000000000000000001000
                1639reg[4]: 00000000000000000000000000000001
                1663reg[2]: 00000000000000000000000000000111
                1663display_src: 00010, to_display: 00000000000000000000000000000111
                1675reg[3]: 00000000000000000000000001100101
                1699reg[5]: 00000000000000000000101011111000
                1747reg[2]: 00000000000000000000000000000110
                1747display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[5]: 00000000000000000000001101010111
                1831reg[2]: 00000000000000000000000000000101
                1831display_src: 00010, to_display: 00000000000000000000000000000101
                1867reg[5]: 00000000000000000000000011001000
                1915reg[2]: 00000000000000000000000000000100
                1915display_src: 00010, to_display: 00000000000000000000000000000100
                1951reg[5]: 00000000000000000000000000000001
                1963reg[4]: 00000000000000000000000000000000
                1999reg[1]: 00000000000000000000000000001001
                2023reg[4]: 00000000000000000000000000000001
                2047reg[2]: 00000000000000000000000000001000
                2047display_src: 00010, to_display: 00000000000000000000000000001000
                2059reg[3]: 00000000000000000000000000000001
                2083reg[5]: 00000000000000000000101011111000
                2131reg[2]: 00000000000000000000000000000111
                2131display_src: 00010, to_display: 00000000000000000000000000000111
                2167reg[5]: 00000000000000000000001101010111
                2215reg[2]: 00000000000000000000000000000110
                2215display_src: 00010, to_display: 00000000000000000000000000000110
                2251reg[5]: 00000000000000000000000011001000
                2299reg[2]: 00000000000000000000000000000101
                2299display_src: 00010, to_display: 00000000000000000000000000000101
                2335reg[5]: 00000000000000000000000001100101
                2383reg[2]: 00000000000000000000000000000100
                2383display_src: 00010, to_display: 00000000000000000000000000000100
                2419reg[5]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000000000000000000000
                2467reg[1]: 00000000000000000000000000001010
                2491reg[4]: 00000000000000000000000000000001
                2515reg[2]: 00000000000000000000000000001001
                2515display_src: 00010, to_display: 00000000000000000000000000001001
                2527reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2551reg[5]: 00000000000000000000101011111000
                2563reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3523.719 ; gain = 4.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3523.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3523.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000011001000
                  91reg[5]: 00000000000000000000000000000001
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 11111111111111111111111111110100
                 223reg[5]: 00000000000000000000000011001000
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 00000000000000000000000000000001
                 355reg[2]: 11111111111111111111111111111111
                 355display_src: 00010, to_display: 11111111111111111111111111111111
                 403reg[1]: 00000000000000000000000000000011
                 451reg[2]: 00000000000000000000000000000010
                 451display_src: 00010, to_display: 00000000000000000000000000000010
                 463reg[3]: 11111111111111111111111111110010
                 487reg[5]: 00000000000000000000000011001000
                 535reg[2]: 00000000000000000000000000000001
                 535display_src: 00010, to_display: 00000000000000000000000000000001
                 571reg[5]: 00000000000000000000000000000001
                 619reg[2]: 00000000000000000000000000000000
                 619display_src: 00010, to_display: 00000000000000000000000000000000
                 655reg[5]: 11111111111111111111111111110100
                 703reg[2]: 11111111111111111111111111111111
                 703display_src: 00010, to_display: 11111111111111111111111111111111
                 751reg[1]: 00000000000000000000000000000100
                 799reg[2]: 00000000000000000000000000000011
                 799display_src: 00010, to_display: 00000000000000000000000000000011
                 811reg[3]: 11111111111111111111111111110100
                 835reg[5]: 00000000000000000000000011001000
                 883reg[2]: 00000000000000000000000000000010
                 883display_src: 00010, to_display: 00000000000000000000000000000010
                 919reg[5]: 00000000000000000000000000000001
                 967reg[2]: 00000000000000000000000000000001
                 967display_src: 00010, to_display: 00000000000000000000000000000001
                1003reg[5]: 11111111111111111111111111110100
                1015reg[4]: 00000000000000000000000000000000
                1051reg[1]: 00000000000000000000000000000101
                1075reg[4]: 00000000000000000000000000000001
                1099reg[2]: 00000000000000000000000000000100
                1099display_src: 00010, to_display: 00000000000000000000000000000100
                1111reg[3]: 00000000000000000000000000000000
                1135reg[5]: 00000000000000000000000011001000
disp: 0000000011001000
                1183reg[2]: 00000000000000000000000000000011
                1183display_src: 00010, to_display: 00000000000000000000000000000011
                1219reg[5]: 00000000000000000000000000000001
                1267reg[2]: 00000000000000000000000000000010
                1267display_src: 00010, to_display: 00000000000000000000000000000010
                1303reg[5]: 11111111111111111111111111110100
                1315reg[4]: 00000000000000000000000000000000
                1351reg[1]: 00000000000000000000000000000110
                1375reg[4]: 00000000000000000000000000000001
                1399reg[2]: 00000000000000000000000000000101
                1399display_src: 00010, to_display: 00000000000000000000000000000101
                1411reg[3]: 00000000000000000000001101010111
                1435reg[5]: 00000000000000000000000011001000
                1447reg[4]: 00000000000000000000000000000000
                1483reg[1]: 00000000000000000000000000000111
                1507reg[4]: 00000000000000000000000000000001
                1531reg[2]: 00000000000000000000000000000110
                1531display_src: 00010, to_display: 00000000000000000000000000000110
                1543reg[3]: 00000000000000000000101011111000
                1567reg[5]: 00000000000000000000001101010111
                1579reg[4]: 00000000000000000000000000000000
                1615reg[1]: 00000000000000000000000000001000
                1639reg[4]: 00000000000000000000000000000001
                1663reg[2]: 00000000000000000000000000000111
                1663display_src: 00010, to_display: 00000000000000000000000000000111
                1675reg[3]: 00000000000000000000000001100101
                1699reg[5]: 00000000000000000000101011111000
                1747reg[2]: 00000000000000000000000000000110
                1747display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[5]: 00000000000000000000001101010111
                1831reg[2]: 00000000000000000000000000000101
                1831display_src: 00010, to_display: 00000000000000000000000000000101
                1867reg[5]: 00000000000000000000000011001000
                1915reg[2]: 00000000000000000000000000000100
                1915display_src: 00010, to_display: 00000000000000000000000000000100
                1951reg[5]: 00000000000000000000000000000001
                1963reg[4]: 00000000000000000000000000000000
disp: 0000000001100101
                1999reg[1]: 00000000000000000000000000001001
                2023reg[4]: 00000000000000000000000000000001
                2047reg[2]: 00000000000000000000000000001000
                2047display_src: 00010, to_display: 00000000000000000000000000001000
                2059reg[3]: 00000000000000000000000000000001
                2083reg[5]: 00000000000000000000101011111000
                2131reg[2]: 00000000000000000000000000000111
                2131display_src: 00010, to_display: 00000000000000000000000000000111
                2167reg[5]: 00000000000000000000001101010111
                2215reg[2]: 00000000000000000000000000000110
                2215display_src: 00010, to_display: 00000000000000000000000000000110
                2251reg[5]: 00000000000000000000000011001000
                2299reg[2]: 00000000000000000000000000000101
                2299display_src: 00010, to_display: 00000000000000000000000000000101
                2335reg[5]: 00000000000000000000000001100101
                2383reg[2]: 00000000000000000000000000000100
                2383display_src: 00010, to_display: 00000000000000000000000000000100
                2419reg[5]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000000000000000000000
disp: 0000000000000001
                2467reg[1]: 00000000000000000000000000001010
                2491reg[4]: 00000000000000000000000000000001
                2515reg[2]: 00000000000000000000000000001001
                2515display_src: 00010, to_display: 00000000000000000000000000001001
                2527reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2551reg[5]: 00000000000000000000101011111000
                2563reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3540.246 ; gain = 16.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 16
[Tue Nov 12 17:28:33 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Nov 12 17:29:33 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 17:30:41 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3540.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F2D9A
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3540.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3540.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3540.988 ; gain = 0.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3540.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=4)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000011001000
                  91reg[5]: 00000000000000000000000000000001
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 11111111111111111111111111110100
                 223reg[5]: 00000000000000000000000011001000
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 00000000000000000000000000000001
                 355reg[2]: 11111111111111111111111111111111
                 355display_src: 00010, to_display: 11111111111111111111111111111111
                 403reg[1]: 00000000000000000000000000000011
                 451reg[2]: 00000000000000000000000000000010
                 451display_src: 00010, to_display: 00000000000000000000000000000010
                 463reg[3]: 11111111111111111111111111110010
                 487reg[5]: 00000000000000000000000011001000
                 535reg[2]: 00000000000000000000000000000001
                 535display_src: 00010, to_display: 00000000000000000000000000000001
                 571reg[5]: 00000000000000000000000000000001
                 619reg[2]: 00000000000000000000000000000000
                 619display_src: 00010, to_display: 00000000000000000000000000000000
                 655reg[5]: 11111111111111111111111111110100
                 703reg[2]: 11111111111111111111111111111111
                 703display_src: 00010, to_display: 11111111111111111111111111111111
                 751reg[1]: 00000000000000000000000000000100
                 799reg[2]: 00000000000000000000000000000011
                 799display_src: 00010, to_display: 00000000000000000000000000000011
                 811reg[3]: 11111111111111111111111111110100
                 835reg[5]: 00000000000000000000000011001000
                 883reg[2]: 00000000000000000000000000000010
                 883display_src: 00010, to_display: 00000000000000000000000000000010
                 919reg[5]: 00000000000000000000000000000001
                 967reg[2]: 00000000000000000000000000000001
                 967display_src: 00010, to_display: 00000000000000000000000000000001
                1003reg[5]: 11111111111111111111111111110100
                1015reg[4]: 00000000000000000000000000000000
                1051reg[1]: 00000000000000000000000000000101
                1075reg[4]: 00000000000000000000000000000001
                1099reg[2]: 00000000000000000000000000000100
                1099display_src: 00010, to_display: 00000000000000000000000000000100
                1111reg[3]: 00000000000000000000000000000000
                1135reg[5]: 00000000000000000000000011001000
disp: 0000000011001000
                1183reg[2]: 00000000000000000000000000000011
                1183display_src: 00010, to_display: 00000000000000000000000000000011
                1219reg[5]: 00000000000000000000000000000001
                1267reg[2]: 00000000000000000000000000000010
                1267display_src: 00010, to_display: 00000000000000000000000000000010
                1303reg[5]: 11111111111111111111111111110100
                1315reg[4]: 00000000000000000000000000000000
                1351reg[1]: 00000000000000000000000000000110
                1375reg[4]: 00000000000000000000000000000001
                1399reg[2]: 00000000000000000000000000000101
                1399display_src: 00010, to_display: 00000000000000000000000000000101
                1411reg[3]: 00000000000000000000001101010111
                1435reg[5]: 00000000000000000000000011001000
                1447reg[4]: 00000000000000000000000000000000
                1483reg[1]: 00000000000000000000000000000111
                1507reg[4]: 00000000000000000000000000000001
                1531reg[2]: 00000000000000000000000000000110
                1531display_src: 00010, to_display: 00000000000000000000000000000110
                1543reg[3]: 00000000000000000000101011111000
                1567reg[5]: 00000000000000000000001101010111
                1579reg[4]: 00000000000000000000000000000000
                1615reg[1]: 00000000000000000000000000001000
                1639reg[4]: 00000000000000000000000000000001
                1663reg[2]: 00000000000000000000000000000111
                1663display_src: 00010, to_display: 00000000000000000000000000000111
                1675reg[3]: 00000000000000000000000001100101
                1699reg[5]: 00000000000000000000101011111000
                1747reg[2]: 00000000000000000000000000000110
                1747display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[5]: 00000000000000000000001101010111
                1831reg[2]: 00000000000000000000000000000101
                1831display_src: 00010, to_display: 00000000000000000000000000000101
                1867reg[5]: 00000000000000000000000011001000
                1915reg[2]: 00000000000000000000000000000100
                1915display_src: 00010, to_display: 00000000000000000000000000000100
                1951reg[5]: 00000000000000000000000000000001
                1963reg[4]: 00000000000000000000000000000000
disp: 0000000001100101
                1999reg[1]: 00000000000000000000000000001001
                2023reg[4]: 00000000000000000000000000000001
                2047reg[2]: 00000000000000000000000000001000
                2047display_src: 00010, to_display: 00000000000000000000000000001000
                2059reg[3]: 00000000000000000000000000000001
                2083reg[5]: 00000000000000000000101011111000
                2131reg[2]: 00000000000000000000000000000111
                2131display_src: 00010, to_display: 00000000000000000000000000000111
                2167reg[5]: 00000000000000000000001101010111
                2215reg[2]: 00000000000000000000000000000110
                2215display_src: 00010, to_display: 00000000000000000000000000000110
                2251reg[5]: 00000000000000000000000011001000
                2299reg[2]: 00000000000000000000000000000101
                2299display_src: 00010, to_display: 00000000000000000000000000000101
                2335reg[5]: 00000000000000000000000001100101
                2383reg[2]: 00000000000000000000000000000100
                2383display_src: 00010, to_display: 00000000000000000000000000000100
                2419reg[5]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000000000000000000000
disp: 0000000000000001
                2467reg[1]: 00000000000000000000000000001010
                2491reg[4]: 00000000000000000000000000000001
                2515reg[2]: 00000000000000000000000000001001
                2515display_src: 00010, to_display: 00000000000000000000000000001001
                2527reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2551reg[5]: 00000000000000000000101011111000
                2563reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3543.562 ; gain = 2.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3543.562 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'addr' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3543.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 1111111111110010
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                  91reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 103reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3550.152 ; gain = 6.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'addr' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3550.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 1111111111110010
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                  91reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 103reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'addr' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3550.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 1111111111110010
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                  91reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                 103reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3567.098 ; gain = 16.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 1111111111110010
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000011001000
                  91reg[5]: 00000000000000000000000000000001
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 11111111111111111111111111110100
                 223reg[5]: 00000000000000000000000011001000
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 00000000000000000000000000000001
                 355reg[2]: 11111111111111111111111111111111
                 355display_src: 00010, to_display: 11111111111111111111111111111111
                 403reg[1]: 00000000000000000000000000000011
                 451reg[2]: 00000000000000000000000000000010
                 451display_src: 00010, to_display: 00000000000000000000000000000010
                 463reg[3]: 11111111111111111111111111110010
                 487reg[5]: 00000000000000000000000011001000
disp: 0000000011001000
                 535reg[2]: 00000000000000000000000000000001
                 535display_src: 00010, to_display: 00000000000000000000000000000001
                 571reg[5]: 00000000000000000000000000000001
                 619reg[2]: 00000000000000000000000000000000
                 619display_src: 00010, to_display: 00000000000000000000000000000000
                 655reg[5]: 11111111111111111111111111110100
                 703reg[2]: 11111111111111111111111111111111
                 703display_src: 00010, to_display: 11111111111111111111111111111111
                 751reg[1]: 00000000000000000000000000000100
                 799reg[2]: 00000000000000000000000000000011
                 799display_src: 00010, to_display: 00000000000000000000000000000011
                 811reg[3]: 11111111111111111111111111110100
                 835reg[5]: 00000000000000000000000011001000
                 883reg[2]: 00000000000000000000000000000010
                 883display_src: 00010, to_display: 00000000000000000000000000000010
                 919reg[5]: 00000000000000000000000000000001
disp: 0000000000000001
                 967reg[2]: 00000000000000000000000000000001
                 967display_src: 00010, to_display: 00000000000000000000000000000001
                1003reg[5]: 11111111111111111111111111110100
                1015reg[4]: 00000000000000000000000000000000
                1051reg[1]: 00000000000000000000000000000101
                1075reg[4]: 00000000000000000000000000000001
                1099reg[2]: 00000000000000000000000000000100
                1099display_src: 00010, to_display: 00000000000000000000000000000100
                1111reg[3]: 00000000000000000000000000000000
                1135reg[5]: 00000000000000000000000011001000
                1183reg[2]: 00000000000000000000000000000011
                1183display_src: 00010, to_display: 00000000000000000000000000000011
                1219reg[5]: 00000000000000000000000000000001
                1267reg[2]: 00000000000000000000000000000010
                1267display_src: 00010, to_display: 00000000000000000000000000000010
                1303reg[5]: 11111111111111111111111111110100
                1315reg[4]: 00000000000000000000000000000000
disp: 0000000000000000
                1351reg[1]: 00000000000000000000000000000110
                1375reg[4]: 00000000000000000000000000000001
                1399reg[2]: 00000000000000000000000000000101
                1399display_src: 00010, to_display: 00000000000000000000000000000101
                1411reg[3]: 00000000000000000000001101010111
                1435reg[5]: 00000000000000000000000011001000
                1447reg[4]: 00000000000000000000000000000000
                1483reg[1]: 00000000000000000000000000000111
                1507reg[4]: 00000000000000000000000000000001
                1531reg[2]: 00000000000000000000000000000110
                1531display_src: 00010, to_display: 00000000000000000000000000000110
                1543reg[3]: 00000000000000000000101011111000
                1567reg[5]: 00000000000000000000001101010111
                1579reg[4]: 00000000000000000000000000000000
                1615reg[1]: 00000000000000000000000000001000
                1639reg[4]: 00000000000000000000000000000001
                1663reg[2]: 00000000000000000000000000000111
                1663display_src: 00010, to_display: 00000000000000000000000000000111
                1675reg[3]: 00000000000000000000000001100101
                1699reg[5]: 00000000000000000000101011111000
                1747reg[2]: 00000000000000000000000000000110
                1747display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[5]: 00000000000000000000001101010111
                1831reg[2]: 00000000000000000000000000000101
                1831display_src: 00010, to_display: 00000000000000000000000000000101
                1867reg[5]: 00000000000000000000000011001000
                1915reg[2]: 00000000000000000000000000000100
                1915display_src: 00010, to_display: 00000000000000000000000000000100
                1951reg[5]: 00000000000000000000000000000001
                1963reg[4]: 00000000000000000000000000000000
                1999reg[1]: 00000000000000000000000000001001
                2023reg[4]: 00000000000000000000000000000001
                2047reg[2]: 00000000000000000000000000001000
                2047display_src: 00010, to_display: 00000000000000000000000000001000
                2059reg[3]: 00000000000000000000000000000001
                2083reg[5]: 00000000000000000000101011111000
                2131reg[2]: 00000000000000000000000000000111
                2131display_src: 00010, to_display: 00000000000000000000000000000111
                2167reg[5]: 00000000000000000000001101010111
                2215reg[2]: 00000000000000000000000000000110
                2215display_src: 00010, to_display: 00000000000000000000000000000110
                2251reg[5]: 00000000000000000000000011001000
                2299reg[2]: 00000000000000000000000000000101
                2299display_src: 00010, to_display: 00000000000000000000000000000101
                2335reg[5]: 00000000000000000000000001100101
                2383reg[2]: 00000000000000000000000000000100
                2383display_src: 00010, to_display: 00000000000000000000000000000100
                2419reg[5]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000000000000000000000
                2467reg[1]: 00000000000000000000000000001010
                2491reg[4]: 00000000000000000000000000000001
                2515reg[2]: 00000000000000000000000000001001
                2515display_src: 00010, to_display: 00000000000000000000000000001001
                2527reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2551reg[5]: 00000000000000000000101011111000
                2563reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3579.859 ; gain = 9.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3580.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3580.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000011001000
                  91reg[5]: 00000000000000000000000000000001
                 103reg[4]: 00000000000000000000000000000000
                 139reg[1]: 00000000000000000000000000000010
                 163reg[4]: 00000000000000000000000000000001
                 187reg[2]: 00000000000000000000000000000001
                 187display_src: 00010, to_display: 00000000000000000000000000000001
                 199reg[3]: 11111111111111111111111111110100
                 223reg[5]: 00000000000000000000000011001000
                 271reg[2]: 00000000000000000000000000000000
                 271display_src: 00010, to_display: 00000000000000000000000000000000
                 307reg[5]: 00000000000000000000000000000001
                 355reg[2]: 11111111111111111111111111111111
                 355display_src: 00010, to_display: 11111111111111111111111111111111
                 403reg[1]: 00000000000000000000000000000011
                 451reg[2]: 00000000000000000000000000000010
                 451display_src: 00010, to_display: 00000000000000000000000000000010
                 463reg[3]: 11111111111111111111111111110010
                 487reg[5]: 00000000000000000000000011001000
                 535reg[2]: 00000000000000000000000000000001
                 535display_src: 00010, to_display: 00000000000000000000000000000001
                 571reg[5]: 00000000000000000000000000000001
                 619reg[2]: 00000000000000000000000000000000
                 619display_src: 00010, to_display: 00000000000000000000000000000000
                 655reg[5]: 11111111111111111111111111110100
                 703reg[2]: 11111111111111111111111111111111
                 703display_src: 00010, to_display: 11111111111111111111111111111111
                 751reg[1]: 00000000000000000000000000000100
                 799reg[2]: 00000000000000000000000000000011
                 799display_src: 00010, to_display: 00000000000000000000000000000011
                 811reg[3]: 11111111111111111111111111110100
                 835reg[5]: 00000000000000000000000011001000
                 883reg[2]: 00000000000000000000000000000010
                 883display_src: 00010, to_display: 00000000000000000000000000000010
                 919reg[5]: 00000000000000000000000000000001
                 967reg[2]: 00000000000000000000000000000001
                 967display_src: 00010, to_display: 00000000000000000000000000000001
                1003reg[5]: 11111111111111111111111111110100
                1015reg[4]: 00000000000000000000000000000000
                1051reg[1]: 00000000000000000000000000000101
                1075reg[4]: 00000000000000000000000000000001
                1099reg[2]: 00000000000000000000000000000100
                1099display_src: 00010, to_display: 00000000000000000000000000000100
                1111reg[3]: 00000000000000000000000000000000
                1135reg[5]: 00000000000000000000000011001000
                1183reg[2]: 00000000000000000000000000000011
                1183display_src: 00010, to_display: 00000000000000000000000000000011
                1219reg[5]: 00000000000000000000000000000001
                1267reg[2]: 00000000000000000000000000000010
                1267display_src: 00010, to_display: 00000000000000000000000000000010
                1303reg[5]: 11111111111111111111111111110100
                1315reg[4]: 00000000000000000000000000000000
                1351reg[1]: 00000000000000000000000000000110
                1375reg[4]: 00000000000000000000000000000001
                1399reg[2]: 00000000000000000000000000000101
                1399display_src: 00010, to_display: 00000000000000000000000000000101
                1411reg[3]: 00000000000000000000001101010111
                1435reg[5]: 00000000000000000000000011001000
                1447reg[4]: 00000000000000000000000000000000
                1483reg[1]: 00000000000000000000000000000111
                1507reg[4]: 00000000000000000000000000000001
                1531reg[2]: 00000000000000000000000000000110
                1531display_src: 00010, to_display: 00000000000000000000000000000110
                1543reg[3]: 00000000000000000000101011111000
                1567reg[5]: 00000000000000000000001101010111
                1579reg[4]: 00000000000000000000000000000000
                1615reg[1]: 00000000000000000000000000001000
                1639reg[4]: 00000000000000000000000000000001
                1663reg[2]: 00000000000000000000000000000111
                1663display_src: 00010, to_display: 00000000000000000000000000000111
                1675reg[3]: 00000000000000000000000001100101
                1699reg[5]: 00000000000000000000101011111000
                1747reg[2]: 00000000000000000000000000000110
                1747display_src: 00010, to_display: 00000000000000000000000000000110
                1783reg[5]: 00000000000000000000001101010111
                1831reg[2]: 00000000000000000000000000000101
                1831display_src: 00010, to_display: 00000000000000000000000000000101
                1867reg[5]: 00000000000000000000000011001000
                1915reg[2]: 00000000000000000000000000000100
                1915display_src: 00010, to_display: 00000000000000000000000000000100
                1951reg[5]: 00000000000000000000000000000001
                1963reg[4]: 00000000000000000000000000000000
                1999reg[1]: 00000000000000000000000000001001
                2023reg[4]: 00000000000000000000000000000001
                2047reg[2]: 00000000000000000000000000001000
                2047display_src: 00010, to_display: 00000000000000000000000000001000
                2059reg[3]: 00000000000000000000000000000001
                2083reg[5]: 00000000000000000000101011111000
disp: 0000101011111000
                2131reg[2]: 00000000000000000000000000000111
                2131display_src: 00010, to_display: 00000000000000000000000000000111
                2167reg[5]: 00000000000000000000001101010111
                2215reg[2]: 00000000000000000000000000000110
                2215display_src: 00010, to_display: 00000000000000000000000000000110
                2251reg[5]: 00000000000000000000000011001000
                2299reg[2]: 00000000000000000000000000000101
                2299display_src: 00010, to_display: 00000000000000000000000000000101
                2335reg[5]: 00000000000000000000000001100101
                2383reg[2]: 00000000000000000000000000000100
                2383display_src: 00010, to_display: 00000000000000000000000000000100
                2419reg[5]: 00000000000000000000000000000001
                2431reg[4]: 00000000000000000000000000000000
                2467reg[1]: 00000000000000000000000000001010
                2491reg[4]: 00000000000000000000000000000001
                2515reg[2]: 00000000000000000000000000001001
                2515display_src: 00010, to_display: 00000000000000000000000000001001
                2527reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2551reg[5]: 00000000000000000000101011111000
                2563reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3587.359 ; gain = 7.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3587.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3587.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  19reg[1]: 11111111111111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 11111111111111111111111111110100
                  43display_src: 00010, to_display: 11111111111111111111111111110100
                  55reg[2]: 00000000000000000000000000011101
                  55display_src: 00010, to_display: 00000000000000000000000000011101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3596.402 ; gain = 9.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3596.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  19reg[1]: 11111111111111111111111111110001
                  31reg[2]: 00000000000000000000000000001110
                  31display_src: 00010, to_display: 00000000000000000000000000001110
                  43reg[3]: 00000000000000000000000000100000
                  55reg[10]: 00000000000000000000000000100000
                  67reg[11]: 00000000000000000000000000011111
                 163reg[2]: 00000000000000000000000000000111
                 163display_src: 00010, to_display: 00000000000000000000000000000111
                 211reg[10]: 00000000000000000000000000011111
                 247reg[7]: 00000000000000000000000000000001
                 259reg[8]: 00000000000000000000000000000001
                 295reg[4]: 00000000000000000000000000001111
                 307reg[6]: 00000000000000000000000000000001
                 319reg[4]: 00000000000000000000000000000111
                 331reg[2]: 00000000000000000000000000000011
                 331display_src: 00010, to_display: 00000000000000000000000000000011
                 343reg[6]: 10000000000000000000000000000000
                 355reg[2]: 10000000000000000000000000000011
                 355display_src: 00010, to_display: 10000000000000000000000000000011
                 367reg[5]: 00000000000000000000000000000001
                 379reg[10]: 00000000000000000000000000011110
                 427reg[8]: 00000000000000000000000000000000
                 451reg[6]: 00000000000000000000000000000001
                 463reg[4]: 00000000000000000000000000000011
                 475reg[2]: 01000000000000000000000000000001
                 475display_src: 00010, to_display: 01000000000000000000000000000001
                 487reg[6]: 10000000000000000000000000000000
                 499reg[2]: 11000000000000000000000000000001
                 499display_src: 00010, to_display: 11000000000000000000000000000001
                 523reg[10]: 00000000000000000000000000011101
                 595reg[6]: 00000000000000000000000000000001
                 607reg[4]: 00000000000000000000000000000001
                 619reg[2]: 01100000000000000000000000000000
                 619display_src: 00010, to_display: 01100000000000000000000000000000
                 631reg[6]: 10000000000000000000000000000000
                 643reg[2]: 11100000000000000000000000000000
                 643display_src: 00010, to_display: 11100000000000000000000000000000
                 667reg[10]: 00000000000000000000000000011100
                 703reg[7]: 00000000000000000000000000000000
                 715reg[8]: 11111111111111111111111111111111
                 751reg[4]: 11111111111111111111111111110010
                 775reg[6]: 00000000000000000000000000000000
                 787reg[4]: 01111111111111111111111111111001
                 799reg[2]: 01110000000000000000000000000000
                 799display_src: 00010, to_display: 01110000000000000000000000000000
                 835reg[5]: 00000000000000000000000000000000
                 847reg[10]: 00000000000000000000000000011011
                 895reg[8]: 00000000000000000000000000000000
                 919reg[6]: 00000000000000000000000000000001
                 931reg[4]: 00111111111111111111111111111100
                 943reg[2]: 00111000000000000000000000000000
                 943display_src: 00010, to_display: 00111000000000000000000000000000
                 955reg[6]: 10000000000000000000000000000000
                 967reg[2]: 10111000000000000000000000000000
                 967display_src: 00010, to_display: 10111000000000000000000000000000
                 991reg[10]: 00000000000000000000000000011010
                1063reg[6]: 00000000000000000000000000000000
                1075reg[4]: 00011111111111111111111111111110
                1087reg[2]: 01011100000000000000000000000000
                1087display_src: 00010, to_display: 01011100000000000000000000000000
                1135reg[10]: 00000000000000000000000000011001
                1219reg[4]: 00001111111111111111111111111111
                1231reg[2]: 00101110000000000000000000000000
                1231display_src: 00010, to_display: 00101110000000000000000000000000
                1279reg[10]: 00000000000000000000000000011000
                1351reg[6]: 00000000000000000000000000000001
                1363reg[4]: 00000111111111111111111111111111
                1375reg[2]: 00010111000000000000000000000000
                1375display_src: 00010, to_display: 00010111000000000000000000000000
                1387reg[6]: 10000000000000000000000000000000
                1399reg[2]: 10010111000000000000000000000000
                1399display_src: 00010, to_display: 10010111000000000000000000000000
                1423reg[10]: 00000000000000000000000000010111
                1495reg[6]: 00000000000000000000000000000001
                1507reg[4]: 00000011111111111111111111111111
                1519reg[2]: 01001011100000000000000000000000
                1519display_src: 00010, to_display: 01001011100000000000000000000000
                1531reg[6]: 10000000000000000000000000000000
                1543reg[2]: 11001011100000000000000000000000
                1543display_src: 00010, to_display: 11001011100000000000000000000000
                1567reg[10]: 00000000000000000000000000010110
                1639reg[6]: 00000000000000000000000000000001
                1651reg[4]: 00000001111111111111111111111111
                1663reg[2]: 01100101110000000000000000000000
                1663display_src: 00010, to_display: 01100101110000000000000000000000
                1675reg[6]: 10000000000000000000000000000000
                1687reg[2]: 11100101110000000000000000000000
                1687display_src: 00010, to_display: 11100101110000000000000000000000
                1711reg[10]: 00000000000000000000000000010101
                1783reg[6]: 00000000000000000000000000000001
                1795reg[4]: 00000000111111111111111111111111
                1807reg[2]: 01110010111000000000000000000000
                1807display_src: 00010, to_display: 01110010111000000000000000000000
                1819reg[6]: 10000000000000000000000000000000
                1831reg[2]: 11110010111000000000000000000000
                1831display_src: 00010, to_display: 11110010111000000000000000000000
                1855reg[10]: 00000000000000000000000000010100
                1927reg[6]: 00000000000000000000000000000001
                1939reg[4]: 00000000011111111111111111111111
                1951reg[2]: 01111001011100000000000000000000
                1951display_src: 00010, to_display: 01111001011100000000000000000000
                1963reg[6]: 10000000000000000000000000000000
                1975reg[2]: 11111001011100000000000000000000
                1975display_src: 00010, to_display: 11111001011100000000000000000000
                1999reg[10]: 00000000000000000000000000010011
                2071reg[6]: 00000000000000000000000000000001
                2083reg[4]: 00000000001111111111111111111111
                2095reg[2]: 01111100101110000000000000000000
                2095display_src: 00010, to_display: 01111100101110000000000000000000
                2107reg[6]: 10000000000000000000000000000000
                2119reg[2]: 11111100101110000000000000000000
                2119display_src: 00010, to_display: 11111100101110000000000000000000
                2143reg[10]: 00000000000000000000000000010010
                2215reg[6]: 00000000000000000000000000000001
                2227reg[4]: 00000000000111111111111111111111
                2239reg[2]: 01111110010111000000000000000000
                2239display_src: 00010, to_display: 01111110010111000000000000000000
                2251reg[6]: 10000000000000000000000000000000
                2263reg[2]: 11111110010111000000000000000000
                2263display_src: 00010, to_display: 11111110010111000000000000000000
                2287reg[10]: 00000000000000000000000000010001
                2359reg[6]: 00000000000000000000000000000001
                2371reg[4]: 00000000000011111111111111111111
                2383reg[2]: 01111111001011100000000000000000
                2383display_src: 00010, to_display: 01111111001011100000000000000000
                2395reg[6]: 10000000000000000000000000000000
                2407reg[2]: 11111111001011100000000000000000
                2407display_src: 00010, to_display: 11111111001011100000000000000000
                2431reg[10]: 00000000000000000000000000010000
                2503reg[6]: 00000000000000000000000000000001
                2515reg[4]: 00000000000001111111111111111111
                2527reg[2]: 01111111100101110000000000000000
                2527display_src: 00010, to_display: 01111111100101110000000000000000
                2539reg[6]: 10000000000000000000000000000000
                2551reg[2]: 11111111100101110000000000000000
                2551display_src: 00010, to_display: 11111111100101110000000000000000
                2575reg[10]: 00000000000000000000000000001111
                2647reg[6]: 00000000000000000000000000000001
                2659reg[4]: 00000000000000111111111111111111
                2671reg[2]: 01111111110010111000000000000000
                2671display_src: 00010, to_display: 01111111110010111000000000000000
                2683reg[6]: 10000000000000000000000000000000
                2695reg[2]: 11111111110010111000000000000000
                2695display_src: 00010, to_display: 11111111110010111000000000000000
                2719reg[10]: 00000000000000000000000000001110
                2791reg[6]: 00000000000000000000000000000001
                2803reg[4]: 00000000000000011111111111111111
                2815reg[2]: 01111111111001011100000000000000
                2815display_src: 00010, to_display: 01111111111001011100000000000000
                2827reg[6]: 10000000000000000000000000000000
                2839reg[2]: 11111111111001011100000000000000
                2839display_src: 00010, to_display: 11111111111001011100000000000000
                2863reg[10]: 00000000000000000000000000001101
                2935reg[6]: 00000000000000000000000000000001
                2947reg[4]: 00000000000000001111111111111111
                2959reg[2]: 01111111111100101110000000000000
                2959display_src: 00010, to_display: 01111111111100101110000000000000
                2971reg[6]: 10000000000000000000000000000000
                2983reg[2]: 11111111111100101110000000000000
                2983display_src: 00010, to_display: 11111111111100101110000000000000
                3007reg[10]: 00000000000000000000000000001100
                3079reg[6]: 00000000000000000000000000000001
                3091reg[4]: 00000000000000000111111111111111
                3103reg[2]: 01111111111110010111000000000000
                3103display_src: 00010, to_display: 01111111111110010111000000000000
                3115reg[6]: 10000000000000000000000000000000
                3127reg[2]: 11111111111110010111000000000000
                3127display_src: 00010, to_display: 11111111111110010111000000000000
                3151reg[10]: 00000000000000000000000000001011
                3223reg[6]: 00000000000000000000000000000001
                3235reg[4]: 00000000000000000011111111111111
                3247reg[2]: 01111111111111001011100000000000
                3247display_src: 00010, to_display: 01111111111111001011100000000000
                3259reg[6]: 10000000000000000000000000000000
                3271reg[2]: 11111111111111001011100000000000
                3271display_src: 00010, to_display: 11111111111111001011100000000000
                3295reg[10]: 00000000000000000000000000001010
                3367reg[6]: 00000000000000000000000000000001
                3379reg[4]: 00000000000000000001111111111111
                3391reg[2]: 01111111111111100101110000000000
                3391display_src: 00010, to_display: 01111111111111100101110000000000
                3403reg[6]: 10000000000000000000000000000000
                3415reg[2]: 11111111111111100101110000000000
                3415display_src: 00010, to_display: 11111111111111100101110000000000
                3439reg[10]: 00000000000000000000000000001001
                3511reg[6]: 00000000000000000000000000000001
                3523reg[4]: 00000000000000000000111111111111
                3535reg[2]: 01111111111111110010111000000000
                3535display_src: 00010, to_display: 01111111111111110010111000000000
                3547reg[6]: 10000000000000000000000000000000
                3559reg[2]: 11111111111111110010111000000000
                3559display_src: 00010, to_display: 11111111111111110010111000000000
                3583reg[10]: 00000000000000000000000000001000
                3655reg[6]: 00000000000000000000000000000001
                3667reg[4]: 00000000000000000000011111111111
                3679reg[2]: 01111111111111111001011100000000
                3679display_src: 00010, to_display: 01111111111111111001011100000000
                3691reg[6]: 10000000000000000000000000000000
                3703reg[2]: 11111111111111111001011100000000
                3703display_src: 00010, to_display: 11111111111111111001011100000000
                3727reg[10]: 00000000000000000000000000000111
                3799reg[6]: 00000000000000000000000000000001
                3811reg[4]: 00000000000000000000001111111111
                3823reg[2]: 01111111111111111100101110000000
                3823display_src: 00010, to_display: 01111111111111111100101110000000
                3835reg[6]: 10000000000000000000000000000000
                3847reg[2]: 11111111111111111100101110000000
                3847display_src: 00010, to_display: 11111111111111111100101110000000
                3871reg[10]: 00000000000000000000000000000110
                3943reg[6]: 00000000000000000000000000000001
                3955reg[4]: 00000000000000000000000111111111
                3967reg[2]: 01111111111111111110010111000000
                3967display_src: 00010, to_display: 01111111111111111110010111000000
                3979reg[6]: 10000000000000000000000000000000
                3991reg[2]: 11111111111111111110010111000000
                3991display_src: 00010, to_display: 11111111111111111110010111000000
                4015reg[10]: 00000000000000000000000000000101
                4087reg[6]: 00000000000000000000000000000001
                4099reg[4]: 00000000000000000000000011111111
                4111reg[2]: 01111111111111111111001011100000
                4111display_src: 00010, to_display: 01111111111111111111001011100000
                4123reg[6]: 10000000000000000000000000000000
                4135reg[2]: 11111111111111111111001011100000
                4135display_src: 00010, to_display: 11111111111111111111001011100000
                4159reg[10]: 00000000000000000000000000000100
                4231reg[6]: 00000000000000000000000000000001
                4243reg[4]: 00000000000000000000000001111111
                4255reg[2]: 01111111111111111111100101110000
                4255display_src: 00010, to_display: 01111111111111111111100101110000
                4267reg[6]: 10000000000000000000000000000000
                4279reg[2]: 11111111111111111111100101110000
                4279display_src: 00010, to_display: 11111111111111111111100101110000
                4303reg[10]: 00000000000000000000000000000011
                4375reg[6]: 00000000000000000000000000000001
                4387reg[4]: 00000000000000000000000000111111
                4399reg[2]: 01111111111111111111110010111000
                4399display_src: 00010, to_display: 01111111111111111111110010111000
                4411reg[6]: 10000000000000000000000000000000
                4423reg[2]: 11111111111111111111110010111000
                4423display_src: 00010, to_display: 11111111111111111111110010111000
                4447reg[10]: 00000000000000000000000000000010
                4519reg[6]: 00000000000000000000000000000001
                4531reg[4]: 00000000000000000000000000011111
                4543reg[2]: 01111111111111111111111001011100
                4543display_src: 00010, to_display: 01111111111111111111111001011100
                4555reg[6]: 10000000000000000000000000000000
                4567reg[2]: 11111111111111111111111001011100
                4567display_src: 00010, to_display: 11111111111111111111111001011100
                4591reg[10]: 00000000000000000000000000000001
                4663reg[6]: 00000000000000000000000000000001
                4675reg[4]: 00000000000000000000000000001111
                4687reg[2]: 01111111111111111111111100101110
                4687display_src: 00010, to_display: 01111111111111111111111100101110
                4699reg[6]: 10000000000000000000000000000000
                4711reg[2]: 11111111111111111111111100101110
                4711display_src: 00010, to_display: 11111111111111111111111100101110
                4735reg[10]: 00000000000000000000000000000000
                4759reg[4]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3609.277 ; gain = 12.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3609.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3609.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  19reg[1]: 11111111111111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 11111111111111111111111111110100
                  43display_src: 00010, to_display: 11111111111111111111111111110100
                  55reg[2]: 00000000000000000000000000011101
                  55display_src: 00010, to_display: 00000000000000000000000000011101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3614.391 ; gain = 4.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 18:42:25 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 18:42:25 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3614.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3614.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000000001010
                  55reg[5]: 00000000000000000000000000000101
                  67reg[5]: 00000000000000101000000000000000
                  79reg[4]: 00000000000000000000000000010100
                 103reg[4]: 11111111111111011000000000010100
                 139reg[1]: 00000000000000000000000000001110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3626.160 ; gain = 11.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3626.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3626.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000000001010
                  55reg[5]: 00000000000000000000000000000101
                  67reg[5]: 00000000000000101000000000000000
                  79reg[4]: 00000000000000000000000000010100
                 103reg[4]: 11111111111111011000000000010100
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111111110110000000000101000
                 199reg[4]: 11111111111111011000000000101000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111111110110000000001010000
                 283reg[4]: 11111111111111011000000001010000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111111110110000000010100000
                 367reg[4]: 11111111111111011000000010100000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111111110110000000101000000
                 451reg[4]: 11111111111111011000000101000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111111110110000001010000000
                 535reg[4]: 11111111111111011000001010000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111111110110000010100000000
                 619reg[4]: 11111111111111011000010100000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111111110110000101000000000
                 703reg[4]: 11111111111111011000101000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111111110110001010000000000
                 787reg[4]: 11111111111111011001010000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111111110110010100000000000
                 871reg[4]: 11111111111111011010100000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111111110110101000000000000
                 955reg[4]: 11111111111111011101000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111111110111010000000000000
                1039reg[4]: 11111111111111100010000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111111111000100000000000000
                1123reg[4]: 11111111111111101100000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111111111011000000000000000
                1207reg[4]: 00000000000000000000000000000000
                1231reg[4]: 00000000000000000000000000000001
                1243reg[1]: 00000000000000000000000000000001
                1279reg[4]: 00000000000000000000000000000010
                1303reg[4]: 11111111111111011000000000000010
                1339reg[1]: 00000000000000000000000000000000
                1387reg[4]: 00000000000000000000000000000010
                1399reg[2]: 00000000000000000000000000000010
                1399display_src: 00010, to_display: 00000000000000000000000000000010
                1411reg[3]: 00000000000000000000000000000010
                1423reg[3]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3642.082 ; gain = 15.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3642.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3642.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000000010100
                  55reg[5]: 00000000000000000000000000000110
                  67reg[5]: 00000000000000110000000000000000
                  79reg[4]: 00000000000000000000000000101000
                 103reg[4]: 11111111111111010000000000101000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111111110100000000001010000
                 199reg[4]: 11111111111111010000000001010000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111111110100000000010100000
                 283reg[4]: 11111111111111010000000010100000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111111110100000000101000000
                 367reg[4]: 11111111111111010000000101000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111111110100000001010000000
                 451reg[4]: 11111111111111010000001010000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111111110100000010100000000
                 535reg[4]: 11111111111111010000010100000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111111110100000101000000000
                 619reg[4]: 11111111111111010000101000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111111110100001010000000000
                 703reg[4]: 11111111111111010001010000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111111110100010100000000000
                 787reg[4]: 11111111111111010010100000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111111110100101000000000000
                 871reg[4]: 11111111111111010101000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111111110101010000000000000
                 955reg[4]: 11111111111111011010000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111111110110100000000000000
                1039reg[4]: 11111111111111100100000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111111111001000000000000000
                1123reg[4]: 11111111111111111000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111111111110000000000000000
                1207reg[4]: 00000000000000100000000000000000
                1231reg[4]: 00000000000000100000000000000001
                1243reg[1]: 00000000000000000000000000000001
                1279reg[4]: 00000000000001000000000000000010
                1303reg[4]: 00000000000000010000000000000010
                1339reg[4]: 00000000000000010000000000000011
                1351reg[1]: 00000000000000000000000000000000
                1399reg[2]: 00000000000000000000000000000011
                1399display_src: 00010, to_display: 00000000000000000000000000000011
                1411reg[3]: 00000000000000010000000000000011
                1423reg[3]: 00000000000000000000000000000010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3642.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3645.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3645.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000001100011000000000000001
                1375display_src: 00010, to_display: 00000000001100011000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3668.008 ; gain = 22.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000000000000000000000000001
                1375display_src: 00010, to_display: 00000000000000000000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3681.961 ; gain = 12.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3684.934 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3684.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000001100011000000000000001
                1375display_src: 00010, to_display: 00000000001100011000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3689.867 ; gain = 4.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3690.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3698.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3698.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[4]: 00000000000000000000000000000001
                1387reg[3]: 00000000000000000000000000000001
                1399reg[3]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3709.246 ; gain = 10.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3709.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3709.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[4]: 00000000000000000000000000000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3709.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3715.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3715.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[4]: 00000000000000000000000000000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3727.520 ; gain = 12.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3727.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3727.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[4]: 00000000000000000000000000000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3727.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3727.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3727.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[4]: 00000000000000000000000000000001
                1387reg[3]: 00000000000000000000000000000001
                1399reg[3]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3743.809 ; gain = 16.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3743.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3743.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000000001
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000000000000000000000000001
                1375display_src: 00010, to_display: 00000000000000000000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3743.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 19:55:34 2024...
