###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       285446   # Number of WRITE/WRITEP commands
num_reads_done                 =       622258   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       487374   # Number of read row buffer hits
num_read_cmds                  =       622257   # Number of READ/READP commands
num_writes_done                =       285457   # Number of read requests issued
num_write_row_hits             =       209073   # Number of write row buffer hits
num_act_cmds                   =       212114   # Number of ACT commands
num_pre_cmds                   =       212083   # Number of PRE commands
num_ondemand_pres              =       189281   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9473073   # Cyles of rank active rank.0
rank_active_cycles.1           =      9249216   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       526927   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       750784   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       850900   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7627   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3217   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1756   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1713   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2698   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3812   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5131   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9951   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1545   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19370   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           38   # Write cmd latency (cycles)
write_latency[20-39]           =          782   # Write cmd latency (cycles)
write_latency[40-59]           =         1375   # Write cmd latency (cycles)
write_latency[60-79]           =         3391   # Write cmd latency (cycles)
write_latency[80-99]           =         7110   # Write cmd latency (cycles)
write_latency[100-119]         =         9922   # Write cmd latency (cycles)
write_latency[120-139]         =        14173   # Write cmd latency (cycles)
write_latency[140-159]         =        16562   # Write cmd latency (cycles)
write_latency[160-179]         =        18122   # Write cmd latency (cycles)
write_latency[180-199]         =        19304   # Write cmd latency (cycles)
write_latency[200-]            =       194667   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       254492   # Read request latency (cycles)
read_latency[40-59]            =        81405   # Read request latency (cycles)
read_latency[60-79]            =        90172   # Read request latency (cycles)
read_latency[80-99]            =        30931   # Read request latency (cycles)
read_latency[100-119]          =        22155   # Read request latency (cycles)
read_latency[120-139]          =        18486   # Read request latency (cycles)
read_latency[140-159]          =        12956   # Read request latency (cycles)
read_latency[160-179]          =        10343   # Read request latency (cycles)
read_latency[180-199]          =         8587   # Read request latency (cycles)
read_latency[200-]             =        92730   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.42495e+09   # Write energy
read_energy                    =  2.50894e+09   # Read energy
act_energy                     =  5.80344e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.52925e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.60376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9112e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77151e+09   # Active standby energy rank.1
average_read_latency           =      117.471   # Average read request latency (cycles)
average_interarrival           =      11.0165   # Average request interarrival latency (cycles)
total_energy                   =  1.75149e+10   # Total energy (pJ)
average_power                  =      1751.49   # Average power (mW)
average_bandwidth              =      7.74583   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       281464   # Number of WRITE/WRITEP commands
num_reads_done                 =       614441   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       493406   # Number of read row buffer hits
num_read_cmds                  =       614436   # Number of READ/READP commands
num_writes_done                =       281478   # Number of read requests issued
num_write_row_hits             =       216502   # Number of write row buffer hits
num_act_cmds                   =       186722   # Number of ACT commands
num_pre_cmds                   =       186693   # Number of PRE commands
num_ondemand_pres              =       163658   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9371475   # Cyles of rank active rank.0
rank_active_cycles.1           =      9368013   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       628525   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       631987   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       837619   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9107   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3198   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1680   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1670   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2657   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3804   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5254   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9872   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1676   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19389   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           46   # Write cmd latency (cycles)
write_latency[20-39]           =         1054   # Write cmd latency (cycles)
write_latency[40-59]           =         1831   # Write cmd latency (cycles)
write_latency[60-79]           =         4494   # Write cmd latency (cycles)
write_latency[80-99]           =         9156   # Write cmd latency (cycles)
write_latency[100-119]         =        12989   # Write cmd latency (cycles)
write_latency[120-139]         =        16338   # Write cmd latency (cycles)
write_latency[140-159]         =        17424   # Write cmd latency (cycles)
write_latency[160-179]         =        18766   # Write cmd latency (cycles)
write_latency[180-199]         =        19123   # Write cmd latency (cycles)
write_latency[200-]            =       180243   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       259815   # Read request latency (cycles)
read_latency[40-59]            =        85868   # Read request latency (cycles)
read_latency[60-79]            =        88027   # Read request latency (cycles)
read_latency[80-99]            =        30360   # Read request latency (cycles)
read_latency[100-119]          =        21605   # Read request latency (cycles)
read_latency[120-139]          =        17455   # Read request latency (cycles)
read_latency[140-159]          =        11851   # Read request latency (cycles)
read_latency[160-179]          =         9367   # Read request latency (cycles)
read_latency[180-199]          =         7329   # Read request latency (cycles)
read_latency[200-]             =        82757   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40507e+09   # Write energy
read_energy                    =  2.47741e+09   # Read energy
act_energy                     =  5.10871e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01692e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.03354e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8478e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84564e+09   # Active standby energy rank.1
average_read_latency           =      111.616   # Average read request latency (cycles)
average_interarrival           =      11.1615   # Average request interarrival latency (cycles)
total_energy                   =  1.73965e+10   # Total energy (pJ)
average_power                  =      1739.65   # Average power (mW)
average_bandwidth              =      7.64518   # Average bandwidth
