streaming_dma_afu.json

# CCI-P avmm shim
QI:BBB_ccip_avmm/hw/par/ccip_avmm_addenda.qsf
SI:BBB_ccip_avmm/hw/sim/ccip_avmm_sim_addenda.txt

# CCI-P async shim
QI:BBB_ccip_async/hw/par/ccip_async_addenda.qsf
SI:BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt

# MPF
+define+MPF_PLATFORM_DCP_PCIE=1
QI:BBB_cci_mpf/hw/par/qsf_cci_mpf_PAR_files.qsf
SI:BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt

afu.sv
ccip_interface_reg.sv
ccip_std_afu.sv

qsys/streaming_dma_test_system.qsys
qsys/memory_to_stream_dma_bbb.qsys
qsys/stream_to_memory_dma_bbb.qsys

qsys/afu_id_avmm_slave/afu_id_avmm_slave_hw.tcl
qsys/afu_id_avmm_slave/afu_id_avmm_slave.sv
qsys/write_master/dcp_write_master_hw.tcl
qsys/write_master/dcp_byte_enable_generator.v
qsys/write_master/dcp_write_burst_control.v
qsys/write_master/dcp_write_master.v
qsys/write_master/dcp_ST_to_MM_Adapter.v

qsys/ip/streaming_dma_test_system/dma_clock.ip
qsys/ip/streaming_dma_test_system/emif_B_clock.ip
qsys/ip/streaming_dma_test_system/streaming_dma_afu_id.ip
qsys/ip/streaming_dma_test_system/emif_A_bridge.ip
qsys/ip/streaming_dma_test_system/host_rd_bridge.ip
qsys/ip/streaming_dma_test_system/streaming_dma_test_system_reset_in.ip
qsys/ip/streaming_dma_test_system/emif_A_clock.ip
qsys/ip/streaming_dma_test_system/host_wr_bridge.ip
qsys/ip/streaming_dma_test_system/emif_B_bridge.ip
qsys/ip/streaming_dma_test_system/mmio_bridge.ip
qsys/ip/streaming_dma_test_system/null_dfh.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_clock_in.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_csr_bridge.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_dispatcher.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_dma_read_master.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_host_bridge.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_id.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_memory_bridge.ip
qsys/ip/memory_to_stream_dma_bbb/memory_to_stream_dma_bbb_reset_in.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_clock_in.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_csr_bridge.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_host_bridge.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_id.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_memory_bridge.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_reset_in.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_stream_to_memory_dispatcher.ip
qsys/ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_write_master.ip



# This will be generated during simulator configuration
SI:qsys_sim_filelist.txt
