

================================================================
== Vivado HLS Report for 'rxEngPacketDropper'
================================================================
* Date:           Thu Aug  5 18:58:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.150 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       28|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      701|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      701|       64|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_113                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_181                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_7_nbreadreq_fu_100_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_114_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          14|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |DataOutApp_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done                 |   9|          2|    1|          2|
    |rthDropFifo_V_blk_n     |   9|          2|    1|          2|
    |ureDataPayload_V_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |repd_state                                  |    1|   0|    1|          0|
    |repd_state_load_reg_311                     |    1|   0|    1|          0|
    |repd_state_load_reg_311_pp0_iter1_reg       |    1|   0|    1|          0|
    |response_drop_V                             |    1|   0|    1|          0|
    |response_drop_V_load_reg_315                |    1|   0|    1|          0|
    |response_drop_V_load_reg_315_pp0_iter1_reg  |    1|   0|    1|          0|
    |response_id_V                               |   16|   0|   16|          0|
    |response_user_myIP_V                        |   32|   0|   32|          0|
    |response_user_myPort                        |   16|   0|   16|          0|
    |response_user_theirI                        |   32|   0|   32|          0|
    |response_user_theirP                        |   16|   0|   16|          0|
    |tmp_data_V_reg_327                          |  512|   0|  512|          0|
    |tmp_keep_V_reg_332                          |   64|   0|   64|          0|
    |tmp_last_V_reg_337                          |    1|   0|    1|          0|
    |tmp_reg_323                                 |    1|   0|    1|          0|
    |tmp_reg_323_pp0_iter1_reg                   |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  701|   0|  701|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|rthDropFifo_V_dout        |  in |  113|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|rthDropFifo_V_empty_n     |  in |    1|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|rthDropFifo_V_read        | out |    1|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|ureDataPayload_V_dout     |  in |  577|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|ureDataPayload_V_empty_n  |  in |    1|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|ureDataPayload_V_read     | out |    1|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|DataOutApp_TREADY         |  in |    1|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TVALID         | out |    1|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TUSER          | out |   96|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TDATA          | out |  512|    axis    | repdDataOut_V_data_V |    pointer   |
|DataOutApp_TKEEP          | out |   64|    axis    | repdDataOut_V_keep_V |    pointer   |
|DataOutApp_TDEST          | out |   16|    axis    | repdDataOut_V_dest_V |    pointer   |
|DataOutApp_TLAST          | out |    1|    axis    | repdDataOut_V_last_V |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%repd_state_load = load i1* @repd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:217]   --->   Operation 4 'load' 'repd_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%response_drop_V_load = load i1* @response_drop_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:228]   --->   Operation 5 'load' 'response_drop_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %repd_state_load, label %2, label %0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:217]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i113P(i113* @rthDropFifo_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:219]   --->   Operation 7 'nbreadreq' 'tmp_7' <Predicate = (!repd_state_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %._crit_edge8.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:219]   --->   Operation 8 'br' <Predicate = (!repd_state_load)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.15ns)   --->   "%tmp20 = call i113 @_ssdm_op_Read.ap_fifo.volatile.i113P(i113* @rthDropFifo_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 9 'read' 'tmp20' <Predicate = (!repd_state_load & tmp_7)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i113 %tmp20 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 10 'trunc' 'trunc_ln321_1' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i16 %trunc_ln321_1, i16* @response_id_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 11 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_user_myIP_V_load = call i32 @_ssdm_op_PartSelect.i32.i113.i32.i32(i113 %tmp20, i32 16, i32 47)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 12 'partselect' 'tmp_user_myIP_V_load' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i32 %tmp_user_myIP_V_load, i32* @response_user_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 13 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_theirIP_V_l = call i32 @_ssdm_op_PartSelect.i32.i113.i32.i32(i113 %tmp20, i32 48, i32 79)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 14 'partselect' 'tmp_user_theirIP_V_l' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %tmp_user_theirIP_V_l, i32* @response_user_theirI, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 15 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_user_myPort_V_lo = call i16 @_ssdm_op_PartSelect.i16.i113.i32.i32(i113 %tmp20, i32 80, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 16 'partselect' 'tmp_user_myPort_V_lo' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i16 %tmp_user_myPort_V_lo, i16* @response_user_myPort, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 17 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_user_theirPort_V_1 = call i16 @_ssdm_op_PartSelect.i16.i113.i32.i32(i113 %tmp20, i32 96, i32 111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 18 'partselect' 'tmp_user_theirPort_V_1' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "store i16 %tmp_user_theirPort_V_1, i16* @response_user_theirP, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:39->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 19 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i113.i32(i113 %tmp20, i32 112)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 20 'bitselect' 'tmp_14' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i1 %tmp_14, i1* @response_drop_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:92->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:220]   --->   Operation 21 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "store i1 true, i1* @repd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:221]   --->   Operation 22 'store' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.60>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @ureDataPayload_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:225]   --->   Operation 23 'nbreadreq' 'tmp' <Predicate = (repd_state_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge9.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:225]   --->   Operation 24 'br' <Predicate = (repd_state_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.15ns)   --->   "%tmp_1 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @ureDataPayload_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:226]   --->   Operation 25 'read' 'tmp_1' <Predicate = (repd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i577 %tmp_1 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:226]   --->   Operation 26 'trunc' 'tmp_data_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_keep_V = call i64 @_ssdm_op_PartSelect.i64.i577.i32.i32(i577 %tmp_1, i32 512, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:226]   --->   Operation 27 'partselect' 'tmp_keep_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_1, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:226]   --->   Operation 28 'bitselect' 'tmp_last_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %response_drop_V_load, label %._crit_edge10.i, label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:228]   --->   Operation 29 'br' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "store i1 false, i1* @repd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:231]   --->   Operation 30 'store' <Predicate = (repd_state_load & tmp & tmp_last_V)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_dest_V = load i16* @response_id_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:227]   --->   Operation 31 'load' 'tmp_dest_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_myIP_V = load i32* @response_user_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:227]   --->   Operation 32 'load' 'tmp_user_myIP_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_user_theirIP_V = load i32* @response_user_theirI, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:227]   --->   Operation 33 'load' 'tmp_user_theirIP_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_user_myPort_V = load i16* @response_user_myPort, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:227]   --->   Operation 34 'load' 'tmp_user_myPort_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_user_theirPort_V = load i16* @response_user_theirP, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:227]   --->   Operation 35 'load' 'tmp_user_theirPort_V' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_user = call i96 @_ssdm_op_BitConcatenate.i96.i16.i16.i32.i32(i16 %tmp_user_theirPort_V, i16 %tmp_user_myPort_V, i32 %tmp_user_theirIP_V, i32 %tmp_user_myIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:229]   --->   Operation 36 'bitconcatenate' 'tmp_user' <Predicate = (repd_state_load & tmp & !response_drop_V_load)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %repdDataOut_V_data_V, i64* %repdDataOut_V_keep_V, i16* %repdDataOut_V_dest_V, i1* %repdDataOut_V_last_V, i96* %repdDataOut_V_user, i512 %tmp_data_V, i64 %tmp_keep_V, i16 %tmp_dest_V, i1 %tmp_last_V, i96 %tmp_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:229]   --->   Operation 37 'write' <Predicate = (repd_state_load & tmp & !response_drop_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %5, label %._crit_edge11.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:230]   --->   Operation 38 'br' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @rthDropFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @ureDataPayload_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %repdDataOut_V_data_V, i64* %repdDataOut_V_keep_V, i16* %repdDataOut_V_dest_V, i1* %repdDataOut_V_last_V, i96* %repdDataOut_V_user, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str26, [1 x i8]* @p_str22) nounwind"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:208]   --->   Operation 42 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:222]   --->   Operation 43 'br' <Predicate = (!repd_state_load & tmp_7)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %rxEngPacketDropper.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:223]   --->   Operation 44 'br' <Predicate = (!repd_state_load)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %repdDataOut_V_data_V, i64* %repdDataOut_V_keep_V, i16* %repdDataOut_V_dest_V, i1* %repdDataOut_V_last_V, i96* %repdDataOut_V_user, i512 %tmp_data_V, i64 %tmp_keep_V, i16 %tmp_dest_V, i1 %tmp_last_V, i96 %tmp_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:229]   --->   Operation 45 'write' <Predicate = (repd_state_load & tmp & !response_drop_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:229]   --->   Operation 46 'br' <Predicate = (repd_state_load & tmp & !response_drop_V_load)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:231]   --->   Operation 47 'br' <Predicate = (repd_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:232]   --->   Operation 48 'br' <Predicate = (repd_state_load & tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %rxEngPacketDropper.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:233]   --->   Operation 49 'br' <Predicate = (repd_state_load)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ repdDataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repdDataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repdDataOut_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repdDataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repdDataOut_V_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repd_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ response_drop_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rthDropFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ response_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ response_user_myIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ response_user_theirI]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ response_user_myPort]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ response_user_theirP]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ureDataPayload_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
repd_state_load        (load          ) [ 0111]
response_drop_V_load   (load          ) [ 0111]
br_ln217               (br            ) [ 0000]
tmp_7                  (nbreadreq     ) [ 0111]
br_ln219               (br            ) [ 0000]
tmp20                  (read          ) [ 0000]
trunc_ln321_1          (trunc         ) [ 0000]
store_ln92             (store         ) [ 0000]
tmp_user_myIP_V_load   (partselect    ) [ 0000]
store_ln39             (store         ) [ 0000]
tmp_user_theirIP_V_l   (partselect    ) [ 0000]
store_ln39             (store         ) [ 0000]
tmp_user_myPort_V_lo   (partselect    ) [ 0000]
store_ln39             (store         ) [ 0000]
tmp_user_theirPort_V_1 (partselect    ) [ 0000]
store_ln39             (store         ) [ 0000]
tmp_14                 (bitselect     ) [ 0000]
store_ln92             (store         ) [ 0000]
store_ln221            (store         ) [ 0000]
tmp                    (nbreadreq     ) [ 0111]
br_ln225               (br            ) [ 0000]
tmp_1                  (read          ) [ 0000]
tmp_data_V             (trunc         ) [ 0111]
tmp_keep_V             (partselect    ) [ 0111]
tmp_last_V             (bitselect     ) [ 0111]
br_ln228               (br            ) [ 0000]
store_ln231            (store         ) [ 0000]
tmp_dest_V             (load          ) [ 0101]
tmp_user_myIP_V        (load          ) [ 0000]
tmp_user_theirIP_V     (load          ) [ 0000]
tmp_user_myPort_V      (load          ) [ 0000]
tmp_user_theirPort_V   (load          ) [ 0000]
tmp_user               (bitconcatenate) [ 0101]
br_ln230               (br            ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specpipeline_ln208     (specpipeline  ) [ 0000]
br_ln222               (br            ) [ 0000]
br_ln223               (br            ) [ 0000]
write_ln229            (write         ) [ 0000]
br_ln229               (br            ) [ 0000]
br_ln231               (br            ) [ 0000]
br_ln232               (br            ) [ 0000]
br_ln233               (br            ) [ 0000]
ret_ln0                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="repdDataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repdDataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="repdDataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repdDataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="repdDataOut_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repdDataOut_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="repdDataOut_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repdDataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="repdDataOut_V_user">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repdDataOut_V_user"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="repd_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repd_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="response_drop_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_drop_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rthDropFifo_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rthDropFifo_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="response_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="response_user_myIP_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_myIP_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="response_user_theirI">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_theirI"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="response_user_myPort">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_myPort"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="response_user_theirP">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_theirP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ureDataPayload_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureDataPayload_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i113P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i113P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i113.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i16.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i64P.i16P.i1P.i96P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2224"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_7_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="113" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp20_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="113" slack="0"/>
<pin id="110" dir="0" index="1" bw="113" slack="0"/>
<pin id="111" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp20/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="577" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="577" slack="0"/>
<pin id="124" dir="0" index="1" bw="577" slack="0"/>
<pin id="125" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="0" index="3" bw="16" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="96" slack="0"/>
<pin id="135" dir="0" index="6" bw="512" slack="1"/>
<pin id="136" dir="0" index="7" bw="64" slack="1"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="0" index="9" bw="1" slack="1"/>
<pin id="139" dir="0" index="10" bw="96" slack="0"/>
<pin id="140" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="repd_state_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="repd_state_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="response_drop_V_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="response_drop_V_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln321_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="113" slack="0"/>
<pin id="157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln92_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_user_myIP_V_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="113" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_user_myIP_V_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln39_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_user_theirIP_V_l_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="113" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="0"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_user_theirIP_V_l/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln39_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_user_myPort_V_lo_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="113" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="8" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_user_myPort_V_lo/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln39_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_user_theirPort_V_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="113" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="0" index="3" bw="8" slack="0"/>
<pin id="218" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_user_theirPort_V_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln39_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_14_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="113" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln92_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln221_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_data_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="577" slack="0"/>
<pin id="251" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_keep_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="577" slack="0"/>
<pin id="256" dir="0" index="2" bw="11" slack="0"/>
<pin id="257" dir="0" index="3" bw="11" slack="0"/>
<pin id="258" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_last_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="577" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln231_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_dest_V_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_user_myIP_V_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_myIP_V/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_user_theirIP_V_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_theirIP_V/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_user_myPort_V_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_myPort_V/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_user_theirPort_V_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_theirPort_V/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_user_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="96" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="0" index="3" bw="32" slack="0"/>
<pin id="303" dir="0" index="4" bw="32" slack="0"/>
<pin id="304" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_user/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="repd_state_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="repd_state_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="response_drop_V_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="response_drop_V_load "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_7_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="2"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_data_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="512" slack="1"/>
<pin id="329" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_keep_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_last_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_dest_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_user_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="96" slack="1"/>
<pin id="349" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="108" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="108" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="108" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="108" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="108" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="122" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="122" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="122" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="74" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="128" pin=8"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="290" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="286" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="309"><net_src comp="282" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="310"><net_src comp="298" pin="5"/><net_sink comp="128" pin=10"/></net>

<net id="314"><net_src comp="147" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="151" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="100" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="114" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="249" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="335"><net_src comp="253" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="128" pin=7"/></net>

<net id="340"><net_src comp="263" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="128" pin=9"/></net>

<net id="345"><net_src comp="277" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="128" pin=8"/></net>

<net id="350"><net_src comp="298" pin="5"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="128" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: repdDataOut_V_data_V | {3 }
	Port: repdDataOut_V_keep_V | {3 }
	Port: repdDataOut_V_dest_V | {3 }
	Port: repdDataOut_V_last_V | {3 }
	Port: repdDataOut_V_user | {3 }
	Port: repd_state | {1 }
	Port: response_drop_V | {1 }
	Port: rthDropFifo_V | {}
	Port: response_id_V | {1 }
	Port: response_user_myIP_V | {1 }
	Port: response_user_theirI | {1 }
	Port: response_user_myPort | {1 }
	Port: response_user_theirP | {1 }
	Port: ureDataPayload_V | {}
 - Input state : 
	Port: rxEngPacketDropper : repdDataOut_V_data_V | {}
	Port: rxEngPacketDropper : repdDataOut_V_keep_V | {}
	Port: rxEngPacketDropper : repdDataOut_V_dest_V | {}
	Port: rxEngPacketDropper : repdDataOut_V_last_V | {}
	Port: rxEngPacketDropper : repdDataOut_V_user | {}
	Port: rxEngPacketDropper : repd_state | {1 }
	Port: rxEngPacketDropper : response_drop_V | {1 }
	Port: rxEngPacketDropper : rthDropFifo_V | {1 }
	Port: rxEngPacketDropper : response_id_V | {2 }
	Port: rxEngPacketDropper : response_user_myIP_V | {2 }
	Port: rxEngPacketDropper : response_user_theirI | {2 }
	Port: rxEngPacketDropper : response_user_myPort | {2 }
	Port: rxEngPacketDropper : response_user_theirP | {2 }
	Port: rxEngPacketDropper : ureDataPayload_V | {1 }
  - Chain level:
	State 1
		br_ln217 : 1
		store_ln92 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln92 : 1
		br_ln228 : 1
	State 2
		tmp_user : 1
		write_ln229 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
| nbreadreq|     tmp_7_nbreadreq_fu_100    |
|          |      tmp_nbreadreq_fu_114     |
|----------|-------------------------------|
|   read   |       tmp20_read_fu_108       |
|          |       tmp_1_read_fu_122       |
|----------|-------------------------------|
|   write  |        grp_write_fu_128       |
|----------|-------------------------------|
|   trunc  |      trunc_ln321_1_fu_155     |
|          |       tmp_data_V_fu_249       |
|----------|-------------------------------|
|          |  tmp_user_myIP_V_load_fu_165  |
|          |  tmp_user_theirIP_V_l_fu_181  |
|partselect|  tmp_user_myPort_V_lo_fu_197  |
|          | tmp_user_theirPort_V_1_fu_213 |
|          |       tmp_keep_V_fu_253       |
|----------|-------------------------------|
| bitselect|         tmp_14_fu_229         |
|          |       tmp_last_V_fu_263       |
|----------|-------------------------------|
|bitconcatenate|        tmp_user_fu_298        |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   repd_state_load_reg_311  |    1   |
|response_drop_V_load_reg_315|    1   |
|        tmp_7_reg_319       |    1   |
|     tmp_data_V_reg_327     |   512  |
|     tmp_dest_V_reg_342     |   16   |
|     tmp_keep_V_reg_332     |   64   |
|     tmp_last_V_reg_337     |    1   |
|         tmp_reg_323        |    1   |
|      tmp_user_reg_347      |   96   |
+----------------------------+--------+
|            Total           |   693  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_128 |  p8  |   2  |  16  |   32   ||    9    |
| grp_write_fu_128 |  p10 |   2  |  96  |   192  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   693  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   693  |   18   |
+-----------+--------+--------+--------+
