CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'mul_11bits' of
   'xilinx.com:ip:mult_gen:11.2' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2
   \component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'mul_11bits' already exists in the project. Output
   products for this core may be overwritten.
WARNING:coreutil - error deleting
   "C:/Users/RSPC/Dropbox/ConstantWeightCoding/hardware/10-38/decoder/ipcore_dir
   /tmp/_cg/_dbg/": file already exists
       while executing
   "file delete -force $transientDirectory"
       (procedure "::xilinx::GeneratorUtils::cleanTransientOutputs" line 21)
       invoked from within
   "::xilinx::GeneratorUtils::cleanTransientOutputs $componentInstanceID"
       (procedure "main" line 44)
       invoked from within
   "main $argc $argv"
       invoked from within
   "return [main $argc $argv]"
       (file
   "C:\Xilinx\13.2\ISE_DS\ISE\coregen\repository\xilinx.com\generators\customiza
   tion_generator_v1_0.tcl" line 58)ERROR:sim - Unable to evaluate Tcl file:
   C:\Xilinx\13.2\ISE_DS\ISE\coregen\repository\xilinx.com\generators\customizat
   ion_generator_v1_0.tcl
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'mul_11bits'.  Failed executing Tcl generator.

Wrote CGP file for project 'mul_11bits'.
