From b61065dad0f4e81decbe28bd5b05884b0bf1be0e Mon Sep 17 00:00:00 2001
From: Shadi Ammouri <shadi@marvell.com>
Date: Mon, 20 Aug 2012 10:35:11 +0300
Subject: [PATCH 252/609] LPAE: Add support for 4GB DRAM per CS.

Signed-off-by: Shadi Ammouri <shadi@marvell.com>
Signed-off-by: Nadav Haklai <nadavh@marvell.com>
Signed-off-by: Seif Mazareeb <seif@marvell.com>
---
 arch/arm/kernel/setup.c                            |   18 ++++++++++++
 .../armada_xp_family/ctrlEnv/sys/mvCpuIf.c         |   11 ++++++--
 arch/arm/mach-armadaxp/core.c                      |   29 --------------------
 arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIf.c      |    2 +-
 .../plat-armada/mv_hal/neta/gbe/mvNetaAddrDec.c    |    3 +-
 5 files changed, 30 insertions(+), 33 deletions(-)

--- a/arch/arm/kernel/setup.c
+++ b/arch/arm/kernel/setup.c
@@ -643,6 +643,24 @@ __tagtable(ATAG_MEM, parse_tag_mem32);
 #ifdef CONFIG_PHYS_ADDR_T_64BIT
 static int __init parse_tag_mem64(const struct tag *tag)
 {
+#ifdef CONFIG_ARM_LPAE
+	/* We might have 4GB on a single CS. */
+	if (tag->u.mem64.size >= 0x100000000ll) {
+		u64 tmp_size = tag->u.mem64.size;
+		phys_addr_t tmp_start = tag->u.mem64.start;
+		u32 blk_size;
+		int ret;
+		while (tmp_size > 0ll) {
+			blk_size = ((tmp_size < 0x100000000ll) ? (u32)tmp_size : (2ll << 30ll));
+			ret = arm_add_memory(tmp_start, blk_size);
+			if (ret)
+				return ret;
+			tmp_start += (u64)blk_size;
+			tmp_size -= (u64)blk_size;
+		}
+		return 0;
+	}
+#endif
 	/* We only use 32-bits for the size. */
 	return arm_add_memory(tag->u.mem64.start, (unsigned long)tag->u.mem64.size);
 }
--- a/arch/arm/mach-armadaxp/armada_xp_family/ctrlEnv/sys/mvCpuIf.c
+++ b/arch/arm/mach-armadaxp/armada_xp_family/ctrlEnv/sys/mvCpuIf.c
@@ -158,6 +158,7 @@ MV_STATUS mvCpuIfInitForCpu(MV_U32 cpu,
 	MV_TARGET target;
 	MV_ADDR_WIN addrWin;
 	MV_U32 minBase = 0xFFFFFFFF;
+	MV_U32 minSize;
 
 	if (cpuAddrWinMap == NULL) {
 		DB(mvOsPrintf("mvCpuIfInit:ERR. cpuAddrWinMap == NULL\n"));
@@ -174,11 +175,17 @@ MV_STATUS mvCpuIfInitForCpu(MV_U32 cpu,
 			minBase = cpuAddrWinMap[target].addrWin.baseLow;
 	}
 	if (minBase != 0x0) {
+		minSize = 0xFFFFFFFF - minBase + 1;
+		if (!MV_IS_POWER_OF_2(minSize)) {
+			/* Round up to next power of 2. */
+			minSize = (1 << (mvLog2(minSize) + 1));
+			minBase = 0xFFFFFFFF - minSize + 1;
+		}
+
 		/* Now write the base and size */
 		MV_REG_WRITE(MBUS_BRIDGE_WIN_BASE_REG, minBase);
 		/* Align window size to 64KB */
-		regVal = ((0xFFFFFFFF - minBase) + SDRAMWBR_BASE_ALIGNMENT) & ~(SDRAMWBR_BASE_ALIGNMENT - 1);
-		regVal = (regVal / SDRAMWBR_BASE_ALIGNMENT) - 1;
+		regVal = (minSize / SDRAMWBR_BASE_ALIGNMENT) - 1;
 		regVal = (regVal << 16) | 0x1;
 		MV_REG_WRITE(MBUS_BRIDGE_WIN_CTRL_REG, regVal);
 	}
--- a/arch/arm/mach-armadaxp/core.c
+++ b/arch/arm/mach-armadaxp/core.c
@@ -1603,34 +1603,6 @@ void __init axp_tag_fixup_mem32(struct m
 }
 #endif /* CONFIG_FB_DOVE */
 
-void __init axp_tag_fixup(struct tag *t, char **from,
-			    struct meminfo *meminfo)
-{
-	int i = 0;
-	__u64 base = 0x0ll;
-	for (; t->hdr.size; t = tag_next(t))
-		if (t->hdr.tag == ATAG_MEM64) {
-#if 0
-			i++;
-			if (i > 3) {
-				t->u.mem64.start = 0x0;
-				t->u.mem64.size = 0x0;
-			} else if (i == 1) {
-				t->u.mem64.start = base;
-				t->u.mem64.size = (2ll << 30ll);
-			} else if (i == 2) {
-				t->u.mem64.start = base;
-				t->u.mem64.size = (uint64_t)(1ll << 30ll);
-			} else {
-				t->u.mem64.start = base;
-				t->u.mem64.size = (uint64_t)(2ll << 30ll);
-			}
-			base += (2ll << 30ll);
-#endif
-			printk(KERN_ERR "Base 0x%llx, Size 0x%llx.\n",
-				t->u.mem64.start, t->u.mem64.size);
-		}
-}
 
 MACHINE_START(ARMADA_XP_DB, "Marvell Armada XP Development Board")
 	/* MAINTAINER("MARVELL") */
@@ -1639,7 +1611,6 @@ MACHINE_START(ARMADA_XP_DB, "Marvell Arm
 	.init_irq	= axp_init_irq,
 	.timer		= &axp_timer,
 	.init_machine	= axp_db_init,
-	.fixup		= axp_tag_fixup,
 #ifdef CONFIG_FB_DOVE
 	/* reserve memory for LCD */
 	.fixup		= axp_tag_fixup_mem32,
--- a/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIf.c
+++ b/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIf.c
@@ -275,7 +275,7 @@ MV_STATUS mvDramIfWinGet(MV_TARGET targe
 
 	sizeRegVal = (sizeReg & SDRAMWCR_SIZE_MASK) >> SDRAMWCR_SIZE_OFFS;
 
-	pAddrDecWin->addrWin.size = (MV_U64)((sizeRegVal + 1) * SDRAMWCR_SIZE_ALLIGNMENT);
+	pAddrDecWin->addrWin.size = (MV_U64)((MV_U64)(sizeRegVal + 1) * (MV_U64)SDRAMWCR_SIZE_ALLIGNMENT);
 
 	/* Check if ctrlRegToSize returned OK */
 	if (-1 == pAddrDecWin->addrWin.size) {
--- a/arch/arm/plat-armada/mv_hal/neta/gbe/mvNetaAddrDec.c
+++ b/arch/arm/plat-armada/mv_hal/neta/gbe/mvNetaAddrDec.c
@@ -167,7 +167,8 @@ MV_STATUS mvNetaWinInit(MV_U32 port, MV_
 *******************************************************************************/
 MV_STATUS mvNetaWinWrite(MV_U32 port, MV_U32 winNum, MV_UNIT_WIN_INFO *pAddrDecWin)
 {
-	MV_U32 size, alignment;
+	MV_U64 size;
+	MV_U32 alignment;
 	MV_U32 baseReg, sizeReg;
 
 	/* Parameter checking   */
