
---------- Begin Simulation Statistics ----------
final_tick                                39913832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   119602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1297.04                       # Real time elapsed on the host
host_tick_rate                               30773050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039914                       # Number of seconds simulated
sim_ticks                                 39913832500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  92461793                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 87578365                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.798277                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.798277                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7453095                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5724915                       # number of floating regfile writes
system.cpu.idleCycles                          132371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1548330                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12891480                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.403523                       # Inst execution rate
system.cpu.iew.exec_refs                     48397978                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13904562                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9141967                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42996333                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                927                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4036                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14304081                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           228223245                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34493416                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3603903                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             191867593                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2219164                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1294714                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2243112                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1978                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       770882                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         777448                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 248204860                       # num instructions consuming a value
system.cpu.iew.wb_count                     189426962                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.582955                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144692161                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.372949                       # insts written-back per cycle
system.cpu.iew.wb_sent                      190558214                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302517907                       # number of integer regfile reads
system.cpu.int_regfile_writes               156052172                       # number of integer regfile writes
system.cpu.ipc                               1.252699                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.252699                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2140259      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             139177544     71.20%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   85      0.00%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48415      0.02%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1678948      0.86%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1493      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9101      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               106063      0.05%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20505      0.01%     73.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357287      1.72%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5865      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           44604      0.02%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          20012      0.01%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34736223     17.77%     92.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12887203      6.59%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          102960      0.05%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134924      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195471497                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7317597                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14220932                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6854894                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7326688                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2863709                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014650                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1173144     40.97%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    155      0.01%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    950      0.03%     41.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412327     14.40%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   42      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1264903     44.17%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10716      0.37%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               627      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              844      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              188877350                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          459599848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    182572068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         293993556                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  228221887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195471497                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1358                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        73095039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            318783                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    151974201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      79695295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.452736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.220862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21999378     27.60%     27.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10664991     13.38%     40.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11403791     14.31%     55.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12092901     15.17%     70.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7656371      9.61%     80.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5813145      7.29%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6378816      8.00%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1731100      2.17%     97.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1954802      2.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79695295                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.448669                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2936821                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1013569                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42996333                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14304081                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                81658986                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         79827666                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205916                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                29857993                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24519893                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1293335                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14863008                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14848572                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902873                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2322844                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10605                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11737                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1772                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        73088768                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1292409                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     70007752                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.215871                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.344345                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        18610890     26.58%     26.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16301225     23.28%     49.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12726141     18.18%     68.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7722051     11.03%     79.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2327414      3.32%     82.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4744830      6.78%     89.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1265383      1.81%     90.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          896178      1.28%     92.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5413640      7.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     70007752                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5413640                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     36967385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36967385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36967385                       # number of overall hits
system.cpu.dcache.overall_hits::total        36967385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       177879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         177879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       177879                       # number of overall misses
system.cpu.dcache.overall_misses::total        177879                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6848634993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6848634993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6848634993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6848634993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37145264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37145264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37145264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37145264                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38501.649959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38501.649959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38501.649959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38501.649959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.893484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80890                       # number of writebacks
system.cpu.dcache.writebacks::total             80890                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77010                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4194830493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4194830493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4194830493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4194830493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002716                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41586.914642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41586.914642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41586.914642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41586.914642                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100356                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23671126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23671126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       136464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3914684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3914684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23807590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23807590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28686.569352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28686.569352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        76999                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        76999                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1302613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1302613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21905.549483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21905.549483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2933950993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2933950993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70842.713823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70842.713823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2892216993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2892216993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69853.564704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69853.564704                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.570483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37068254                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            367.492703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.570483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          74391396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         74391396                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 11898777                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32026743                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  26295241                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8179820                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1294714                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13722825                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1872                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              251073886                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8721                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34492053                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13904573                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4890                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16738                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12052818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      158062851                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29857993                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17182021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      66338510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2593056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  914                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6499                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  11511453                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                175521                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           79695295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.318408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.488556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 35471258     44.51%     44.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1390891      1.75%     46.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  5822474      7.31%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3816117      4.79%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1948274      2.44%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2623941      3.29%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  4285625      5.38%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1342917      1.69%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22993798     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             79695295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.374031                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.980051                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     11508143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11508143                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11508143                       # number of overall hits
system.cpu.icache.overall_hits::total        11508143                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3310                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3310                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3310                       # number of overall misses
system.cpu.icache.overall_misses::total          3310                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11511453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11511453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11511453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11511453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2088                       # number of writebacks
system.cpu.icache.writebacks::total              2088                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.replacements                   2088                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11508143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11508143                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11511453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11511453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.822921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11510746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4422.107568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.822921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23025509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23025509                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11512544                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1422                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10680925                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13444346                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                20951                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1978                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 966416                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  39913832500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1294714                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 15444451                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11915222                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13311                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  30276220                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20751377                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242993362                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12650                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7205568                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9738436                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4011957                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              99                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           314576036                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   671287419                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                391035727                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7721391                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                102825779                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39310268                       # count of insts added to the skid buffer
system.cpu.rob.reads                        292798478                       # The number of ROB reads
system.cpu.rob.writes                       466134649                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52922                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 486                       # number of overall hits
system.l2.overall_hits::.cpu.data               52922                       # number of overall hits
system.l2.overall_hits::total                   53408                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47946                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50058                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2112                       # number of overall misses
system.l2.overall_misses::.cpu.data             47946                       # number of overall misses
system.l2.overall_misses::total                 50058                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3477127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3629028500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3477127000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3629028500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103466                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.812933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.475334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483811                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.812933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.475334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483811                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72521.732783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72496.474090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72521.732783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72496.474090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31278                       # number of writebacks
system.l2.writebacks::total                     31278                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50057                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2987192250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3117514250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2987192250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3117514250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.475334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.475334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.483801                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62303.263046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62279.286613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62303.263046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62279.286613                       # average overall mshr miss latency
system.l2.replacements                          42317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80890                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80890                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2083                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2800894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2800894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72161.951873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72161.951873                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2404098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2404098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61938.952440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61938.952440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        59463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         59463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.153574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.153574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8116.917632                       # Cycle average of tags in use
system.l2.tags.total_refs                      205878                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50509                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.076066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.888837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       108.293194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7941.735602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990835                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1697549                       # Number of tag accesses
system.l2.tags.data_accesses                  1697549                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003585571250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31278                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50057                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31278                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.053097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.151778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.565900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.42%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1669     86.88%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              240     12.49%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.47%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39911676500                       # Total gap between requests
system.mem_ctrls.avgGap                     490707.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3384891.691370403860                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 76874401.875590369105                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50119166.081082284451                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2111                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47946                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31278                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60657750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1405000000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 908001616750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28734.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29303.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  29030040.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47946                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50057                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3384892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     76879212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80264104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3384892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3384892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50152839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50152839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50152839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3384892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     76879212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130416943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31257                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1631                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               527145250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1465657750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10531.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29281.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40076                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28223                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.931140                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.974912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.129675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5703     43.83%     43.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1558     11.97%     55.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          703      5.40%     61.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          513      3.94%     65.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          497      3.82%     68.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          355      2.73%     71.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          307      2.36%     74.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      2.08%     76.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3105     23.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.259294                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.119166                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50415540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26796495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187396440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83603520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3150644640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3931630860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12016064640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   19446552135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   487.213352                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31176322000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1332760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7404750500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42490140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22584045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169989120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79558020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3150644640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3250115490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12589972320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   19305353775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.675773                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32680099250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1332760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5900973250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38814                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50057                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54148000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62571250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             62066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       112168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2088                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30505                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        59463                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       302094                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                309383                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11632512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11932416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42322                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           145789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080165                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144846     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    943      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             145789                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39913832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          185936000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3906496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151302999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
