// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: delayedCorrelation
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/delayedCorrelation
// Hierarchy Level: 3
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module delayedCorrelation
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           dataIn_re,
           dataIn_im,
           validIn,
           startIn,
           corrOut_re,
           corrOut_im,
           corrValid,
           startOut);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   validIn;
  input   startIn;
  output  signed [31:0] corrOut_re;  // sfix32_En26
  output  signed [31:0] corrOut_im;  // sfix32_En26
  output  corrValid;
  output  startOut;


  reg signed [15:0] Delay4_reg_re [0:1];  // sfix16_En12 [2]
  reg signed [15:0] Delay4_reg_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay4_reg_next_re [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay4_reg_next_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] dataIn_re_1;  // sfix16_En12
  wire signed [15:0] dataIn_im_1;  // sfix16_En12
  wire signed [15:0] Delay4_out1_re;  // sfix16_En12
  wire signed [15:0] Delay4_out1_im;  // sfix16_En12
  reg signed [15:0] Delay4_out1_re_1;  // sfix16_En12
  reg signed [15:0] Delay4_out1_im_1;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_1_C2ReIm_A;  // sfix16_En12
  reg signed [15:0] Delay16_reg_re [0:13];  // sfix16_En12 [14]
  reg signed [15:0] Delay16_reg_im [0:13];  // sfix16_En12 [14]
  reg signed [15:0] Delay16_reg_next_re [0:13];  // sfix16_En12 [14]
  reg signed [15:0] Delay16_reg_next_im [0:13];  // sfix16_En12 [14]
  reg signed [15:0] dataIn_re_2;  // sfix16_En12
  reg signed [15:0] dataIn_im_2;  // sfix16_En12
  wire signed [16:0] conj_cast;  // sfix17_En12
  wire signed [16:0] conj_cast_1;  // sfix17_En12
  wire signed [15:0] Conjugate_out1_re;  // sfix16_En12
  wire signed [15:0] Conjugate_out1_im;  // sfix16_En12
  reg signed [15:0] Delay5_reg_re [0:1];  // sfix16_En12 [2]
  reg signed [15:0] Delay5_reg_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay5_reg_next_re [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay5_reg_next_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay5_out1_re;  // sfix16_En12
  wire signed [15:0] Delay5_out1_im;  // sfix16_En12
  wire signed [15:0] Delay5_out1_re_1;  // sfix16_En12
  wire signed [15:0] Delay5_out1_im_1;  // sfix16_En12
  reg signed [15:0] Delay5_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay5_out1_im_2;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_2_C2ReIm_A;  // sfix16_En12
  wire signed [31:0] Product_Re_AC;  // sfix32_En24
  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]
  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En24 [3]
  reg signed [31:0] Product_Re_AC_1;  // sfix32_En24
  reg signed [15:0] rd_1_reg [0:1];  // sfix16 [2]
  wire signed [15:0] rd_1_reg_next [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_1_C2ReIm_B;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_2_C2ReIm_B;  // sfix16_En12
  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]
  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_2_C2ReIm_B_1;  // sfix16_En12
  (* use_dsp  = "yes" *)   wire signed [31:0] mulOutput;  // sfix32_En24
  reg signed [31:0] mulOutput_1;  // sfix32_En24
  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En24
  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En24
  wire signed [32:0] mulOutput_2;  // sfix33_En24
  wire signed [31:0] Product_Im_AD;  // sfix32_En24
  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]
  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En24 [3]
  reg signed [31:0] Product_Im_AD_1;  // sfix32_En24
  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]
  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_2_C2ReIm_A_1;  // sfix16_En12
  (* use_dsp  = "yes" *)   wire signed [31:0] mulOutput_3;  // sfix32_En24
  reg signed [31:0] mulOutput_4;  // sfix32_En24
  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En24
  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En24
  wire signed [32:0] mulOutput_5;  // sfix33_En24
  reg signed [32:0] mulOutput_6;  // sfix33_En24
  wire signed [31:0] mulOutput_7;  // sfix32_En24
  reg signed [32:0] mulOutput_8;  // sfix33_En24
  wire signed [31:0] mulOutput_9;  // sfix32_En24
  reg signed [31:0] Product_out1_re;  // sfix32_En24
  reg signed [31:0] Product_out1_im;  // sfix32_En24
  reg signed [31:0] Delay6_bypass_reg_re;  // sfix32_En24
  reg signed [31:0] Delay6_bypass_reg_im;  // sfix32_En24
  wire signed [31:0] Delay6_out1_re;  // sfix32_En24
  wire signed [31:0] Delay6_out1_im;  // sfix32_En24
  wire signed [31:0] out_re;  // sfix32_En26
  wire signed [31:0] out_im;  // sfix32_En26
  reg  [18:0] Delay7_reg;  // ufix1 [19]
  wire Delay7_out1;
  reg  [2:0] Delay8_reg;  // ufix1 [3]
  wire Delay8_out1;
  reg signed [31:0] Delay4_t_0_0;  // int32
  reg signed [31:0] Delay4_t_1;  // int32
  reg signed [31:0] Delay16_t_0_0;  // int32
  reg signed [31:0] Delay16_t_0_1;  // int32
  reg signed [31:0] Delay16_t_1;  // int32
  reg signed [31:0] Delay5_t_0_0;  // int32
  reg signed [31:0] Delay5_t_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_0;  // int32
  reg signed [31:0] HwModeRegister_t_0_1;  // int32
  reg signed [31:0] HwModeRegister_t_1;  // int32
  reg signed [31:0] rd_1_t_0_0;  // int32
  reg signed [31:0] rd_1_t_1;  // int32
  reg signed [31:0] reduced_t_0_0;  // int32
  reg signed [31:0] reduced_t_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32
  reg signed [31:0] HwModeRegister_t_1_1;  // int32
  reg signed [31:0] reduced_t_0_0_1;  // int32
  reg signed [31:0] reduced_t_1_1;  // int32


  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        for(Delay4_t_1 = 32'sd0; Delay4_t_1 <= 32'sd1; Delay4_t_1 = Delay4_t_1 + 32'sd1) begin
          Delay4_reg_re[Delay4_t_1] <= 16'sb0000000000000000;
          Delay4_reg_im[Delay4_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(Delay4_t_0_0 = 32'sd0; Delay4_t_0_0 <= 32'sd1; Delay4_t_0_0 = Delay4_t_0_0 + 32'sd1) begin
            Delay4_reg_re[Delay4_t_0_0] <= Delay4_reg_next_re[Delay4_t_0_0];
            Delay4_reg_im[Delay4_t_0_0] <= Delay4_reg_next_im[Delay4_t_0_0];
          end
        end
      end
    end

  assign dataIn_re_1 = Delay4_reg_re[1];
  assign dataIn_im_1 = Delay4_reg_im[1];
  assign Delay4_reg_next_re[0] = dataIn_re;
  assign Delay4_reg_next_im[0] = dataIn_im;
  assign Delay4_reg_next_re[1] = Delay4_reg_re[0];
  assign Delay4_reg_next_im[1] = Delay4_reg_im[0];

  assign Delay4_out1_re = dataIn_re_1;

  assign Delay4_out1_im = dataIn_im_1;

  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        Delay4_out1_re_1 <= 16'sb0000000000000000;
        Delay4_out1_im_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay4_out1_re_1 <= Delay4_out1_re;
          Delay4_out1_im_1 <= Delay4_out1_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_process
      if (reset == 1'b1) begin
        Product_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_1_C2ReIm_A <= Delay4_out1_re_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay16_process
      if (reset == 1'b1) begin
        for(Delay16_t_1 = 32'sd0; Delay16_t_1 <= 32'sd13; Delay16_t_1 = Delay16_t_1 + 32'sd1) begin
          Delay16_reg_re[Delay16_t_1] <= 16'sb0000000000000000;
          Delay16_reg_im[Delay16_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(Delay16_t_0_1 = 32'sd0; Delay16_t_0_1 <= 32'sd13; Delay16_t_0_1 = Delay16_t_0_1 + 32'sd1) begin
            Delay16_reg_re[Delay16_t_0_1] <= Delay16_reg_next_re[Delay16_t_0_1];
            Delay16_reg_im[Delay16_t_0_1] <= Delay16_reg_next_im[Delay16_t_0_1];
          end
        end
      end
    end

  always @* begin
    dataIn_re_2 = Delay16_reg_re[13];
    dataIn_im_2 = Delay16_reg_im[13];
    Delay16_reg_next_re[0] = dataIn_re_1;
    Delay16_reg_next_im[0] = dataIn_im_1;

    for(Delay16_t_0_0 = 32'sd0; Delay16_t_0_0 <= 32'sd12; Delay16_t_0_0 = Delay16_t_0_0 + 32'sd1) begin
      Delay16_reg_next_re[Delay16_t_0_0 + 32'sd1] = Delay16_reg_re[Delay16_t_0_0];
      Delay16_reg_next_im[Delay16_t_0_0 + 32'sd1] = Delay16_reg_im[Delay16_t_0_0];
    end

  end

  assign Conjugate_out1_re = dataIn_re_2;
  assign conj_cast = {dataIn_im_2[15], dataIn_im_2};
  assign conj_cast_1 =  - (conj_cast);
  assign Conjugate_out1_im = ((conj_cast_1[16] == 1'b0) && (conj_cast_1[15] != 1'b0) ? 16'sb0111111111111111 :
              ((conj_cast_1[16] == 1'b1) && (conj_cast_1[15] != 1'b1) ? 16'sb1000000000000000 :
              $signed(conj_cast_1[15:0])));

  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        for(Delay5_t_1 = 32'sd0; Delay5_t_1 <= 32'sd1; Delay5_t_1 = Delay5_t_1 + 32'sd1) begin
          Delay5_reg_re[Delay5_t_1] <= 16'sb0000000000000000;
          Delay5_reg_im[Delay5_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(Delay5_t_0_0 = 32'sd0; Delay5_t_0_0 <= 32'sd1; Delay5_t_0_0 = Delay5_t_0_0 + 32'sd1) begin
            Delay5_reg_re[Delay5_t_0_0] <= Delay5_reg_next_re[Delay5_t_0_0];
            Delay5_reg_im[Delay5_t_0_0] <= Delay5_reg_next_im[Delay5_t_0_0];
          end
        end
      end
    end

  assign Delay5_out1_re = Delay5_reg_re[1];
  assign Delay5_out1_im = Delay5_reg_im[1];
  assign Delay5_reg_next_re[0] = Conjugate_out1_re;
  assign Delay5_reg_next_im[0] = Conjugate_out1_im;
  assign Delay5_reg_next_re[1] = Delay5_reg_re[0];
  assign Delay5_reg_next_im[1] = Delay5_reg_im[0];

  assign Delay5_out1_re_1 = Delay5_out1_re;

  assign Delay5_out1_im_1 = Delay5_out1_im;

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        Delay5_out1_re_2 <= 16'sb0000000000000000;
        Delay5_out1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay5_out1_re_2 <= Delay5_out1_re_1;
          Delay5_out1_im_2 <= Delay5_out1_im_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_1_process
      if (reset == 1'b1) begin
        Product_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_2_C2ReIm_A <= Delay5_out1_re_2;
        end
      end
    end

  assign Product_Re_AC = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_A;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin
          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin
            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];
          end
        end
      end
    end

  always @* begin
    Product_Re_AC_1 = HwModeRegister_reg[2];
    HwModeRegister_reg_next[0] = Product_Re_AC;

    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin
      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];
    end

  end

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        for(rd_1_t_1 = 32'sd0; rd_1_t_1 <= 32'sd1; rd_1_t_1 = rd_1_t_1 + 32'sd1) begin
          rd_1_reg[rd_1_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 <= 32'sd1; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) begin
            rd_1_reg[rd_1_t_0_0] <= rd_1_reg_next[rd_1_t_0_0];
          end
        end
      end
    end

  assign Product_C2ReIm_1_C2ReIm_B = rd_1_reg[1];
  assign rd_1_reg_next[0] = Delay4_out1_im_1;
  assign rd_1_reg_next[1] = rd_1_reg[0];

  always @(posedge clk or posedge reset)
    begin : reduced_2_process
      if (reset == 1'b1) begin
        Product_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_1_C2ReIm_B_1 <= Product_C2ReIm_1_C2ReIm_B;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_3_process
      if (reset == 1'b1) begin
        Product_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_2_C2ReIm_B <= Delay5_out1_im_2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_4_process
      if (reset == 1'b1) begin
        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin
          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin
            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];
          end
        end
      end
    end

  assign Product_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];
  assign reduced_reg_next[0] = Product_C2ReIm_2_C2ReIm_B;
  assign reduced_reg_next[1] = reduced_reg[0];

  assign mulOutput = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_B_1;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_1_process
      if (reset == 1'b1) begin
        mulOutput_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          mulOutput_1 <= mulOutput;
        end
      end
    end

  assign MultiplyAdd_add_sub_cast = {Product_Re_AC_1[31], Product_Re_AC_1};
  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};
  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;

  assign Product_Im_AD = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_B;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_2_process
      if (reset == 1'b1) begin
        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin
          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin
            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];
          end
        end
      end
    end

  always @* begin
    Product_Im_AD_1 = HwModeRegister_reg_1[2];
    HwModeRegister_reg_next_1[0] = Product_Im_AD;

    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin
      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];
    end

  end

  always @(posedge clk or posedge reset)
    begin : reduced_5_process
      if (reset == 1'b1) begin
        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin
          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin
            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];
          end
        end
      end
    end

  assign Product_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];
  assign reduced_reg_next_1[0] = Product_C2ReIm_2_C2ReIm_A;
  assign reduced_reg_next_1[1] = reduced_reg_1[0];

  assign mulOutput_3 = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_A_1;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_3_process
      if (reset == 1'b1) begin
        mulOutput_4 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          mulOutput_4 <= mulOutput_3;
        end
      end
    end

  assign MultiplyAdd1_add_add_cast = {Product_Im_AD_1[31], Product_Im_AD_1};
  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};
  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_4_process
      if (reset == 1'b1) begin
        mulOutput_6 <= 33'sh000000000;
      end
      else begin
        if (enb) begin
          mulOutput_6 <= mulOutput_2;
        end
      end
    end

  assign mulOutput_7 = mulOutput_6[31:0];

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_5_process
      if (reset == 1'b1) begin
        mulOutput_8 <= 33'sh000000000;
      end
      else begin
        if (enb) begin
          mulOutput_8 <= mulOutput_5;
        end
      end
    end

  assign mulOutput_9 = mulOutput_8[31:0];

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        Product_out1_re <= 32'sb00000000000000000000000000000000;
        Product_out1_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Product_out1_re <= mulOutput_7;
          Product_out1_im <= mulOutput_9;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay6_bypass_process
      if (reset == 1'b1) begin
        Delay6_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay6_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay6_bypass_reg_im <= Product_out1_im;
          Delay6_bypass_reg_re <= Product_out1_re;
        end
      end
    end

  assign Delay6_out1_re = (enb_1_8_1 == 1'b1 ? Product_out1_re :
              Delay6_bypass_reg_re);
  assign Delay6_out1_im = (enb_1_8_1 == 1'b1 ? Product_out1_im :
              Delay6_bypass_reg_im);

  DTadjust u_DTadjust (.in_re(Delay6_out1_re),  // sfix32_En24
                       .in_im(Delay6_out1_im),  // sfix32_En24
                       .out_re(out_re),  // sfix32_En26
                       .out_im(out_im)  // sfix32_En26
                       );

  assign corrOut_re = out_re;

  assign corrOut_im = out_im;

  always @(posedge clk or posedge reset)
    begin : Delay7_process
      if (reset == 1'b1) begin
        Delay7_reg <= {19{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay7_reg[0] <= validIn;
          Delay7_reg[32'sd18:32'sd1] <= Delay7_reg[32'sd17:32'sd0];
        end
      end
    end

  assign Delay7_out1 = Delay7_reg[18];

  assign corrValid = Delay7_out1;

  always @(posedge clk or posedge reset)
    begin : Delay8_process
      if (reset == 1'b1) begin
        Delay8_reg <= {3{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay8_reg[0] <= startIn;
          Delay8_reg[32'sd2:32'sd1] <= Delay8_reg[32'sd1:32'sd0];
        end
      end
    end

  assign Delay8_out1 = Delay8_reg[2];

  assign startOut = Delay8_out1;

endmodule  // delayedCorrelation

