// Seed: 101230348
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor module_0
);
  initial $clog2(20);
  ;
  assign module_1.id_1 = 0;
  assign id_12 = -1'h0;
  assign id_12 = -1;
  logic id_14;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  integer id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
