// Seed: 2561980096
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    output wand id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
endmodule
module module_1 (
    input supply1 id_0
    , id_10,
    input tri id_1,
    input tri0 id_2,
    output tri id_3,
    output logic id_4,
    output tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input wire id_8
);
  assign id_10 = 1'b0;
  logic [1 : 1] id_11 = id_1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_8,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_12, id_13, id_14;
  parameter id_15 = 1 - 1;
  always @(*) begin : LABEL_0
    id_4 = {id_13{-1}};
    #1;
  end
  assign id_4 = id_11;
endmodule
