
---------- Begin Simulation Statistics ----------
final_tick                               1086363911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328614                       # Simulator instruction rate (inst/s)
host_mem_usage                                1229228                       # Number of bytes of host memory used
host_op_rate                                   529798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2770.15                       # Real time elapsed on the host
host_tick_rate                              392168070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   910308976                       # Number of instructions simulated
sim_ops                                    1467619281                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.086364                       # Number of seconds simulated
sim_ticks                                1086363911000                       # Number of ticks simulated
system.cpu0.Branches                         51700878                       # Number of branches fetched
system.cpu0.committedInsts                  521645756                       # Number of instructions committed
system.cpu0.committedOps                    891170084                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  122669127                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        24002                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   64029612                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                       803945                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000677                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                  752689722                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          364                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.999323                       # Percentage of non-idle cycles
system.cpu0.numCycles                      2172727822                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              2171257552.998001                       # Number of busy cycles
system.cpu0.num_cc_register_reads           230075975                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          228321340                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     30662399                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses             363580203                       # Number of float alu accesses
system.cpu0.num_fp_insts                    363580203                       # number of float instructions
system.cpu0.num_fp_register_reads           555158094                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes          323562131                       # number of times the floating registers were written
system.cpu0.num_func_calls                   14691083                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              1470269.001999                       # Number of idle cycles
system.cpu0.num_int_alu_accesses            631033263                       # Number of integer alu accesses
system.cpu0.num_int_insts                   631033263                       # number of integer instructions
system.cpu0.num_int_register_reads         1299747426                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         449326329                       # number of times the integer registers were written
system.cpu0.num_load_insts                  122669090                       # Number of load instructions
system.cpu0.num_mem_refs                    186698690                       # number of memory refs
system.cpu0.num_store_insts                  64029600                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                92363      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                521801453     58.55%     58.56% # Class of executed instruction
system.cpu0.op_class::IntMult                 2098409      0.24%     58.80% # Class of executed instruction
system.cpu0.op_class::IntDiv                    38272      0.00%     58.80% # Class of executed instruction
system.cpu0.op_class::FloatAdd               48610963      5.45%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    192      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAdd                    2134      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAlu                25886069      2.90%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      20      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    4206      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdMisc                4439212      0.50%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShift                   952      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd           55288068      6.20%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            5699110      0.64%     74.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv            1049602      0.12%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult          39484018      4.43%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::MemRead                55574508      6.24%     85.29% # Class of executed instruction
system.cpu0.op_class::MemWrite               32049112      3.60%     88.88% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           67094582      7.53%     96.41% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          31980488      3.59%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 891193733                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  130                       # Number of system calls
system.cpu1.Branches                          7988642                       # Number of branches fetched
system.cpu1.committedInsts                  129555515                       # Number of instructions committed
system.cpu1.committedOps                    192151230                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                   22686567                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         9368                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   14155307                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       787471                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.707226                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  197017614                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           85                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.292774                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2172586362                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              636077648.134122                       # Number of busy cycles
system.cpu1.num_cc_register_reads            53121409                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           58929947                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      7528118                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             102146078                       # Number of float alu accesses
system.cpu1.num_fp_insts                    102146078                       # number of float instructions
system.cpu1.num_fp_register_reads           141009108                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           88543626                       # number of times the floating registers were written
system.cpu1.num_func_calls                       1531                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              1536508713.865878                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            122899802                       # Number of integer alu accesses
system.cpu1.num_int_insts                   122899802                       # number of integer instructions
system.cpu1.num_int_register_reads          259019700                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          81464836                       # number of times the integer registers were written
system.cpu1.num_load_insts                   22686564                       # Number of load instructions
system.cpu1.num_mem_refs                     36841871                       # number of memory refs
system.cpu1.num_store_insts                  14155307                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                76865      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu                108042623     56.23%     56.27% # Class of executed instruction
system.cpu1.op_class::IntMult                      65      0.00%     56.27% # Class of executed instruction
system.cpu1.op_class::IntDiv                    36016      0.02%     56.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd               19365950     10.08%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     80      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     470      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     186      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     324      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    310      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShift                   236      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::MemRead                 3318191      1.73%     82.55% # Class of executed instruction
system.cpu1.op_class::MemWrite                 553065      0.29%     82.84% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           19368373     10.08%     92.92% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          13602242      7.08%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 192152260                       # Class of executed instruction
system.cpu2.Branches                          7988536                       # Number of branches fetched
system.cpu2.committedInsts                  129554014                       # Number of instructions committed
system.cpu2.committedOps                    192148861                       # Number of ops (including micro ops) committed
system.cpu2.dtb.rdAccesses                   22686275                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                         9364                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                   14155204                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                       787472                       # TLB misses on write requests
system.cpu2.idle_fraction                    0.707929                       # Percentage of idle cycles
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                  197039704                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                           83                       # TLB misses on write requests
system.cpu2.not_idle_fraction                0.292071                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2172586308                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              634548953.896599                       # Number of busy cycles
system.cpu2.num_cc_register_reads            53120317                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           58927900                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts      7528014                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses             102145841                       # Number of float alu accesses
system.cpu2.num_fp_insts                    102145841                       # number of float instructions
system.cpu2.num_fp_register_reads           141008816                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           88543459                       # number of times the floating registers were written
system.cpu2.num_func_calls                       1535                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              1538037354.103401                       # Number of idle cycles
system.cpu2.num_int_alu_accesses            122897535                       # Number of integer alu accesses
system.cpu2.num_int_insts                   122897535                       # number of integer instructions
system.cpu2.num_int_register_reads          259014944                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          81462807                       # number of times the integer registers were written
system.cpu2.num_load_insts                   22686272                       # Number of load instructions
system.cpu2.num_mem_refs                     36841476                       # number of memory refs
system.cpu2.num_store_insts                  14155204                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                76833      0.04%      0.04% # Class of executed instruction
system.cpu2.op_class::IntAlu                108040826     56.23%     56.27% # Class of executed instruction
system.cpu2.op_class::IntMult                      62      0.00%     56.27% # Class of executed instruction
system.cpu2.op_class::IntDiv                    36001      0.02%     56.29% # Class of executed instruction
system.cpu2.op_class::FloatAdd               19365939     10.08%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAlu                     163      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     288      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                    292      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                   231      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::MemRead                 3317971      1.73%     82.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                 552998      0.29%     82.84% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           19368301     10.08%     92.92% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          13602206      7.08%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 192149891                       # Class of executed instruction
system.cpu3.Branches                          7988655                       # Number of branches fetched
system.cpu3.committedInsts                  129553691                       # Number of instructions committed
system.cpu3.committedOps                    192149106                       # Number of ops (including micro ops) committed
system.cpu3.dtb.rdAccesses                   22686420                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         9363                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                   14155262                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                       787473                       # TLB misses on write requests
system.cpu3.idle_fraction                    0.708504                       # Percentage of idle cycles
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                  197063369                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                           88                       # TLB misses on write requests
system.cpu3.not_idle_fraction                0.291496                       # Percentage of non-idle cycles
system.cpu3.numCycles                      2172586339                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles              633300826.231857                       # Number of busy cycles
system.cpu3.num_cc_register_reads            53120968                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           58926554                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts      7528102                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses             102145931                       # Number of float alu accesses
system.cpu3.num_fp_insts                    102145931                       # number of float instructions
system.cpu3.num_fp_register_reads           141008960                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           88543533                       # number of times the floating registers were written
system.cpu3.num_func_calls                       1539                       # number of times a function call or return occured
system.cpu3.num_idle_cycles              1539285512.768143                       # Number of idle cycles
system.cpu3.num_int_alu_accesses            122897725                       # Number of integer alu accesses
system.cpu3.num_int_insts                   122897725                       # number of integer instructions
system.cpu3.num_int_register_reads          259015290                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          81462804                       # number of times the integer registers were written
system.cpu3.num_load_insts                   22686416                       # Number of load instructions
system.cpu3.num_mem_refs                     36841678                       # number of memory refs
system.cpu3.num_store_insts                  14155262                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                76846      0.04%      0.04% # Class of executed instruction
system.cpu3.op_class::IntAlu                108040813     56.23%     56.27% # Class of executed instruction
system.cpu3.op_class::IntMult                      39      0.00%     56.27% # Class of executed instruction
system.cpu3.op_class::IntDiv                    36012      0.02%     56.29% # Class of executed instruction
system.cpu3.op_class::FloatAdd               19365942     10.08%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAlu                     176      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                     308      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMisc                    316      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                   229      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::MemRead                 3318099      1.73%     82.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                 553050      0.29%     82.84% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           19368317     10.08%     92.92% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          13602212      7.08%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 192150139                       # Class of executed instruction
system.ruby.Directory_Controller.E.deallocTBE |      577348     25.00%     25.00% |      579165     25.08%     50.08% |      579122     25.08%     75.16% |      573684     24.84%    100.00%
system.ruby.Directory_Controller.E.deallocTBE::total      2309319                      
system.ruby.Directory_Controller.E_PutML1C1_0.Progress |      250529     25.01%     25.01% |      250460     25.01%     50.02% |      250495     25.01%     75.03% |      250151     24.97%    100.00%
system.ruby.Directory_Controller.E_PutML1C1_0.Progress::total      1001635                      
system.ruby.Directory_Controller.I.deallocTBE |     1050505     25.02%     25.02% |     1052542     25.07%     50.09% |     1050752     25.03%     75.11% |     1044959     24.89%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      4198758                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |      474023     25.04%     25.04% |      474237     25.05%     50.09% |      472530     24.96%     75.06% |      472163     24.94%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total      1892953                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |          19     55.88%     55.88% |          15     44.12%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total           34                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |      577348     25.00%     25.00% |      579165     25.08%     50.08% |      579122     25.08%     75.16% |      573684     24.84%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      2309319                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        1296     27.68%     27.68% |        1307     27.92%     55.60% |        1054     22.51%     78.11% |        1025     21.89%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         4682                      
system.ruby.Directory_Controller.M.deallocTBE |      474061     25.04%     25.04% |      474266     25.05%     50.09% |      472651     24.96%     75.05% |      472325     24.95%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      1893303                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |      473450     25.04%     25.04% |      473689     25.05%     50.10% |      471954     24.96%     75.06% |      471583     24.94%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      1890676                      
system.ruby.Directory_Controller.O.deallocTBE |        2638     20.71%     20.71% |        3798     29.82%     50.53% |        2974     23.35%     73.89% |        3326     26.11%    100.00%
system.ruby.Directory_Controller.O.deallocTBE::total        12736                      
system.ruby.Directory_Controller.O_GetML1C1_0.Progress |           3     10.00%     10.00% |           4     13.33%     23.33% |           5     16.67%     40.00% |          18     60.00%    100.00%
system.ruby.Directory_Controller.O_GetML1C1_0.Progress::total           30                      
system.ruby.Directory_Controller.O_GetML1C1_0.Stallreqto_in |          16     10.81%     10.81% |          18     12.16%     22.97% |          38     25.68%     48.65% |          76     51.35%    100.00%
system.ruby.Directory_Controller.O_GetML1C1_0.Stallreqto_in::total          148                      
system.ruby.Directory_Controller.O_PutML1C1_0.Progress |         374     24.93%     24.93% |         373     24.87%     49.80% |         368     24.53%     74.33% |         385     25.67%    100.00%
system.ruby.Directory_Controller.O_PutML1C1_0.Progress::total         1500                      
system.ruby.Directory_Controller.O_PutML1C1_0.Stallreqto_in |           3     33.33%     33.33% |           2     22.22%     55.56% |           2     22.22%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.O_PutML1C1_0.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.Progress |     1788057     25.03%     25.03% |     1790150     25.06%     50.08% |     1785310     24.99%     75.07% |     1781276     24.93%    100.00%
system.ruby.Directory_Controller.Progress::total      7144793                      
system.ruby.Directory_Controller.S.deallocTBE |       25095     25.32%     25.32% |       24881     25.10%     50.41% |       22092     22.29%     72.70% |       27062     27.30%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total        99130                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total            1                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |       12330     25.33%     25.33% |       12222     25.11%     50.44% |       10836     22.26%     72.70% |       13291     27.30%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total        48679                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |          44     25.43%     25.43% |          16      9.25%     34.68% |          75     43.35%     78.03% |          38     21.97%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total          173                      
system.ruby.Directory_Controller.Stallreqto_in |        1359     26.93%     26.93% |        1343     26.62%     53.55% |        1188     23.54%     77.09% |        1156     22.91%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         5046                      
system.ruby.Directory_Controller.deallocTBE |     2129647     25.02%     25.02% |     2134652     25.07%     50.09% |     2127591     24.99%     75.08% |     2121356     24.92%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      8513246                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1343695848                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1343695848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1343695848                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples   1343810309                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000000                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.004556                      
system.ruby.IFETCH.latency_hist_seqr     |  1343810308    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1343810309                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       114461                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.001459                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     0.493614                      
system.ruby.IFETCH.miss_latency_hist_seqr |      114460    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       114461                      
system.ruby.L1Cache_Controller.E.EloadEEvent |   607331518     96.04%     96.04% |     7786128      1.23%     97.27% |     7889049      1.25%     98.52% |     9386572      1.48%    100.00%
system.ruby.L1Cache_Controller.E.EloadEEvent::total    632393267                      
system.ruby.L1Cache_Controller.E.EstoreMEvent |      447469     44.67%     44.67% |      182490     18.22%     62.89% |      190777     19.04%     81.93% |      180983     18.07%    100.00%
system.ruby.L1Cache_Controller.E.EstoreMEvent::total      1001719                      
system.ruby.L1Cache_Controller.E.Stallfwdfrom_in |           0      0.00%      0.00% |           8     11.94%     11.94% |          12     17.91%     29.85% |          47     70.15%    100.00%
system.ruby.L1Cache_Controller.E.Stallfwdfrom_in::total           67                      
system.ruby.L1Cache_Controller.E.allocTBE |      373354     28.61%     28.61% |      313848     24.05%     52.66% |      306249     23.47%     76.13% |      311515     23.87%    100.00%
system.ruby.L1Cache_Controller.E.allocTBE::total      1304966                      
system.ruby.L1Cache_Controller.E.externalloadErespfrom_in |      822016     35.60%     35.60% |      496663     21.51%     57.10% |      497496     21.54%     78.65% |      493144     21.35%    100.00%
system.ruby.L1Cache_Controller.E.externalloadErespfrom_in::total      2309319                      
system.ruby.L1Cache_Controller.E_evict.Progress |      373354     28.61%     28.61% |      313848     24.05%     52.66% |      306249     23.47%     76.13% |      311515     23.87%    100.00%
system.ruby.L1Cache_Controller.E_evict.Progress::total      1304966                      
system.ruby.L1Cache_Controller.E_evict.Stallmandatory_in |     1026536     28.61%     28.61% |      863023     24.05%     52.66% |      841583     23.46%     76.12% |      856754     23.88%    100.00%
system.ruby.L1Cache_Controller.E_evict.Stallmandatory_in::total      3587896                      
system.ruby.L1Cache_Controller.EloadEEvent |   607331518     96.04%     96.04% |     7786128      1.23%     97.27% |     7889049      1.25%     98.52% |     9386572      1.48%    100.00%
system.ruby.L1Cache_Controller.EloadEEvent::total    632393267                      
system.ruby.L1Cache_Controller.EstoreMEvent |      447469     44.67%     44.67% |      182490     18.22%     62.89% |      190777     19.04%     81.93% |      180983     18.07%    100.00%
system.ruby.L1Cache_Controller.EstoreMEvent::total      1001719                      
system.ruby.L1Cache_Controller.I.allocI_load |      837718     35.41%     35.41% |      513053     21.69%     57.10% |      511491     21.62%     78.72% |      503369     21.28%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2365631                      
system.ruby.L1Cache_Controller.I.allocI_store |      695224     36.72%     36.72% |      405379     21.41%     58.14% |      395934     20.91%     79.05% |      396589     20.95%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      1893126                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1531918     36.01%     36.01% |      917422     21.56%     57.57% |      906415     21.30%     78.87% |      898949     21.13%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      4254704                      
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in |          58      3.49%      3.49% |         282     16.95%     20.43% |         394     23.68%     44.11% |         930     55.89%    100.00%
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in::total         1664                      
system.ruby.L1Cache_Controller.I_store.Progress |          14     27.45%     27.45% |          12     23.53%     50.98% |          13     25.49%     76.47% |          12     23.53%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total           51                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          22     11.40%     11.40% |          51     26.42%     37.82% |          68     35.23%     73.06% |          52     26.94%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          193                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    70799778     62.93%     62.93% |    13909562     12.36%     75.29% |    13891741     12.35%     87.64% |    13911555     12.36%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    112512636                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    63409527     59.99%     59.99% |    14095520     13.33%     73.32% |    14096569     13.34%     86.66% |    14105765     13.34%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    105707381                      
system.ruby.L1Cache_Controller.M.Stallfwdfrom_in |           0      0.00%      0.00% |           1     20.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.M.allocTBE |     1142147     39.49%     39.49% |      587209     20.30%     59.79% |      586056     20.26%     80.05% |      576899     19.95%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2892311                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      695264     36.72%     36.72% |      405418     21.41%     58.14% |      395982     20.91%     79.05% |      396639     20.95%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      1893303                      
system.ruby.L1Cache_Controller.M_evict.Progress |     1142147     39.49%     39.49% |      587209     20.30%     59.79% |      586056     20.26%     80.05% |      576899     19.95%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      2892311                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |     5424105     39.48%     39.48% |     2789313     20.30%     59.79% |     2783656     20.26%     80.05% |     2740255     19.95%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total     13737329                      
system.ruby.L1Cache_Controller.MloadMEvent |    70799778     62.93%     62.93% |    13909562     12.36%     75.29% |    13891741     12.35%     87.64% |    13911555     12.36%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    112512636                      
system.ruby.L1Cache_Controller.MstoreMEvent |    63409527     59.99%     59.99% |    14095520     13.33%     73.32% |    14096569     13.34%     86.66% |    14105765     13.34%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    105707381                      
system.ruby.L1Cache_Controller.O.OloadOEvent |    16495826     76.98%     76.98% |     1538329      7.18%     84.16% |     1138115      5.31%     89.47% |     2256490     10.53%    100.00%
system.ruby.L1Cache_Controller.O.OloadOEvent::total     21428760                      
system.ruby.L1Cache_Controller.O.allocTBE |         710     46.41%     46.41% |         150      9.80%     56.21% |         263     17.19%     73.40% |         407     26.60%    100.00%
system.ruby.L1Cache_Controller.O.allocTBE::total         1530                      
system.ruby.L1Cache_Controller.O.deallocTBE |        1694     22.19%     22.19% |        1777     23.28%     45.47% |        1609     21.08%     66.55% |        2553     33.45%    100.00%
system.ruby.L1Cache_Controller.O.deallocTBE::total         7633                      
system.ruby.L1Cache_Controller.O_evict.Progress |         698     46.53%     46.53% |         146      9.73%     56.27% |         255     17.00%     73.27% |         401     26.73%    100.00%
system.ruby.L1Cache_Controller.O_evict.Progress::total         1500                      
system.ruby.L1Cache_Controller.O_evict.Stallmandatory_in |        3319     46.56%     46.56% |         694      9.73%     56.29% |        1216     17.06%     73.35% |        1900     26.65%    100.00%
system.ruby.L1Cache_Controller.O_evict.Stallmandatory_in::total         7129                      
system.ruby.L1Cache_Controller.O_store.Progress |          12     40.00%     40.00% |           4     13.33%     53.33% |           8     26.67%     80.00% |           6     20.00%    100.00%
system.ruby.L1Cache_Controller.O_store.Progress::total           30                      
system.ruby.L1Cache_Controller.O_store_GetM_Ack_AD.Progress |          17     35.42%     35.42% |           5     10.42%     45.83% |          11     22.92%     68.75% |          15     31.25%    100.00%
system.ruby.L1Cache_Controller.O_store_GetM_Ack_AD.Progress::total           48                      
system.ruby.L1Cache_Controller.O_store_GetM_Ack_AD.Stallfwdfrom_in |           4     22.22%     22.22% |           2     11.11%     33.33% |           9     50.00%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.O_store_GetM_Ack_AD.Stallfwdfrom_in::total           18                      
system.ruby.L1Cache_Controller.OloadOEvent |    16495826     76.98%     76.98% |     1538329      7.18%     84.16% |     1138115      5.31%     89.47% |     2256490     10.53%    100.00%
system.ruby.L1Cache_Controller.OloadOEvent::total     21428760                      
system.ruby.L1Cache_Controller.Progress  |     1531893     36.01%     36.01% |      917382     21.56%     57.57% |      906395     21.30%     78.87% |      898938     21.13%    100.00%
system.ruby.L1Cache_Controller.Progress::total      4254608                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   179347619     23.48%     23.48% |   195427956     25.59%     49.07% |   195766429     25.63%     74.71% |   193162640     25.29%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    763704644                      
system.ruby.L1Cache_Controller.S.allocTBE |       15648     28.10%     28.10% |       16155     29.01%     57.12% |       13794     24.77%     81.89% |       10085     18.11%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total        55682                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       15702     27.88%     27.88% |       16390     29.11%     56.99% |       13995     24.85%     81.84% |       10225     18.16%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total        56312                      
system.ruby.L1Cache_Controller.S_evict.Progress |       15620     28.13%     28.13% |       16120     29.03%     57.15% |       13754     24.77%     81.92% |       10041     18.08%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total        55535                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |       42907     28.02%     28.02% |       44162     28.84%     56.87% |       38627     25.23%     82.10% |       27408     17.90%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total       153104                      
system.ruby.L1Cache_Controller.S_store.Progress |          31     18.56%     18.56% |          38     22.75%     41.32% |          49     29.34%     70.66% |          49     29.34%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total          167                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           3     30.00%     30.00% |           2     20.00%     50.00% |           3     30.00%     80.00% |           2     20.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           10                      
system.ruby.L1Cache_Controller.SloadSEvent |   179347619     23.48%     23.48% |   195427956     25.59%     49.07% |   195766429     25.63%     74.71% |   193162640     25.29%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    763704644                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          87      4.45%      4.45% |         346     17.68%     22.13% |         490     25.04%     47.16% |        1034     52.84%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         1957                      
system.ruby.L1Cache_Controller.Stallmandatory_in |     6496867     37.16%     37.16% |     3697192     21.14%     58.30% |     3665082     20.96%     79.26% |     3626317     20.74%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total     17485458                      
system.ruby.L1Cache_Controller.allocI_load |      837718     35.41%     35.41% |      513053     21.69%     57.10% |      511491     21.62%     78.72% |      503369     21.28%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2365631                      
system.ruby.L1Cache_Controller.allocI_store |      695224     36.72%     36.72% |      405379     21.41%     58.14% |      395934     20.91%     79.05% |      396589     20.95%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      1893126                      
system.ruby.L1Cache_Controller.allocTBE  |     1531859     36.01%     36.01% |      917362     21.56%     57.57% |      906362     21.30%     78.87% |      898906     21.13%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      4254489                      
system.ruby.L1Cache_Controller.deallocTBE |        1694     22.19%     22.19% |        1777     23.28%     45.47% |        1609     21.08%     66.55% |        2553     33.45%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         7633                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1531918     36.01%     36.01% |      917422     21.56%     57.57% |      906415     21.30%     78.87% |      898949     21.13%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      4254704                      
system.ruby.L1Cache_Controller.externalloadErespfrom_in |      822016     35.60%     35.60% |      496663     21.51%     57.10% |      497496     21.54%     78.65% |      493144     21.35%    100.00%
system.ruby.L1Cache_Controller.externalloadErespfrom_in::total      2309319                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       15702     27.88%     27.88% |       16390     29.11%     56.99% |       13995     24.85%     81.84% |       10225     18.16%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total        56312                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      695264     36.72%     36.72% |      405418     21.41%     58.14% |      395982     20.91%     79.05% |      396639     20.95%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      1893303                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    186343459                      
system.ruby.LD.hit_latency_hist_seqr     |   186343459    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    186343459                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    188594629                      
system.ruby.LD.latency_hist_seqr         |   188594629    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     188594629                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      2251170                      
system.ruby.LD.miss_latency_hist_seqr    |     2251170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2251170                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          502                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         502    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          502                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          715                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          715                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          213                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         213    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          213                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          715                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          715                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          715                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          715                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2118211                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2118211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2118211                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2118649                      
system.ruby.RMW_Read.latency_hist_seqr   |     2118649    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2118649                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples          438                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         438    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total          438                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    104589672                      
system.ruby.ST.hit_latency_hist_seqr     |   104589672    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    104589672                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    106482324                      
system.ruby.ST.latency_hist_seqr         |   106482324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     106482324                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1892652                      
system.ruby.ST.miss_latency_hist_seqr    |     1892652    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1892652                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.002944                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.928566                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000986                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3879.034558                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000823                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999815                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.002938                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.021858                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001510                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999791                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.002952                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.928907                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000989                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4743.432563                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000824                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999851                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.002943                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.022731                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001510                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999826                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.002941                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.971631                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000985                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4534.337674                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000822                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.002934                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.022776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001507                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999969                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.002933                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.971960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000982                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5439.325318                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999886                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.022598                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001503                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999861                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1636748407                      
system.ruby.hit_latency_hist_seqr        |  1636748407    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1636748407                      
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            23                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.921428                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6495.438939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.462245                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2753.259499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001411                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000706                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16598.242299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   146.997141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     2.063525                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  1962.327370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.124650                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1378.904045                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000845                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   146.997145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time  4883.030081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   146.994833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     4.725683                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  1907.624656                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.124512                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1365.640549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000835                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   146.994795                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time  4900.819871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   146.993756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            29                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     1.390385                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  1914.637485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.124345                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1355.370537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000828                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   146.992900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time  4881.779970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   146.992103                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples     1641007341                      
system.ruby.latency_hist_seqr::mean          0.000000                      
system.ruby.latency_hist_seqr::stdev         0.004123                      
system.ruby.latency_hist_seqr            |  1641007340    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1641007341                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples      4258934                      
system.ruby.miss_latency_hist_seqr::mean     0.000039                      
system.ruby.miss_latency_hist_seqr::stdev     0.080922                      
system.ruby.miss_latency_hist_seqr       |     4258933    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      4258934                      
system.ruby.network.average_flit_latency    16.876809                      
system.ruby.network.average_flit_network_latency    13.081474                      
system.ruby.network.average_flit_queueing_latency     3.795334                      
system.ruby.network.average_flit_vnet_latency |   15.520343                       |    4.999916                       |   12.210973                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.991026                       |    6.000054                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             0.999004                      
system.ruby.network.average_packet_latency    17.032839                      
system.ruby.network.average_packet_network_latency    13.533897                      
system.ruby.network.average_packet_queueing_latency     3.498943                      
system.ruby.network.average_packet_vnet_latency |   25.529005                       |    4.999695                       |   11.805875                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.990936                       |    6.000054                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.063004                      
system.ruby.network.avg_vc_load          |    0.021945     34.83%     34.83% |    0.002549      4.05%     38.88% |    0.002450      3.89%     42.77% |    0.002450      3.89%     46.65% |    0.004408      7.00%     53.65% |    0.000493      0.78%     54.43% |    0.000490      0.78%     55.21% |    0.000490      0.78%     55.99% |    0.020684     32.83%     88.82% |    0.002411      3.83%     92.65% |    0.002671      4.24%     96.89% |    0.001962      3.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.063004                      
system.ruby.network.ext_in_link_utilization     45645616                      
system.ruby.network.ext_out_link_utilization     45645616                      
system.ruby.network.flit_network_latency |   330499741                       |    21312191                       |   245300018                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   127576596                       |    25575292                       |    20088490                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    21294616     46.65%     46.65% |     4262510      9.34%     55.99% |    20088490     44.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     45645616                      
system.ruby.network.flits_received       |    21294616     46.65%     46.65% |     4262510      9.34%     55.99% |    20088490     44.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     45645616                      
system.ruby.network.int_link_utilization     45600139                      
system.ruby.network.packet_network_latency |   108728033                       |    21310651                       |   100506318                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    25515396                       |    25574572                       |     8513246                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     4259000     25.00%     25.00% |     4262390     25.02%     50.02% |     8513246     49.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     17034636                      
system.ruby.network.packets_received     |     4259000     25.00%     25.00% |     4262390     25.02%     50.02% |     8513246     49.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     17034636                      
system.ruby.network.routers0.buffer_reads     26440741                      
system.ruby.network.routers0.buffer_writes     26440741                      
system.ruby.network.routers0.crossbar_activity     26440741                      
system.ruby.network.routers0.sw_input_arbiter_activity     26488771                      
system.ruby.network.routers0.sw_output_arbiter_activity     26440741                      
system.ruby.network.routers1.buffer_reads     21959344                      
system.ruby.network.routers1.buffer_writes     21959344                      
system.ruby.network.routers1.crossbar_activity     21959344                      
system.ruby.network.routers1.sw_input_arbiter_activity     22007670                      
system.ruby.network.routers1.sw_output_arbiter_activity     21959344                      
system.ruby.network.routers2.buffer_reads     21913411                      
system.ruby.network.routers2.buffer_writes     21913411                      
system.ruby.network.routers2.crossbar_activity     21913411                      
system.ruby.network.routers2.sw_input_arbiter_activity     21960973                      
system.ruby.network.routers2.sw_output_arbiter_activity     21913411                      
system.ruby.network.routers3.buffer_reads     20932259                      
system.ruby.network.routers3.buffer_writes     20932259                      
system.ruby.network.routers3.crossbar_activity     20932259                      
system.ruby.network.routers3.sw_input_arbiter_activity     20980047                      
system.ruby.network.routers3.sw_output_arbiter_activity     20932259                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1641007341                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000190                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1641007282    100.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1641007341                      
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 1086363911000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions             31                       # Number of power state transitions
system.cpu2.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::mean 134252133.333333                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::stdev 284185882.129516                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::min_value       261500                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::max_value    803939500                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.pwrStateResidencyTicks::ON 1084350129000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   2013782000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions             29                       # Number of power state transitions
system.cpu3.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::mean 188127857.142857                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::stdev 438513599.649185                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::min_value       153000                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::max_value   1569400000                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.pwrStateResidencyTicks::ON 1083730121000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   2633790000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions             21                       # Number of power state transitions
system.cpu0.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean     73513450                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::stdev 211271812.300523                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value       360500                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value    674154000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON 1085628776500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    735134500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions             31                       # Number of power state transitions
system.cpu1.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::mean     83635100                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::stdev 286095964.416799                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::min_value       173500                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::max_value   1113083500                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.pwrStateResidencyTicks::ON 1085109384500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1254526500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     67999552                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          67999552                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     46260288                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       46260288                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      1062493                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            1062493                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2       722817                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            722817                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     62593714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             62593714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     42582681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            42582681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    105176395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           105176395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   1568156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.002572651500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        42121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        42121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            2671660                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            658579                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    1062493                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                    722817                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  1062493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                  722817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                194181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                22973                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            60045                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            52554                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            49851                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            49864                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            49678                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            49612                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            52296                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            65130                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            69839                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            55549                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           51382                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           50109                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           50691                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           57140                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           51016                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           53556                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            42814                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            43389                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            43346                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            43584                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            43255                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            44054                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            43942                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            43464                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            43679                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            44638                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           44093                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           43210                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           43235                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           44103                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           44828                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           44185                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 18134688465                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                4341560000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            34415538465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20884.99                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39634.99                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  325007                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 374764                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                37.43                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               53.55                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              1062493                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6              722817                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 770309                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  89211                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   8360                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    432                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 11465                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 12219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 36773                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 42105                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 42843                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 42859                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 42861                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 42867                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 42831                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 42837                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 42803                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 42880                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 42772                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 42604                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 42454                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 42231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 42142                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 42134                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   127                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    20                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       868358                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.574378                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.686679                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   139.924978                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       598757     68.95%     68.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       206130     23.74%     92.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383        23335      2.69%     95.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        11494      1.32%     96.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         9534      1.10%     97.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         4804      0.55%     98.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         3068      0.35%     98.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         2788      0.32%     99.03% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         8448      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       868358                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        42121                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     20.614183                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev     9.707700                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-15          6762     16.05%     16.05% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-31        32043     76.07%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-47         2308      5.48%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-63          611      1.45%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-79          249      0.59%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-95          101      0.24%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-111           29      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-127            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-159            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        42121                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        42121                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.614492                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.585902                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.996601                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           29949     71.10%     71.10% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             436      1.04%     72.14% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18            9977     23.69%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1566      3.72%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             173      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21              17      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        42121                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM              55571968                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               12427584                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               44788416                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               67999552                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            46260288                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       51.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       41.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    62.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    42.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.72                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1086363617500                       # Total gap between requests
system.mem_ctrls2.avgGap                    608501.39                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     55571968                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     44788416                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 51154099.871419601142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 41227820.205084107816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      1062493                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2       722817                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  34415538465                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 26456616006002                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     32391.31                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  36602094.31                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   44.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          3095161440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          1645109730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy         3136473480                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        1837288620                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    203227266480                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    246024991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      544722707670                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       501.418265                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 637573897156                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 412514033844                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          3104928960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          1650308880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         3063274200                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        1815766560                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    201206049330                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    247727068800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      544323813450                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       501.051082                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 642009148187                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 408078782813                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     67786048                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          67786048                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     46215616                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       46215616                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      1059157                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            1059157                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3       722119                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            722119                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     62397183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             62397183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     42541560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            42541560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    104938744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           104938744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   1564872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.002595639500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        42073                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        42073                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            2665522                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            658113                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    1059157                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                    722119                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  1059157                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                  722119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                193648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                22756                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            61371                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            52692                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            49664                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            49826                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            49428                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            49643                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            52442                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            64333                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            69413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            54895                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           51491                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           50061                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           50825                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           54479                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           51096                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           53850                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            42835                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            43449                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            43448                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            43592                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            43242                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            44028                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            43978                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            43314                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            43633                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            44635                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           44032                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           43173                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           43228                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           44032                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           44679                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           44035                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 18153759737                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                4327545000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            34382053487                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20974.66                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39724.66                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  322173                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 375458                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                37.22                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               53.69                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              1059157                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6              722119                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 767798                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  88842                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   8435                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    434                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 11617                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 12417                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 36725                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 41994                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 42850                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 42840                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 42819                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 42795                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 42777                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 42756                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 42764                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 42772                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 42718                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 42565                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 42417                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 42216                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 42092                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 42090                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   112                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       867209                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.484853                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    88.667086                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   139.703179                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       597682     68.92%     68.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       206728     23.84%     92.76% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383        22597      2.61%     95.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        11550      1.33%     96.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         9497      1.10%     97.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         4924      0.57%     98.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         3144      0.36%     98.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         2635      0.30%     99.03% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         8452      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       867209                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        42073                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     20.570984                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev     9.747338                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-15          6756     16.06%     16.06% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-31        32150     76.41%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-47         2145      5.10%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-63          613      1.46%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-79          251      0.60%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-95          101      0.24%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-111           31      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-127           13      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-143            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::144-159            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        42073                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        42073                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.621895                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.593233                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.997634                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           29730     70.66%     70.66% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             437      1.04%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           10213     24.27%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            1497      3.56%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             171      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21              23      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        42073                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM              55392576                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               12393472                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               44757312                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               67786048                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            46215616                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       50.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       41.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    62.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    42.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.72                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1086363284000                       # Total gap between requests
system.mem_ctrls3.avgGap                    609879.26                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     55392576                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     44757312                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 50988969.201868116856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 41199188.915251068771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      1059157                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3       722119                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  34382053487                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 26426242848320                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     32461.72                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  36595412.73                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   44.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          3088806840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          1641732180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         3113825400                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        1834553340                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    202286253480                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    246817423200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      544539011160                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       501.249172                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 639640140099                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 410447790901                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          3103079700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          1649325975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         3065908860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        1815964920                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    200542659390                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    248285712960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      544219068525                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       500.954664                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 643464063684                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 406623867316                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     68077056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          68077056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     46358592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       46358592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      1063704                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1063704                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0       724353                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            724353                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     62665057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             62665057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     42673170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42673170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    105338227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           105338227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   1567680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002567764500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        42122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        42122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2672513                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            658487                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1063704                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    724353                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1063704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  724353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                195856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                24521                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            60764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            53261                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            49712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            49927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            49439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            49556                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            52312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            64470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            69463                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            55376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           51427                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           50182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           50908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           56016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51409                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           53626                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            42737                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            43038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43555                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            43192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            44110                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            43964                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            43866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            43726                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            44658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           44061                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           43307                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           43239                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           44103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           44778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           44048                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18089122490                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4339240000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            34361272490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20843.65                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39593.65                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  323524                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 374247                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                37.28                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.48                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1063704                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              724353                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 770273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  88850                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8290                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    435                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 11438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 36855                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 42063                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 42893                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 42864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 42837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 42844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 42809                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 42817                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 42874                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 42788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 42754                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42641                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 42262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 42144                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 42134                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   114                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       869882                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.336949                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.594772                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   139.629943                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       599886     68.96%     68.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       207512     23.86%     92.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        22579      2.60%     95.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        11199      1.29%     96.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         9515      1.09%     97.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4870      0.56%     98.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3053      0.35%     98.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2922      0.34%     99.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         8346      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       869882                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        42122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     20.602630                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.757625                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          6891     16.36%     16.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        31890     75.71%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         2310      5.48%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63          616      1.46%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79          255      0.61%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95          102      0.24%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111           36      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127           12      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        42122                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        42122                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.613836                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.585261                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.996333                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           29962     71.13%     71.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             442      1.05%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            9960     23.65%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1556      3.69%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             186      0.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              14      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        42122                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              55542272                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               12534784                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               44787712                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               68077056                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            46358592                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       51.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       41.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    62.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.72                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1086363449500                       # Total gap between requests
system.mem_ctrls0.avgGap                    607566.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     55542272                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     44787712                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 51126764.648204512894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 41227172.171775132418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      1063704                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0       724353                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  34361272490                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 26441875326866                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     32303.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  36504128.96                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   44.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3098124540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1646680860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3130225980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1837022400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    203593929240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    245716222560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      544778622300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       501.469735                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 636765108331                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 413322822669                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3112854360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1654521330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3066208740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1815975360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    201207793530                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    247725600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      544339370040                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       501.065402                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 641995676757                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 408092254243                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     68200192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          68200192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     46369408                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       46369408                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      1065628                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1065628                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1       724522                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            724522                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     62778404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             62778404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     42683126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42683126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    105461530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           105461530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   1570387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002577224500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        42175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        42175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2676480                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            659067                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1065628                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    724522                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1065628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  724522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                195648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                24115                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            60735                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            53133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            49646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            49748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            49424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            49543                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            52551                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            65292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            69949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            55241                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           51392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           50170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           50740                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           57038                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51118                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           54260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            42873                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43460                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            43322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            44088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            44033                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            44126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            44593                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           44076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           43208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           43262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           44111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           44726                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           44045                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18226089451                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4349900000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            34538214451                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20950.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39700.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  324702                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 375715                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                37.32                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.64                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1065628                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              724522                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 771921                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  89099                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8500                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    460                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 12130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 36736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 42094                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 42923                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 42895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 42935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 42936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 42926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 42882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 42848                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 42874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 42860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 42480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 42309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 42196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 42192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   112                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       869940                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   115.528188                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.713100                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   139.633830                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       599088     68.87%     68.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       207531     23.86%     92.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        23180      2.66%     95.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        11495      1.32%     96.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9434      1.08%     97.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4916      0.57%     98.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3047      0.35%     98.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2941      0.34%     99.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         8308      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       869940                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        42175                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     20.627267                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.727272                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          6661     15.79%     15.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        32216     76.39%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         2254      5.34%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63          642      1.52%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79          243      0.58%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95          105      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111           33      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        42175                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        42175                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.606497                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.578210                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.991229                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           30139     71.46%     71.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             402      0.95%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            9933     23.55%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1515      3.59%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             167      0.40%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              17      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        42175                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              55678720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               12521472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               44824256                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               68200192                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            46369408                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       51.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       41.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    62.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.72                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1086363440500                       # Total gap between requests
system.mem_ctrls1.avgGap                    606856.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     55678720                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     44824256                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 51252365.285908319056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 41260810.991723008454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      1065628                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1       724522                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  34538214451                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 26435848789498                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     32411.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  36487296.16                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   44.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3097967460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1646601165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3140943120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1835931420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    203091894900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    246138988320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      544708743105                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       501.405411                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 637865268144                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 412222662856                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3113418420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1654821135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3070714080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1820046960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    85756416720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    200906018430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    247979726400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      544301162145                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       501.030232                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 642661825847                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  36275980000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 407426105153                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1086363911000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
