
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122045                       # Number of seconds simulated
sim_ticks                                122044783385                       # Number of ticks simulated
final_tick                               1176611310476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106809                       # Simulator instruction rate (inst/s)
host_op_rate                                   134985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3945309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901528                       # Number of bytes of host memory used
host_seconds                                 30934.15                       # Real time elapsed on the host
sim_insts                                  3304053113                       # Number of instructions simulated
sim_ops                                    4175653701                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1109504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       738816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1784704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3637760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1845632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1845632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5772                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13943                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28420                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14419                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14419                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9090958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6053647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14623353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29806764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15122580                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15122580                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15122580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9090958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6053647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14623353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44929344                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146512346                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22769428                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18770447                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029955                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9228195                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8713910                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2386488                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89264                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110882281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125105918                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22769428                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11100398                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26125499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6021941                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3201189                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12861089                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1680139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144167130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.065508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118041631     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1348122      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1916658      1.33%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2520267      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829826      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2106724      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213390      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1788347      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12402165      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144167130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155410                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.853893                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109658543                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4833970                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25656476                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60209                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3957926                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3636986                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150951431                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3957926                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110413316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1082809                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2386082                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24964864                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362128                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149960854                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          699                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274003                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          511                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209117646                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700573695                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700573695                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38368609                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39628                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22959                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4114904                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14238840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122226                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1616081                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145784572                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39592                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136380410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21067035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49758839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144167130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.945988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86486338     59.99%     59.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23220070     16.11%     76.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12851906      8.91%     85.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8305687      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7638493      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038415      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844474      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527400      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       254347      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144167130                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65437     22.62%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97348     33.65%     56.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126522     43.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114507897     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083468      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12425637      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346739      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136380410                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.930846                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             289307                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002121                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417243608                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166891535                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133783779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136669717                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334509                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2970912                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180614                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3957926                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         815505                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       110915                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145824164                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1329615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14238840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22924                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1190659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1151583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2342242                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134540134                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12256189                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1840273                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19601603                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18846709                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7345414                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.918285                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133784057                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133783779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78349998                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212906892                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.913123                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22928556                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2063189                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140209204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.683694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90392580     64.47%     64.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23952825     17.08%     81.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9406100      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4839884      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4224142      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026756      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1759493      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       826952      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780472      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140209204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780472                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283261711                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295623950                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2345216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.465123                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.465123                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.682536                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.682536                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606208170                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185607688                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141405447                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146512346                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24553929                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19918345                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2094947                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10136123                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9457489                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2645150                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97026                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107342640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134260905                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24553929                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12102639                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29570369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6821845                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2759149                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12537545                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1646540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144372281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114801912     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2083820      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3821955      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3452731      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2205227      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1798578      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1045705      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1090686      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14071667      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144372281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167589                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916379                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106252809                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4181197                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29189045                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49328                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4699891                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4246705                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162532409                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4699891                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107108453                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1103218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1865386                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28363162                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1232161                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160746350                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        231803                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    227350772                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    748577216                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    748577216                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180081011                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47269736                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35464                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17732                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4433812                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15260842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7562369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87254                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689673                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157732367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146583608                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164357                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27621281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60674540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    144372281                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82971524     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25271262     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13286250      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7676242      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8505088      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3157065      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2797878      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       537601      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       169371      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144372281                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586589     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122430     14.34%     83.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144637     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123441122     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2074387      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17732      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13527061      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7523306      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146583608                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000486                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             853656                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    438557503                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    185389331                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143369634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147437264                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282638                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3521083                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125232                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4699891                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         717092                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108659                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157767832                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15260842                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7562369                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17732                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1169295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1173515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2342810                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144165793                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12992311                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2417808                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20515276                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20516511                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7522965                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983984                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143501576                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143369634                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83674273                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        235000154                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978550                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356061                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104879197                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129137383                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28630836                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2121319                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139672390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86550858     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24610239     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12223618      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4155295      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5123574      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1791599      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1265118      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045688      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2906401      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139672390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104879197                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129137383                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19176893                       # Number of memory references committed
system.switch_cpus1.commit.loads             11739756                       # Number of loads committed
system.switch_cpus1.commit.membars              17732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18639590                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116342952                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2663498                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2906401                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           294534208                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          320236540                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2140065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104879197                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129137383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104879197                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.396963                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.396963                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715839                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715839                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649137214                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200681191                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151403644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35464                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146512346                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23773458                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19586289                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1970813                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9240229                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8862836                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2491212                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89487                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106775538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131214964                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23773458                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11354048                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27849271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6357504                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5281430                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12371493                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1603226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144263113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.550332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116413842     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2854441      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2431982      1.69%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2428678      1.68%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2309489      1.60%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1127390      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          793109      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2040147      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13864035      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144263113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162262                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895590                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105606803                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6699798                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27491573                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4350250                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3823667                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6624                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158280309                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52466                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4350250                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106135339                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4230923                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1280416                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27062449                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156819596                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          543                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        426189                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       631449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4623                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219446719                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730800733                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730800733                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172727408                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46719301                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33392                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16944                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3933296                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15532621                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8098428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       319272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1787493                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152820455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142600659                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       107756                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25628960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     58609936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144263113                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.585278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85513301     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24285120     16.83%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12218881      8.47%     84.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8002384      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7078518      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2779985      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3137004      2.17%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1148756      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        99164      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144263113                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1003216     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161288     12.02%     86.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176996     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117787553     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2056907      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16448      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14691633     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8048118      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142600659                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973301                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1341500                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009407                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430913687                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178483523                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138403849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143942159                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       201827                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2992658                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          917                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          732                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       148742                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          614                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4350250                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3522233                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       278395                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152853847                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1221509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15532621                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8098428                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16944                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        227637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          732                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1167609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1110160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2277769                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140183373                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14445618                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2417286                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22492465                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19772906                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8046847                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.956802                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138409859                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138403849                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83462343                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226604390                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.944657                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368317                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102660638                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125677654                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27183943                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1993436                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139912863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.898257                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713999                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89527763     63.99%     63.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23088737     16.50%     80.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11082849      7.92%     88.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4948283      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3875461      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1573581      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1600750      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1119391      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3096048      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139912863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102660638                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125677654                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20489647                       # Number of memory references committed
system.switch_cpus2.commit.loads             12539961                       # Number of loads committed
system.switch_cpus2.commit.membars              16448                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18041174                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113074972                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2477344                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3096048                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289678412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310073830                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2249233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102660638                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125677654                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102660638                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.427152                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.427152                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700696                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700696                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633376297                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190976338                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149422093                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32896                       # number of misc regfile writes
system.l2.replacements                          28422                       # number of replacements
system.l2.tagsinuse                      32767.982129                       # Cycle average of tags in use
system.l2.total_refs                          1725368                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61190                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.196895                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1002.986797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.227356                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3963.550669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.126190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2647.161143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.169636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6588.263708                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5967.853897                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4577.485192                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7990.157540                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.120958                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.080785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.201058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.182124                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.243840                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        85920                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164614                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59098                       # number of Writeback hits
system.l2.Writeback_hits::total                 59098                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        85920                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164614                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35015                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        85920                       # number of overall hits
system.l2.overall_hits::total                  164614                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8665                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5772                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13943                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28417                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8668                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5772                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13943                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28420                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8668                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5772                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13943                       # number of overall misses
system.l2.overall_misses::total                 28420                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2238719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1739781223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2288242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1198933481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1525402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2866172116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5810939183                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       667398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        667398                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2238719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1740448621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2288242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1198933481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1525402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2866172116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5811606581                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2238719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1740448621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2288242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1198933481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1525402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2866172116                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5811606581                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        99863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              193031                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59098                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59098                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52347                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40787                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        99863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193034                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52347                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40787                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        99863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193034                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.165540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.141516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.147215                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.165587                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.141516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139621                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147228                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.165587                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.141516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139621                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147228                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200782.599308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 163445.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 207715.433299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152540.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205563.516890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204488.129746                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       222466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       222466                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200790.103946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 163445.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 207715.433299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152540.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205563.516890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204490.027481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200790.103946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 163445.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 207715.433299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152540.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205563.516890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204490.027481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14419                       # number of writebacks
system.l2.writebacks::total                     14419                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28417                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28420                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1234751563                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1471764                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    862856334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       943756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2054474317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4155978646                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       493229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       493229                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1235244792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1471764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    862856334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       943756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2054474317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4156471875                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1235244792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1471764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    862856334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       943756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2054474317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4156471875                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.165540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.141516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.147215                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.165587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.141516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.165587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.141516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147228                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142498.737796                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       105126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149490.009356                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94375.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147348.082694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146249.732414                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 164409.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164409.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142506.321181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       105126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 149490.009356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94375.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 147348.082694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146251.649367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142506.321181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       105126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 149490.009356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94375.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 147348.082694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146251.649367                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996266                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012868690                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042073.971774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996266                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12861073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12861073                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12861073                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12861073                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12861073                       # number of overall hits
system.cpu0.icache.overall_hits::total       12861073                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12861089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12861089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12861089                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12861089                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12861089                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12861089                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172316348                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3275.789366                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281596                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718404                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911256                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088744                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9123736                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9123736                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185165                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185165                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16308901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16308901                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16308901                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16308901                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151445                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2937                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154382                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154382                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154382                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154382                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16448837496                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16448837496                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    441392104                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    441392104                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16890229600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16890229600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16890229600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16890229600                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9275181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9275181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16463283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16463283                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16463283                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16463283                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016328                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000409                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009377                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009377                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009377                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009377                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108612.615114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108612.615114                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 150286.722506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 150286.722506                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109405.433276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109405.433276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109405.433276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109405.433276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1300294                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 100022.615385                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24594                       # number of writebacks
system.cpu0.dcache.writebacks::total            24594                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        99101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        99101                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2934                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2934                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102035                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102035                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52344                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52344                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4684408503                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4684408503                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       692298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       692298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4685100801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4685100801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4685100801                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4685100801                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89492.749943                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89492.749943                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       230766                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       230766                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89500.846295                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89500.846295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89500.846295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89500.846295                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996721                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012287790                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2186366.717063                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996721                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12537529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12537529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12537529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12537529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12537529                       # number of overall hits
system.cpu1.icache.overall_hits::total       12537529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2875349                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2875349                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2875349                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2875349                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2875349                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2875349                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12537545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12537545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12537545                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12537545                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12537545                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12537545                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179709.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179709.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179709.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179709.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179709.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179709.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404442                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2404442                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2404442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2404442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2404442                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2404442                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171745.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 171745.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 171745.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 171745.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 171745.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 171745.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40787                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168820559                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41043                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4113.260702                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.617182                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.382818                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9772045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9772045                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7402247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7402247                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17732                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17174292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17174292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17174292                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17174292                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123478                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123478                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123478                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123478                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123478                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123478                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13543020277                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13543020277                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13543020277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13543020277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13543020277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13543020277                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9895523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9895523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7402247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7402247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17297770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17297770                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17297770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17297770                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109679.621285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109679.621285                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109679.621285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109679.621285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109679.621285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109679.621285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11039                       # number of writebacks
system.cpu1.dcache.writebacks::total            11039                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82691                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82691                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82691                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82691                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40787                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40787                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40787                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40787                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3537391309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3537391309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3537391309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3537391309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3537391309                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3537391309                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86728.401427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86728.401427                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86728.401427                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86728.401427                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86728.401427                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86728.401427                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.892172                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009149808                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834817.832727                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.892172                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015853                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881237                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12371483                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12371483                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12371483                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12371483                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12371483                       # number of overall hits
system.cpu2.icache.overall_hits::total       12371483                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1730983                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1730983                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1730983                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1730983                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1730983                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1730983                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12371493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12371493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12371493                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12371493                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12371493                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12371493                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173098.300000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173098.300000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173098.300000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173098.300000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173098.300000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173098.300000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1625983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1625983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1625983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1625983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1625983                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1625983                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162598.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162598.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162598.300000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162598.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162598.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162598.300000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99863                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191173093                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                100119                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1909.458674                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.584768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.415232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916347                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083653                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11216737                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11216737                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7916590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7916590                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16796                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16796                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16448                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16448                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19133327                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19133327                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19133327                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19133327                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       416113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       416113                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       416208                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        416208                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       416208                       # number of overall misses
system.cpu2.dcache.overall_misses::total       416208                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39878897966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39878897966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8523066                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8523066                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  39887421032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39887421032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  39887421032                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39887421032                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11632850                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11632850                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7916685                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7916685                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16448                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16448                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19549535                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19549535                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19549535                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19549535                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035771                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035771                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021290                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021290                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021290                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95836.702929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95836.702929                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89716.484211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89716.484211                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95835.305982                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95835.305982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95835.305982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95835.305982                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23465                       # number of writebacks
system.cpu2.dcache.writebacks::total            23465                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       316250                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       316250                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       316345                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       316345                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       316345                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       316345                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99863                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99863                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99863                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8771562373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8771562373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8771562373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8771562373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8771562373                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8771562373                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87835.958994                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87835.958994                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87835.958994                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87835.958994                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87835.958994                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87835.958994                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
