#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 05 09:57:57 2015
# Process ID: 2980
# Log file: Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/planAhead_run_3/planAhead.log
# Journal file: Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/pa.fromNetlist.tcl
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list clk_led]]
set_property iostandard LVCMOS18 [get_ports [list clk_out]]
set_property iostandard LVCMOS18 [get_ports [list {period[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {period[1]}]]
set_property iostandard LVCMOS18 [get_ports [list {period[2]}]]
set_property iostandard LVCMOS18 [get_ports [list {period[3]}]]
set_property iostandard LVCMOS18 [get_ports [list {duty[0]}]]
save_constraints
set_property iostandard LVCMOS18 [get_ports [list {duty[1]}]]
set_property iostandard LVCMOS18 [get_ports [list {duty[3]}]]
save_constraints
set_property iostandard LVCMOS18 [get_ports [list {duty[2]}]]
save_constraints
