module imem(
    input [31:0] a,
    output [31:0] rd
);
    reg [31:0] RAM[123:0];

//    initial begin
////        $readmemh("riscvtest.txt", RAM);
//    end


initial begin
  RAM[0]  = 32'h00000513;
  RAM[1]  = 32'h00300093;
  RAM[2]  = 32'h00152023;
  RAM[3]  = 32'h00700093;
  RAM[4]  = 32'h00152223;
  RAM[5]  = 32'h00200093;
  RAM[6]  = 32'h00152423;
  RAM[7]  = 32'h00600093;
  RAM[8]  = 32'h00152623;
  RAM[9]  = 32'h00500093;
  RAM[10] = 32'h00152823;
  RAM[11] = 32'h00400093;
  RAM[12] = 32'h00152a23;
  RAM[13] = 32'h00100093;
  RAM[14] = 32'h00152c23;
  RAM[15] = 32'h3e800093;
  RAM[16] = 32'h00152e23;
  RAM[17] = 32'h3e700093;
  RAM[18] = 32'h02152023;
  RAM[19] = 32'h01900093;
  RAM[20] = 32'h02152223;
  RAM[21] = 32'h05a00093;
  RAM[22] = 32'h02152423;
  RAM[23] = 32'h06400093;
  RAM[24] = 32'h02152623;
  RAM[25] = 32'h01e00093;
  RAM[26] = 32'h02152823;
  RAM[27] = 32'h01400093;
  RAM[28] = 32'h02152a23;
  RAM[29] = 32'h00a00093;
  RAM[30] = 32'h02152c23;
  RAM[31] = 32'h0c800093;
  RAM[32] = 32'h02152e23;
  RAM[33] = 32'h67200093;
  RAM[34] = 32'h001080b3;
  RAM[35] = 32'h04152023;
  RAM[36] = 32'h0fa00093;
  RAM[37] = 32'h04152223;
  RAM[38] = 32'h00c00093;
  RAM[39] = 32'h04152423;
  RAM[40] = 32'h04b00093;
  RAM[41] = 32'h04152623;
  
  //COUNT ARRAY
  RAM[42] = 32'h05000513;
  RAM[43] = 32'h01100093;
  RAM[44] = 32'h00152023;
  RAM[45] = 32'h00d00093;
  RAM[46] = 32'h00152223;
  RAM[47] = 32'h01200093;
  RAM[48] = 32'h00152423;
  RAM[49] = 32'h00e00093;
  RAM[50] = 32'h00152623;
  RAM[51] = 32'h00f00093;
  RAM[52] = 32'h00152823;
  RAM[53] = 32'h01000093;
  RAM[54] = 32'h00152a23;
  RAM[55] = 32'h01300093;
  RAM[56] = 32'h00152c23;
  RAM[57] = 32'h00100093;
  RAM[58] = 32'h00152e23;
  RAM[59] = 32'h00200093;
  RAM[60] = 32'h02152023;
  RAM[61] = 32'h00900093;
  RAM[62] = 32'h02152223;
  RAM[63] = 32'h00600093;
  RAM[64] = 32'h02152423;
  RAM[65] = 32'h00500093;
  RAM[66] = 32'h02152623;
  RAM[67] = 32'h00800093;
  RAM[68] = 32'h02152823;
  RAM[69] = 32'h00a00093;
  RAM[70] = 32'h02152a23;
  RAM[71] = 32'h00c00093;
  RAM[72] = 32'h02152c23;
  RAM[73] = 32'h00400093;
  RAM[74] = 32'h02152e23;
  RAM[75] = 32'h00000093;
  RAM[76] = 32'h04152023;
  RAM[77] = 32'h00300093;
  RAM[78] = 32'h04152223;
  RAM[79] = 32'h00b00093;
  RAM[80] = 32'h04152423;
  RAM[81] = 32'h00700093;
  RAM[82] = 32'h04152623;
end
    assign rd = RAM[a[31:2]];
endmodule