\hypertarget{union__hw__llwu__filt1}{}\section{\+\_\+hw\+\_\+llwu\+\_\+filt1 Union Reference}
\label{union__hw__llwu__filt1}\index{\+\_\+hw\+\_\+llwu\+\_\+filt1@{\+\_\+hw\+\_\+llwu\+\_\+filt1}}


H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+F\+I\+L\+T1 -\/ L\+L\+WU Pin Filter 1 register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+llwu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+filt1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__llwu__filt1_a68f4a487806ba581d878f11981764922}{}\label{union__hw__llwu__filt1_a68f4a487806ba581d878f11981764922}

\item 
struct \hyperlink{struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+filt1\+::\+\_\+hw\+\_\+llwu\+\_\+filt1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__llwu__filt1_a0a047f2e3ec022ea52131ad2f91c1066}{}\label{union__hw__llwu__filt1_a0a047f2e3ec022ea52131ad2f91c1066}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+F\+I\+L\+T1 -\/ L\+L\+WU Pin Filter 1 register (RW) 

Reset value\+: 0x00U

L\+L\+W\+U\+\_\+\+F\+I\+L\+T1 is a control and status register that is used to enable/disable the digital filter 1 features for an external pin. This register is reset on Chip Reset not V\+L\+LS and by reset types that trigger Chip Reset not V\+L\+LS. It is unaffected by reset types that do not trigger Chip Reset not V\+L\+LS. See the Introduction\+Information found here describes the registers of the Reset Control Module (R\+CM). The R\+CM implements many of the reset functions for the chip. See the chip\textquotesingle{}s reset chapter for more information. details for more information. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+llwu.\+h\end{DoxyCompactItemize}
