;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	MOV -1, @0
	ADD 210, 32
	SUB #12, @201
	SUB <0, @2
	SUB @127, 106
	SUB @127, 306
	SUB 1, 22
	SLT <0, @2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP @1, 0
	DAT #21, #101
	CMP <0, @2
	SUB 41, 107
	ADD <0, @2
	ADD <308, @90
	SPL 0, #758
	SLT 210, 32
	SPL -1, @0
	SUB 1, 22
	ADD <0, @2
	ADD 210, 32
	SUB 21, 101
	SUB @127, 506
	ADD <308, @90
	JMN <127, 106
	DJN -7, @-20
	ADD <308, @90
	ADD <308, @90
	SLT -1, <0
	ADD <-30, 9
	ADD <0, @2
	SLT 12, @10
	DAT <-90, #9
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN 300, 90
	SUB #48, -33
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
