I 000043 55 575           1607979469147 a2
(_unit VHDL(and2 0 4(a2 0 9))
	(_version ve4)
	(_time 1607979469148 2020.12.14 22:57:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db8fdb89dc8c8bc8d98eca81dfdddfd8d9dddadd8e)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 576           1607981283119 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607981283120 2020.12.14 23:28:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acaffbfbaafbfcbfaef8bdf6a8aaa8afaeaaadaaf9)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607981283125 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607981283126 2020.12.14 23:28:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acafacfafdfefabafaf9bef3ffaafaabaeafaeaafa)
	(_ent
		(_time 1607981283123)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 544           1607981283131 i2
(_unit VHDL(inverter2 0 34(i2 0 39))
	(_version ve4)
	(_time 1607981283132 2020.12.14 23:28:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acaff3fbaafafebaa9f9bef7f9aaa9abaeafaeaaa5)
	(_ent
		(_time 1607981283129)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607981283137 N2
(_unit VHDL(nand2 0 50(n2 0 55))
	(_version ve4)
	(_time 1607981283138 2020.12.14 23:28:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acafaffbfefbadbaa8fdbef6a8aaadaaf9aaa8afae)
	(_ent
		(_time 1607981283135)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607981283143 No2
(_unit VHDL(nor2 0 64(no2 0 69))
	(_version ve4)
	(_time 1607981283144 2020.12.14 23:28:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acafaffba9fafabfaef8e9f6ababaeafaeaaf9aafa)
	(_ent
		(_time 1607981283141)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 576           1607982145963 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607982145964 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2826782c757f783b2a7c39722c2e2c2b2a2e292e7d)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607982145969 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607982145970 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 28262f2d227a7e3e7e7d3a777b2e7e2f2a2b2a2e7e)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 544           1607982145975 i2
(_unit VHDL(inverter2 0 34(i2 0 39))
	(_version ve4)
	(_time 1607982145976 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2826702c757e7a3e2d7d3a737d2e2d2f2a2b2a2e21)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607982145981 N2
(_unit VHDL(nand2 0 50(n2 0 55))
	(_version ve4)
	(_time 1607982145982 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 28262c2c217f293e2c793a722c2e292e7d2e2c2b2a)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607982145987 No2
(_unit VHDL(nor2 0 64(no2 0 69))
	(_version ve4)
	(_time 1607982145988 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 38363c3d666e6e2b3a6c7d623f3f3a3b3a3e6d3e6e)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607982145993 x2
(_unit VHDL(xor2 0 78(x2 0 83))
	(_version ve4)
	(_time 1607982145994 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3837613d666e6e2b3a6d20623f3f3a3b3a3f303e6e)
	(_ent
		(_time 1607982145991)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000044 55 583           1607982145999 xn2
(_unit VHDL(xnor2 0 92(xn2 0 97))
	(_version ve4)
	(_time 1607982146000 2020.12.14 23:42:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3837613d656f3a2f3a692a63613e6d3e6e3f3a3b3a)
	(_ent
		(_time 1607982145997)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 709           1607983242077 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607983242078 2020.12.15 00:00:42)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code d5d7d087d18287c3d485c38f85d3d3d3d4d3d3d3d4)
	(_ent
		(_time 1607983242075)
	)
	(_inst g1 0 14(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(Cout))
		)
	)
	(_inst g2 0 15(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(sum))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 788           1607984584190 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607984584191 2020.12.15 00:23:04)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 732720727124216573756529237575757275757572)
	(_ent
		(_time 1607984584188)
	)
	(_inst g1 0 15(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(Cout))
		)
	)
	(_inst g2 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(sum))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 883           1607984784963 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607984784964 2020.12.15 00:26:24)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code c0959395c19792d6c0c7d69a90c6c6c6c1c6c6c6c1)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 15(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 16(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(Cout))
		)
	)
	(_inst g2 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1151          1607985877764 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607985877765 2020.12.15 00:44:37)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 7d7c297c282a2f6b7d786b272d7b7b7b7c7b7b7b7c)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 15(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 16(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g2 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g3 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 19(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607986380606 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607986380607 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bdbfede5eee9aabbeda8e3bdbfbdbabbbfb8bfec)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607986380612 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607986380613 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bde8ecb2ebefafefecabe6eabfefbebbbabbbfef)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 544           1607986380618 i2
(_unit VHDL(inverter2 0 34(i2 0 39))
	(_version ve4)
	(_time 1607986380619 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bdb7ede5efebafbcecabe2ecbfbcbebbbabbbfb0)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607986380624 N2
(_unit VHDL(nand2 0 50(n2 0 55))
	(_version ve4)
	(_time 1607986380625 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bdebedb1eeb8afbde8abe3bdbfb8bfecbfbdbabb)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607986380630 No2
(_unit VHDL(nor2 0 64(no2 0 69))
	(_version ve4)
	(_time 1607986380631 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8cc9a9d969e9edbca9c8d92cfcfcacbcace9dce9e)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607986380636 x2
(_unit VHDL(xor2 0 78(x2 0 83))
	(_version ve4)
	(_time 1607986380637 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8cdc79d969e9edbca9dd092cfcfcacbcacfc0ce9e)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 618           1607986380642 x3
(_unit VHDL(xor3 0 92(x3 0 97))
	(_version ve4)
	(_time 1607986380643 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8cdc79d969e9edbcb9dd092cfcfcacbcbcfc0ce9e)
	(_ent
		(_time 1607986380640)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607986380648 xn2
(_unit VHDL(xnor2 0 92(xn2 0 111))
	(_version ve4)
	(_time 1607986380649 2020.12.15 00:53:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8cdc79d959fcadfca99da9391ce9dce9ecfcacbca)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 576           1607987315701 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607987315702 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6e3c6e6e393e7d6c3a7f346a686a6d6c686f683b)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607987315707 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607987315708 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6e6b6f393c3878383b7c313d6838696c6d6c6838)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 544           1607987315713 i2
(_unit VHDL(inverter2 0 34(i2 0 39))
	(_version ve4)
	(_time 1607987315714 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6e346e6e383c786b3b7c353b686b696c6d6c6867)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607987315719 N2
(_unit VHDL(nand2 0 50(n2 0 55))
	(_version ve4)
	(_time 1607987315720 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6e686e3a396f786a3f7c346a686f683b686a6d6c)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607987315725 No2
(_unit VHDL(nor2 0 64(no2 0 69))
	(_version ve4)
	(_time 1607987315726 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7e787f7d28286d7c2a3b2479797c7d7c782b7828)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607987315731 x2
(_unit VHDL(xor2 0 78(x2 0 83))
	(_version ve4)
	(_time 1607987315732 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7f257f7d28286d7c2b662479797c7d7c79767828)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 621           1607987315737 x3
(_unit VHDL(xor3 0 92(x3 0 97))
	(_version ve4)
	(_time 1607987315738 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7f257f7d28286d7d2b662479797c7d7d79767828)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607987315743 xn2
(_unit VHDL(xnor2 0 92(xn2 0 111))
	(_version ve4)
	(_time 1607987315744 2020.12.15 01:08:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7f257f7e297c697c2f6c2527782b7828797c7d7c)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1151          1607987318525 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607987318526 2020.12.15 01:08:38)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 7a7b7b7b2a2d286c7a7e6c202a7c7c7c7b7c7c7c7b)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 15(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 16(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g2 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g3 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 19(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607988663428 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607988663429 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6c34393a6b6c2f3e682d66383a383f3e3a3d3a69)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607988663434 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607988663435 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6c63386d6e6a2a6a692e636f3a6a3b3e3f3e3a6a)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 544           1607988663444 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607988663445 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1c4c4e4a1a1e5a49195e17194a494b4e4f4e4a45)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607988663450 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607988663451 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1c104e1e1b4d5a481d5e16484a4d4a194a484f4e)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607988663456 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607988663457 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1c104e491a1a5f4e1809164b4b4e4f4e4a194a1a)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607988663462 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607988663463 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1d4d4e491a1a5f4e1954164b4b4e4f4e4b444a1a)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607988663468 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607988663469 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1d4d4e491a1a5f4f1954164b4b4e4f4f4b444a1a)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607988663474 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607988663475 2020.12.15 01:31:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0a5a585c0c594c590a4900025d0e5d0d5c595859)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 576           1607988680621 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607988680622 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f5a0d5c5c080f4c5d0b4e055b595b5c5d595e590a)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607988680627 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607988680628 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f5a5a5d0b0d0949090a4d000c5909585d5c5d5909)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607988680633 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607988680634 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f6a6a6e3b3d3879393a7d303d6939686d6c6c6939)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607988680639 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607988680640 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f6a356f6c393d796a3a7d343a696a686d6c6d6966)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607988680645 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607988680646 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f6a696f38386e796b3e7d356b696e693a696b6c6d)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607988680651 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607988680652 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f6a696f6f39397c6d3b2a3568686d6c6d693a6939)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607988680657 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607988680658 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f7b247e7f29296c7d2a672578787d7c7d78777929)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607988680663 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607988680664 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f7b247e7f29296c7c2a672578787d7c7c78777929)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607988680669 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607988680670 2020.12.15 01:31:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f7b247e7c287d687d2e6d2426792a7929787d7c7d)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1200          1607988949948 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607988949949 2020.12.15 01:35:49)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 70737e71712722667075662a207676767176767671)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 simple)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1200          1607988988875 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607988988876 2020.12.15 01:36:28)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 89d98f8781dedb9f898c9fd3d98f8f8f888f8f8f88)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 simple)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1200          1607989019445 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607989019446 2020.12.15 01:36:59)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code ececedbfbebbbefaece9fab6bceaeaeaedeaeaeaed)
	(_ent
		(_time 1607984584187)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 simple)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1200          1607989095641 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607989095642 2020.12.15 01:38:15)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 9798909891c0c581979281cdc79191919691919196)
	(_ent
		(_time 1607989095639)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 simple)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 simple)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1188          1607989161944 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607989161945 2020.12.15 01:39:21)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 909f929f91c7c286909586cac09696969196969691)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1188          1607989187741 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607989187742 2020.12.15 01:39:47)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 54045b57510306425451420e045252525552525255)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607989303352 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607989303353 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebabcbdeeb9befdecbaffb4eae8eaedece8efe8bb)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607989303358 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607989303359 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebaebbcb9bcb8f8b8bbfcb1bde8b8e9ecedece8b8)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607989303364 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607989303365 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebaebbcb9bcb9f8b8bbfcb1bce8b8e9ecedede8b8)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607989303372 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607989303373 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d59500b0c5b5f1b08581f56580b080a0f0e0f0b04)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607989303381 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607989303382 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d590c0b585a0c1b095c1f57090b0c0b580b090e0f)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607989303387 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607989303388 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d590c0b0f5b5b1e0f5948570a0a0f0e0f0b580b5b)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607989303393 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607989303394 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d58510b0f5b5b1e0f5815570a0a0f0e0f0a050b5b)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607989303399 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607989303400 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d48411a1f4b4b0e1e4805471a1a1f1e1e1a151b4b)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607989303405 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607989303406 2020.12.15 01:41:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d48411a1c4a1f0a1f4c0f46441b481b4b1a1f1e1f)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 576           1607989332095 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607989332096 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c3869393a6b6c2f3e682d66383a383f3e3a3d3a69)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607989332101 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607989332102 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c383e386d6e6a2a6a692e636f3a6a3b3e3f3e3a6a)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607989332107 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607989332108 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c383e386d6e6b2a6a692e636e3a6a3b3e3f3f3a6a)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607989332114 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607989332115 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b4f16494c1d195d4e1e59101e4d4e4c4948494d42)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607989332121 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607989332122 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b4f4a49181c4a5d4f1a59114f4d4a4d1e4d4f4849)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607989332127 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607989332128 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b5f5a585f0d0d48590f1e015c5c5958595d0e5d0d)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607989332133 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607989332134 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b5e07585f0d0d48590e43015c5c5958595c535d0d)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607989332139 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607989332140 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b5e07585f0d0d48580e43015c5c5958585c535d0d)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607989332145 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607989332146 2020.12.15 01:42:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b5e07585c0c594c590a4900025d0e5d0d5c595859)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1217          1607989332151 st
(_unit VHDL(fa 0 6(st 1 142))
	(_version ve4)
	(_time 1607989332152 2020.12.15 01:42:12)
	(_source(\../src/4-bit Adder.vhd\(\../src/Gates.vhd\)))
	(_parameters tan)
	(_code 6b6f396b383c397d6b6e7d313b6d6d6d6a6d6d6d6a)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 1 146(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 1 147(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 1 148(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 1 149(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 1 150(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 143(_arch(_uni))))
		(_sig(_int s2 -1 1 143(_arch(_uni))))
		(_sig(_int s3 -1 1 143(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607989417420 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607989417421 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c7d2c7d7a2b2c6f7e286d26787a787f7e7a7d7a29)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607989417426 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607989417427 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c8d8b83dddeda9adad99ed3df8ada8b8e8f8e8ada)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607989417432 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607989417433 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c8d8b83dddedb9adad99ed3de8ada8b8e8f8f8ada)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607989417438 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607989417439 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c8dd4828adade9a89d99ed7d98a898b8e8f8e8a85)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607989417444 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607989417445 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c8d8882dedb8d9a88dd9ed6888a8d8ad98a888f8e)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607989417450 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607989417451 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c8d888289dada9f8ed8c9d68b8b8e8f8e8ad98ada)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607989417456 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607989417457 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9cc59399caca8f9ec984c69b9b9e9f9e9b949aca)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607989417462 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607989417463 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9cc59399caca8f9fc984c69b9b9e9f9f9b949aca)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607989417468 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607989417469 2020.12.15 01:43:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9cc5939acb9e8b9ecd8ec7c59ac99aca9b9e9f9e)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1217          1607989417474 st
(_unit VHDL(fa 0 6(st 1 142))
	(_version ve4)
	(_time 1607989417475 2020.12.15 01:43:37)
	(_source(\../src/4-bit Adder.vhd\(\../src/Gates.vhd\)))
	(_parameters tan)
	(_code 9c9dcb93cecbce8a9c998ac6cc9a9a9a9d9a9a9a9d)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 1 146(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst and1 1 147(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst and2 1 148(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst and3 1 149(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 1 150(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 143(_arch(_uni))))
		(_sig(_int s2 -1 1 143(_arch(_uni))))
		(_sig(_int s3 -1 1 143(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607989458267 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607989458268 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181f481f454f480b1a4c09421c1e1c1b1a1e191e4d)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607989458273 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607989458274 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181f1f1e124a4e0e4e4d0a474b1e4e1f1a1b1a1e4e)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607989458279 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607989458280 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181f1f1e124a4f0e4e4d0a474a1e4e1f1a1b1b1e4e)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607989458294 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607989458295 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37306f32656165213262256c62313230353435313e)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607989458300 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607989458301 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37303332316036213366256d333136316231333435)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607989458306 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607989458307 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37303332666161243563726d303035343531623161)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607989458312 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607989458313 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37316e326661612435622f6d3030353435303f3161)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607989458318 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607989458319 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37316e326661612434622f6d3030353434303f3161)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607989458324 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607989458325 2020.12.15 01:44:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37316e32656035203566256c6e3162316130353435)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1214          1607989458330 st
(_unit VHDL(fa 0 6(st 1 142))
	(_version ve4)
	(_time 1607989458331 2020.12.15 01:44:18)
	(_source(\../src/4-bit Adder.vhd\(\../src/Gates.vhd\)))
	(_parameters tan)
	(_code 47401045411015514742511d174141414641414146)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 1 146(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 1 147(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 1 148(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 1 149(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 1 150(_ent . or3 simple)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 143(_arch(_uni))))
		(_sig(_int s2 -1 1 143(_arch(_uni))))
		(_sig(_int s3 -1 1 143(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1607989534171 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1607989534172 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a9899959ecdca8998ce8bc09e9c9e99989c9b9ccf)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1607989534177 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1607989534178 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a98ce94c9c8cc8ccccf88c5c99ccc9d9899989ccc)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1607989534183 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1607989534184 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a98ce94c9c8cd8ccccf88c5c89ccc9d9899999ccc)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1607989534194 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1607989534195 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaa8a1fdaefcf8bcafffb8f1ffacafada8a9a8aca3)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1607989534200 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1607989534201 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaa8fdfdfafdabbcaefbb8f0aeacabacffacaea9a8)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1607989534206 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1607989534207 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bbeeede6efefaabbedfce3bebebbbabbbfecbfef)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1607989534212 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1607989534213 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bab3ede6efefaabbeca1e3bebebbbabbbeb1bfef)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1607989534218 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1607989534219 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bab3ede6efefaabaeca1e3bebebbbababeb1bfef)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1607989534224 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1607989534225 2020.12.15 01:45:34)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bab3ede5eebbaebbe8abe2e0bfecbfefbebbbabb)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1210          1607989534230 st
(_unit VHDL(fa 0 6(st 1 142))
	(_version ve4)
	(_time 1607989534231 2020.12.15 01:45:34)
	(_source(\../src/4-bit Adder.vhd\(\../src/Gates.vhd\)))
	(_parameters tan)
	(_code c9cbcd9cc19e9bdfc9ccdf9399cfcfcfc8cfcfcfc8)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 1 146(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 1 147(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 1 148(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 1 149(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 1 150(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 143(_arch(_uni))))
		(_sig(_int s2 -1 1 143(_arch(_uni))))
		(_sig(_int s3 -1 1 143(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1181          1607990109591 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607990109592 2020.12.15 01:55:09)
	(_source(\../src/4-bit Adder.vhd\))
	(_parameters tan)
	(_code 484e1f4a411f1a5e484d5e12184e4e4e494e4e4e49)
	(_ent
		(_time 1607989095638)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1607993168216 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1607993168217 2020.12.15 02:46:08)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 194d191e114e4b0f191a0f43491f1f1f181f1f1f18)
	(_ent
		(_time 1607990989478)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1608032957923 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1608032957924 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b6d6c6b6c3c3b78693f7a316f6d6f68696d6a6d3e)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 579           1608032957929 o2
(_unit VHDL(or2 0 20(o2 0 25))
	(_version ve4)
	(_time 1608032957930 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b7d2b7b2b292d6d2d2e6924287d2d7c7978797d2d)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1608032957935 o3
(_unit VHDL(or3 0 34(o3 0 39))
	(_version ve4)
	(_time 1608032957936 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b7d2b7b2b292c6d2d2e6924297d2d7c7978787d2d)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 544           1608032957980 i2
(_unit VHDL(inverter2 0 34(i2 0 53))
	(_version ve4)
	(_time 1608032957981 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9afa6fef5fffbbfacfcbbf2fcafacaeabaaabafa0)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 581           1608032957986 N2
(_unit VHDL(nand2 0 50(n2 0 69))
	(_version ve4)
	(_time 1608032957987 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9affafea1fea8bfadf8bbf3adafa8affcafadaaab)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 582           1608032957992 No2
(_unit VHDL(nor2 0 64(no2 0 83))
	(_version ve4)
	(_time 1608032957993 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9affafef6ffffbaabfdecf3aeaeabaaabaffcafff)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 580           1608032957998 x2
(_unit VHDL(xor2 0 78(x2 0 97))
	(_version ve4)
	(_time 1608032957999 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9beb7ede6efefaabbeca1e3bebebbbabbbeb1bfef)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1608032958004 x3
(_unit VHDL(xor3 0 92(x3 0 111))
	(_version ve4)
	(_time 1608032958005 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9beb7ede6efefaabaeca1e3bebebbbababeb1bfef)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1608032958010 xn2
(_unit VHDL(xnor2 0 92(xn2 0 125))
	(_version ve4)
	(_time 1608032958011 2020.12.15 13:49:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9beb7ede5eebbaebbe8abe2e0bfecbfefbebbbabb)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1196          1608032958016 st
(_unit VHDL(fa 0 136(st 0 142))
	(_version ve4)
	(_time 1608032958017 2020.12.15 13:49:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9cfc99cc19e9bdfc9ccdf9399cfcfcfc8cfcfcfc8)
	(_ent
		(_time 1608032958014)
	)
	(_inst g0 0 146(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 147(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 148(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 149(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 150(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 137(_ent(_in))))
		(_port(_int b -1 0 137(_ent(_in))))
		(_port(_int cin -1 0 137(_ent(_in))))
		(_port(_int sum -1 0 138(_ent(_out))))
		(_port(_int Cout -1 0 138(_ent(_out))))
		(_sig(_int s1 -1 0 143(_arch(_uni))))
		(_sig(_int s2 -1 0 143(_arch(_uni))))
		(_sig(_int s3 -1 0 143(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1608032958027 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608032958028 2020.12.15 13:49:18)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code d8ded88ad18f8aced8dbce8288dededed9dededed9)
	(_ent
		(_time 1608032958025)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1608033043337 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608033043338 2020.12.15 13:50:43)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 191a1b1e114e4b0f191a0f43491f1f1f181f1f1f18)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1380          1608033043343 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608033043344 2020.12.15 13:50:43)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 191a1b1e464f480e1a1e5f434a1f101e1d1c4f1f18)
	(_ent
		(_time 1608032958030)
	)
	(_inst g0 0 43(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 44(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 45(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(2)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 46(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1608033144468 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608033144469 2020.12.15 13:52:24)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 1e4c4e194a494c081e1d08444e1818181f1818181f)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1380          1608033144474 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608033144475 2020.12.15 13:52:24)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 1e4c4e191d484f091d1958444d1817191a1b48181f)
	(_ent
		(_time 1608032958030)
	)
	(_inst g0 0 43(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 44(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 45(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 46(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1608033450020 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608033450021 2020.12.15 13:57:30)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code b8b6b6ecb1efeaaeb8bbaee2e8bebebeb9bebebeb9)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1380          1608033450074 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608033450075 2020.12.15 13:57:30)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e7e9e9b4b6b1b6f0e4e0a1bdb4e1eee0e3e2b1e1e6)
	(_ent
		(_time 1608032958030)
	)
	(_inst g0 0 43(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 44(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 45(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 46(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1222          1608033465120 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608033465121 2020.12.15 13:57:45)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code aefbabf9faf9fcb8aeadb8f4fea8a8a8afa8a8a8af)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1380          1608033465126 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608033465127 2020.12.15 13:57:45)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code aefbabf9adf8ffb9ada9e8f4fda8a7a9aaabf8a8af)
	(_ent
		(_time 1608032958030)
	)
	(_inst g0 0 43(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 44(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 45(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 46(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_in((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1219          1608034587352 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608034587353 2020.12.15 14:16:27)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 683b6d68613f3a7e686b7e32386e6e6e696e6e6e69)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1383          1608034587358 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608034587359 2020.12.15 14:16:27)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 683b6d68363e397f6b6f2e323b6e616f6c6d3e6e69)
	(_ent
		(_time 1608034587356)
	)
	(_inst g0 0 43(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 44(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 45(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 46(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1219          1608034824027 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608034824028 2020.12.15 14:20:24)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e8e9b8bbe1bfbafee8ebfeb2b8eeeeeee9eeeeeee9)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1517          1608034824035 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 40))
	(_version ve4)
	(_time 1608034824036 2020.12.15 14:20:24)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e8e9b8bbb6beb9ffebe9aeb2bbeee1efecedbeeee9)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 45(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 46(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 47(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 48(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1219          1608035168950 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035168951 2020.12.15 14:26:08)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 421747404115105442415418124444444344444443)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 a3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1219          1608035232063 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035232064 2020.12.15 14:27:12)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code c89cc79dc19f9adec8cbde9298cececec9cececec9)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1517          1608035232069 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608035232070 2020.12.15 14:27:12)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code c89cc79d969e99dfcbc98e929bcec1cfcccd9ecec9)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1219          1608035467606 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035467607 2020.12.15 14:31:07)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e2e1e5b1e1b5b0f4e2e1f4b8b2e4e4e4e3e4e4e4e3)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1517          1608035467612 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608035467613 2020.12.15 14:31:07)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e2e1e5b1b6b4b3f5e1e3a4b8b1e4ebe5e6e7b4e4e3)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1219          1608035477720 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035477721 2020.12.15 14:31:17)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 60616f60613732766063763a306666666166666661)
	(_ent
		(_time 1608032958024)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1517          1608035477726 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608035477727 2020.12.15 14:31:17)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 60616f60363631776361263a336669676465366661)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((reset)(sum(0)))
			((sum)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((reset)(sum(1)))
			((sum)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((reset)(sum(2)))
			((sum)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((reset)(sum(3)))
			((sum)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1178          1608035488702 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035488703 2020.12.15 14:31:28)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 481f4a4a411f1a5e484b5e12184e4e4e494e4e4e49)
	(_ent
		(_time 1608035488700)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1513          1608035488708 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608035488709 2020.12.15 14:31:28)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 481f4a4a161e195f4b490e121b4e414f4c4d1e4e49)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1178          1608035528681 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608035528682 2020.12.15 14:32:08)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 797b7f78712e2b6f797a6f23297f7f7f787f7f7f78)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1379          1608035528687 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608035528688 2020.12.15 14:32:08)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 797b7f78262f286e7a783f232a7f707e7d7c2f7f78)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1178          1608036378203 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608036378204 2020.12.15 14:46:18)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e4e1e4b7e1b3b6f2e4e7f2beb4e2e2e2e5e2e2e2e5)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1379          1608036378209 Four_adder
(_unit VHDL(four_bit_adder 0 32(four_adder 0 41))
	(_version ve4)
	(_time 1608036378210 2020.12.15 14:46:18)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e4e1e4b7b6b2b5f3e7e5a2beb7e2ede3e0e1b2e2e5)
	(_ent
		(_time 1608034587355)
	)
	(_inst g0 0 46(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 47(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 48(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 49(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 33(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_port(_int cin -1 0 34(_ent(_inout((i 2))))))
		(_port(_int sum 0 0 35(_ent(_out))))
		(_port(_int Cout -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1178          1608070402825 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608070402826 2020.12.16 00:13:22)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code a0f5a1f7a1f7f2b6a0a3b6faf0a6a6a6a1a6a6a6a1)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1376          1608070402831 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 41))
	(_version ve4)
	(_time 1608070402832 2020.12.16 00:13:22)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code a0f5a1f7f6f6f1b7a3a0e6faf3a6a9a7a4a5f6a6a1)
	(_ent
		(_time 1608070402829)
	)
	(_inst g0 0 47(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 48(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 49(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 50(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in((i 2))))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1879          1608070405711 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608070405712 2020.12.16 00:13:25)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code db89db898a8c8bcdd8dbc8818eddd9ddd8dddfddd9)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1984          1608070505992 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608070505993 2020.12.16 00:15:05)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 9497c79b93c3c482979487cec19296929792909296)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_alias((Cout)(C_out)))(_simpleassign BUF)(_trgt(4))(_sens(10)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(13))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000046 55 1879          1608070555975 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608070555976 2020.12.16 00:15:55)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code d5d28387d38285c3d6d5c68f80d3d7d3d6d3d1d3d7)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Full_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1879          1608071167267 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608071167268 2020.12.16 00:26:07)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code b6b7b5e2b3e1e6a0b5b6a5ece3b0b4b0b5b0b2b0b4)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(13))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608071313723 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608071313724 2020.12.16 00:28:33)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code cb9c9d9e9a9c9bddc8cbd8919ecdc9cdc8cdcfcdc9)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000043 55 1178          1608071526387 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608071526388 2020.12.16 00:32:06)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 8bd8de85d8dcd99d8b889dd1db8d8d8d8a8d8d8d8a)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1510          1608071526393 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 41))
	(_version ve4)
	(_time 1608071526394 2020.12.16 00:32:06)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 8bd8de858fddda9c8888cdd1d88d828c8f8edd8d8a)
	(_ent
		(_time 1608070402828)
	)
	(_inst g0 0 48(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 49(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 50(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 51(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in((i 2))))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1178          1608071656348 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608071656349 2020.12.16 00:34:16)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 2c7f22287e7b7e3a2c2f3a767c2a2a2a2d2a2a2a2d)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst g1 0 17(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1503          1608071656354 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 41))
	(_version ve4)
	(_time 1608071656355 2020.12.16 00:34:16)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 2c7f2228297a7d3b2f2f6a767f2a252b28297a2a2d)
	(_ent
		(_time 1608071656352)
	)
	(_inst g0 0 48(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 49(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 50(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 51(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1151          1608072108630 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608072108631 2020.12.16 00:41:48)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e5b0b6b6e1b2b7f3e5e5f3bfb5e3e3e3e4e3e3e3e4)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor3 x3)
		(_port
			((a)(s1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 20(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1503          1608072108686 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608072108687 2020.12.16 00:41:48)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 24717420767275332727627e77222d232021722225)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1151          1608072119765 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608072119766 2020.12.16 00:41:59)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 6a3a3d6a3a3d387c6a6a7c303a6c6c6c6b6c6c6c6b)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 20(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1503          1608072119771 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608072119772 2020.12.16 00:41:59)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 6a3a3d6a6d3c3b7d69692c30396c636d6e6f3c6c6b)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000046 55 1798          1608072478093 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608072478094 2020.12.16 00:47:58)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 222322262375723421223178772420242124262420)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000043 55 576           1608077801967 a2
(_unit VHDL(and2 0 4(a2 0 11))
	(_version ve4)
	(_time 1608077801968 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3949796959493d0c197d299c7c5c7c0c1c5c2c596)
	(_ent
		(_time 1607979249095)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 621           1608077801973 a3
(_unit VHDL(and3 0 23(a3 0 28))
	(_version ve4)
	(_time 1608077801974 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3949796959493d0c097d299c7c5c7c0c0c5c2c596)
	(_ent
		(_time 1608077801971)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 24(_ent(_in))))
		(_port(_int y -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a3 1 -1)
)
I 000043 55 662           1608077801979 a4
(_unit VHDL(and4 0 37(a4 0 42))
	(_version ve4)
	(_time 1608077801980 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3949796959493d0c797d299c7c5c7c0c7c5c2c596)
	(_ent
		(_time 1608077801977)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 38(_ent(_in))))
		(_port(_int c -1 0 38(_ent(_in))))
		(_port(_int d -1 0 38(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a4 1 -1)
)
I 000043 55 579           1608077801987 o2
(_unit VHDL(or2 0 20(o2 0 73))
	(_version ve4)
	(_time 1608077801988 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c394c097c29195d59596d19c90c595c4c1c0c1c595)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1608077801993 o3
(_unit VHDL(or3 0 34(o3 0 87))
	(_version ve4)
	(_time 1608077801994 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d384d080d28184c58586c18c81d585d4d1d0d0d585)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 664           1608077801999 o4
(_unit VHDL(or4 0 96(o4 0 101))
	(_version ve4)
	(_time 1608077802000 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d384d080d28183c58586c18c86d585d4d1d0d7d585)
	(_ent
		(_time 1608077801997)
	)
	(_object
		(_port(_int a -1 0 97(_ent(_in))))
		(_port(_int b -1 0 97(_ent(_in))))
		(_port(_int c -1 0 97(_ent(_in))))
		(_port(_int d -1 0 97(_ent(_in))))
		(_port(_int y -1 0 98(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o4 1 -1)
)
I 000043 55 712           1608077802005 o5
(_unit VHDL(or5 0 111(o5 0 116))
	(_version ve4)
	(_time 1608077802006 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d384d080d28182c58586c18c87d585d4d1d0d6d585)
	(_ent
		(_time 1608077802003)
	)
	(_object
		(_port(_int a -1 0 112(_ent(_in))))
		(_port(_int b -1 0 112(_ent(_in))))
		(_port(_int c -1 0 112(_ent(_in))))
		(_port(_int d -1 0 112(_ent(_in))))
		(_port(_int e -1 0 112(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o5 1 -1)
)
I 000043 55 547           1608077802011 i2
(_unit VHDL(inverter2 0 34(i2 0 132))
	(_version ve4)
	(_time 1608077802012 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d3848f81858581c5d686c18886d5d6d4d1d0d1d5da)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 584           1608077802017 N2
(_unit VHDL(nand2 0 50(n2 0 148))
	(_version ve4)
	(_time 1608077802018 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d384d381d184d2c5d782c189d7d5d2d586d5d7d0d1)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 585           1608077802023 No2
(_unit VHDL(nor2 0 64(no2 0 162))
	(_version ve4)
	(_time 1608077802024 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d384d381868585c0d1879689d4d4d1d0d1d586d585)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 583           1608077802029 x2
(_unit VHDL(xor2 0 78(x2 0 176))
	(_version ve4)
	(_time 1608077802030 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d3858e81868585c0d186cb89d4d4d1d0d1d4dbd585)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1608077802035 x3
(_unit VHDL(xor3 0 92(x3 0 190))
	(_version ve4)
	(_time 1608077802036 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d3858e81868585c0d086cb89d4d4d1d0d0d4dbd585)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__192(_arch 0 0 192(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1608077802041 xn2
(_unit VHDL(xnor2 0 92(xn2 0 204))
	(_version ve4)
	(_time 1608077802042 2020.12.16 02:16:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3b5beb0b5b4e1f4e1b2f1b8bae5b6e5b5e4e1e0e1)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 576           1608077809253 a2
(_unit VHDL(and2 0 6(a2 0 11))
	(_version ve4)
	(_time 1608077809254 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35606630656265263761246f313331363733343360)
	(_ent
		(_time 1608077809251)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 621           1608077809259 a3
(_unit VHDL(and3 0 23(a3 0 28))
	(_version ve4)
	(_time 1608077809260 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35606630656265263661246f313331363633343360)
	(_ent
		(_time 1608077801970)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 24(_ent(_in))))
		(_port(_int y -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a3 1 -1)
)
I 000043 55 662           1608077809265 a4
(_unit VHDL(and4 0 37(a4 0 42))
	(_version ve4)
	(_time 1608077809266 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35606630656265263161246f313331363133343360)
	(_ent
		(_time 1608077801976)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 38(_ent(_in))))
		(_port(_int c -1 0 38(_ent(_in))))
		(_port(_int d -1 0 38(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a4 1 -1)
)
I 000043 55 703           1608077809271 a5
(_unit VHDL(and5 0 52(a5 0 57))
	(_version ve4)
	(_time 1608077809272 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44111746151314574110551e404240474142454211)
	(_ent
		(_time 1608077809269)
	)
	(_object
		(_port(_int a -1 0 53(_ent(_in))))
		(_port(_int b -1 0 53(_ent(_in))))
		(_port(_int c -1 0 53(_ent(_in))))
		(_port(_int d -1 0 53(_ent(_in))))
		(_port(_int e -1 0 53(_ent(_in))))
		(_port(_int y -1 0 54(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a5 1 -1)
)
I 000043 55 579           1608077809277 o2
(_unit VHDL(or2 0 20(o2 0 73))
	(_version ve4)
	(_time 1608077809278 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44114047421612521211561b174212434647464212)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1608077809283 o3
(_unit VHDL(or3 0 34(o3 0 87))
	(_version ve4)
	(_time 1608077809284 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44114047421613521211561b164212434647474212)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 664           1608077809289 o4
(_unit VHDL(or4 0 96(o4 0 101))
	(_version ve4)
	(_time 1608077809290 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54015056520604420201460b015202535657505202)
	(_ent
		(_time 1608077801996)
	)
	(_object
		(_port(_int a -1 0 97(_ent(_in))))
		(_port(_int b -1 0 97(_ent(_in))))
		(_port(_int c -1 0 97(_ent(_in))))
		(_port(_int d -1 0 97(_ent(_in))))
		(_port(_int y -1 0 98(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o4 1 -1)
)
I 000043 55 712           1608077809295 o5
(_unit VHDL(or5 0 111(o5 0 116))
	(_version ve4)
	(_time 1608077809296 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54015056520605420201460b005202535657515202)
	(_ent
		(_time 1608077802002)
	)
	(_object
		(_port(_int a -1 0 112(_ent(_in))))
		(_port(_int b -1 0 112(_ent(_in))))
		(_port(_int c -1 0 112(_ent(_in))))
		(_port(_int d -1 0 112(_ent(_in))))
		(_port(_int e -1 0 112(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o5 1 -1)
)
I 000043 55 547           1608077809301 i2
(_unit VHDL(inverter2 0 34(i2 0 132))
	(_version ve4)
	(_time 1608077809302 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54010f57050206425101460f01525153565756525d)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 584           1608077809307 N2
(_unit VHDL(nand2 0 50(n2 0 148))
	(_version ve4)
	(_time 1608077809308 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54015357510355425005460e505255520152505756)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 585           1608077809313 No2
(_unit VHDL(nor2 0 64(no2 0 162))
	(_version ve4)
	(_time 1608077809314 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54015357060202475600110e535356575652015202)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 583           1608077809319 x2
(_unit VHDL(xor2 0 78(x2 0 176))
	(_version ve4)
	(_time 1608077809320 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54000e570602024756014c0e5353565756535c5202)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1608077809325 x3
(_unit VHDL(xor3 0 92(x3 0 190))
	(_version ve4)
	(_time 1608077809326 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54000e570602024757014c0e5353565757535c5202)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__192(_arch 0 0 192(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1608077809331 xn2
(_unit VHDL(xnor2 0 92(xn2 0 204))
	(_version ve4)
	(_time 1608077809332 2020.12.16 02:16:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54000e57050356435605460f0d5201520253565756)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000043 55 1210          1608077809337 st
(_unit VHDL(fa 0 6(st 1 221))
	(_version ve4)
	(_time 1608077809338 2020.12.16 02:16:49)
	(_source(\../src/4-bit adder.vhd\(\../src/Gates.vhd\)))
	(_parameters tan)
	(_code 54010057510306425451420e045252525552525255)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 1 225(_ent . Xor3 x3)
		(_port
			((a)(a))
			((b)(b))
			((c)(cin))
			((y)(sum))
		)
	)
	(_inst an1 1 226(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst an2 1 227(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst an3 1 228(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g1 1 229(_ent . or3 o3)
		(_port
			((a)(s1))
			((b)(s2))
			((c)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 222(_arch(_uni))))
		(_sig(_int s2 -1 1 222(_arch(_uni))))
		(_sig(_int s3 -1 1 222(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 3633          1608081502104 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608081502105 2020.12.16 03:18:22)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code 7074777123277666707f332a737673762376227673)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksum 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~downto~3~13 0 57(_scalar (_dto i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
I 000046 55 3632          1608081533220 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608081533221 2020.12.16 03:18:53)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code f5faa2a5a3a2f3e3f5fab6aff6f3f6f3a6f3a7f3f6)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~downto~3~13 0 57(_scalar (_dto i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
I 000046 55 3627          1608081563158 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608081563159 2020.12.16 03:19:23)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code e7e0e6b4b3b0e1f1e7e8a4bde4e1e4e1b4e1b5e1e4)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 57(_scalar (_to i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
I 000046 55 3627          1608122714085 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608122714094 2020.12.16 14:45:14)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code d581d3878382d3c3d5da968fd6d3d6d386d387d3d6)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 57(_scalar (_to i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
I 000046 55 1798          1608147708204 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608147708205 2020.12.16 21:41:48)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code f2f4f6a2f3a5a2e4f1f2e1a8a7f4f0f4f1f4f6f4f0)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000043 55 1151          1608147885863 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608147885864 2020.12.16 21:44:45)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code cb9f9e9e989c99ddcbcbdd919bcdcdcdcacdcdcdca)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 20(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1503          1608147885869 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608147885870 2020.12.16 21:44:45)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code db8f8e89df8d8accd8d89d8188ddd2dcdfde8dddda)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(carry(0)))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((Cout)(carry(1)))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((Cout)(carry(2)))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1298          1608148530889 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608148530890 2020.12.16 21:55:30)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 343b3631316366223434226e643232323532323235)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 21(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1508          1608148530895 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608148530896 2020.12.16 21:55:30)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 343b3631666265233737726e67323d333031623235)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(carry(0)))
			((sum)(sum(0)))
			((Cout)(carry(1)))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(1)))
			((sum)(sum(1)))
			((Cout)(carry(2)))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(2)))
			((sum)(sum(2)))
			((Cout)(carry(3)))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(3)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int carry 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1298          1608148686281 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608148686282 2020.12.16 21:58:06)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 134316141144410513130549431515151215151512)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 21(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1508          1608148686287 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608148686288 2020.12.16 21:58:06)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 23732627767572342020657970252a242726752522)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(carry(0)))
			((sum)(sum(0)))
			((Cout)(carry(1)))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(carry(1)))
			((sum)(sum(1)))
			((Cout)(carry(2)))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(carry(2)))
			((sum)(sum(2)))
			((Cout)(carry(3)))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(carry(3)))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int carry 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Four_adder 1 -1)
)
I 000043 55 1298          1608149158640 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608149158641 2020.12.16 22:05:58)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 1c18121b4e4b4e0a1c1c0a464c1a1a1a1d1a1a1a1d)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 21(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1298          1608149164735 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608149164736 2020.12.16 22:06:04)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code e9ecb9bae1bebbffe9e9ffb3b9efefefe8efefefe8)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 21(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 1298          1608149175401 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608149175402 2020.12.16 22:06:15)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 8a8a8584daddd89c8a8a9cd0da8c8c8c8b8c8c8c8b)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 20(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 21(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1329          1608149175407 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608149175408 2020.12.16 22:06:15)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 99999696c6cfc88e9a9adfc3ca9f909e9d9ccf9f98)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 0 43(_arch(_uni))))
		(_sig(_int s2 -1 0 43(_arch(_uni))))
		(_sig(_int s3 -1 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000043 55 1191          1608149654936 st
(_unit VHDL(fa 0 6(st 0 12))
	(_version ve4)
	(_time 1608149654937 2020.12.16 22:14:14)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 96c2c19991c1c480969680ccc69090909790909097)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g5 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1329          1608149654942 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608149654943 2020.12.16 22:14:14)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code a5f1f2f2f6f3f4b2a6a6e3fff6a3aca2a1a0f3a3a4)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa st)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 0 50(_ent . Fa st)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 0 51(_ent . Fa st)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 0 52(_ent . Fa st)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 0 43(_arch(_uni))))
		(_sig(_int s2 -1 0 43(_arch(_uni))))
		(_sig(_int s3 -1 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1608149943868 a2
(_unit VHDL(and2 0 6(a2 0 11))
	(_version ve4)
	(_time 1608149943869 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b2d2b2c787f3c2d7b3e752b292b2c2d292e297a)
	(_ent
		(_time 1608077809250)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 621           1608149943874 a3
(_unit VHDL(and3 0 23(a3 0 28))
	(_version ve4)
	(_time 1608149943875 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b2d2b2c787f3c2c7b3e752b292b2c2c292e297a)
	(_ent
		(_time 1608077801970)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 24(_ent(_in))))
		(_port(_int y -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a3 1 -1)
)
I 000043 55 662           1608149943880 a4
(_unit VHDL(and4 0 37(a4 0 42))
	(_version ve4)
	(_time 1608149943881 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b2d2b2c787f3c2b7b3e752b292b2c2b292e297a)
	(_ent
		(_time 1608077801976)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 38(_ent(_in))))
		(_port(_int c -1 0 38(_ent(_in))))
		(_port(_int d -1 0 38(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a4 1 -1)
)
I 000043 55 703           1608149943927 a5
(_unit VHDL(and5 0 52(a5 0 57))
	(_version ve4)
	(_time 1608149943928 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e5a5c5d5e090e4d5b0a4f045a585a5d5b585f580b)
	(_ent
		(_time 1608077809268)
	)
	(_object
		(_port(_int a -1 0 53(_ent(_in))))
		(_port(_int b -1 0 53(_ent(_in))))
		(_port(_int c -1 0 53(_ent(_in))))
		(_port(_int d -1 0 53(_ent(_in))))
		(_port(_int e -1 0 53(_ent(_in))))
		(_port(_int y -1 0 54(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a5 1 -1)
)
I 000043 55 579           1608149943933 o2
(_unit VHDL(or2 0 20(o2 0 73))
	(_version ve4)
	(_time 1608149943934 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6a3b6f393c3878383b7c313d6838696c6d6c6838)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1608149943939 o3
(_unit VHDL(or3 0 34(o3 0 87))
	(_version ve4)
	(_time 1608149943940 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6a3b6f393c3978383b7c313c6838696c6d6d6838)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 664           1608149943945 o4
(_unit VHDL(or4 0 96(o4 0 101))
	(_version ve4)
	(_time 1608149943946 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e6a3b6f393c3e78383b7c313b6838696c6d6a6838)
	(_ent
		(_time 1608077801996)
	)
	(_object
		(_port(_int a -1 0 97(_ent(_in))))
		(_port(_int b -1 0 97(_ent(_in))))
		(_port(_int c -1 0 97(_ent(_in))))
		(_port(_int d -1 0 97(_ent(_in))))
		(_port(_int y -1 0 98(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o4 1 -1)
)
I 000043 55 712           1608149943951 o5
(_unit VHDL(or5 0 111(o5 0 116))
	(_version ve4)
	(_time 1608149943952 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7a2b7e292c2f68282b6c212a7828797c7d7b7828)
	(_ent
		(_time 1608077802002)
	)
	(_object
		(_port(_int a -1 0 112(_ent(_in))))
		(_port(_int b -1 0 112(_ent(_in))))
		(_port(_int c -1 0 112(_ent(_in))))
		(_port(_int d -1 0 112(_ent(_in))))
		(_port(_int e -1 0 112(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o5 1 -1)
)
I 000043 55 547           1608149943957 i2
(_unit VHDL(inverter2 0 34(i2 0 132))
	(_version ve4)
	(_time 1608149943958 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7a747f7e282c687b2b6c252b787b797c7d7c7877)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 584           1608149943963 N2
(_unit VHDL(nand2 0 50(n2 0 148))
	(_version ve4)
	(_time 1608149943964 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7a287f2a297f687a2f6c247a787f782b787a7d7c)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 585           1608149943969 No2
(_unit VHDL(nor2 0 64(no2 0 162))
	(_version ve4)
	(_time 1608149943970 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7a287f7d28286d7c2a3b2479797c7d7c782b7828)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 583           1608149943975 x2
(_unit VHDL(xor2 0 78(x2 0 176))
	(_version ve4)
	(_time 1608149943976 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d8886838fdbdb9e8fd895d78a8a8f8e8f8a858bdb)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1608149943981 x3
(_unit VHDL(xor3 0 92(x3 0 190))
	(_version ve4)
	(_time 1608149943982 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d8886838fdbdb9e8ed895d78a8a8f8e8e8a858bdb)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__192(_arch 0 0 192(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1608149943987 xn2
(_unit VHDL(xnor2 0 92(xn2 0 204))
	(_version ve4)
	(_time 1608149943988 2020.12.16 22:19:03)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d8886838cda8f9a8fdc9fd6d48bd88bdb8a8f8e8f)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000044 55 1192          1608149968251 sit
(_unit VHDL(fa 0 6(sit 0 12))
	(_version ve4)
	(_time 1608149968252 2020.12.16 22:19:28)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 66686266613134706666703c366060606760606067)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1333          1608149968257 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608149968258 2020.12.16 22:19:28)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 66686266363037716565203c35606f616263306067)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 0 50(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 0 51(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 0 52(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 0 43(_arch(_uni))))
		(_sig(_int s2 -1 0 43(_arch(_uni))))
		(_sig(_int s3 -1 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1192          1608149975596 sit
(_unit VHDL(fa 0 6(sit 0 12))
	(_version ve4)
	(_time 1608149975597 2020.12.16 22:19:35)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 16194611114144001616004c461010101710101017)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1333          1608149975602 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608149975603 2020.12.16 22:19:35)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 16194611464047011515504c45101f111213401017)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 0 50(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 0 51(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 0 52(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 0 43(_arch(_uni))))
		(_sig(_int s2 -1 0 43(_arch(_uni))))
		(_sig(_int s3 -1 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1192          1608150337209 sit
(_unit VHDL(fa 0 6(sit 0 12))
	(_version ve4)
	(_time 1608150337210 2020.12.16 22:25:37)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 8084858e81d7d296808096dad08686868186868681)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 0 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 0 13(_arch(_uni))))
		(_sig(_int s2 -1 0 13(_arch(_uni))))
		(_sig(_int s3 -1 0 13(_arch(_uni))))
		(_sig(_int s4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1333          1608150337215 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 0 42))
	(_version ve4)
	(_time 1608150337216 2020.12.16 22:25:37)
	(_source(\../src/4-bit adder.vhd\))
	(_parameters tan)
	(_code 9094959fc6c6c1879393d6cac39699979495c69691)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 0 49(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 0 50(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 0 51(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 0 52(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 0 43(_arch(_uni))))
		(_sig(_int s2 -1 0 43(_arch(_uni))))
		(_sig(_int s3 -1 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1213          1608150389922 sit
(_unit VHDL(fa 0 6(sit 1 12))
	(_version ve4)
	(_time 1608150389923 2020.12.16 22:26:29)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6f3f686f38383d796f6f79353f6969696e6969696e)
	(_ent
		(_time 1608035488699)
	)
	(_inst g0 1 16(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 1 17(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 1 18(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 1 19(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 1 21(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 13(_arch(_uni))))
		(_sig(_int s2 -1 1 13(_arch(_uni))))
		(_sig(_int s3 -1 1 13(_arch(_uni))))
		(_sig(_int s4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608150389928 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 42))
	(_version ve4)
	(_time 1608150389929 2020.12.16 22:26:29)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6f3f686f6f393e786c6c29353c6966686b6a39696e)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 49(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 1 50(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 1 51(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 1 52(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 1 43(_arch(_uni))))
		(_sig(_int s2 -1 1 43(_arch(_uni))))
		(_sig(_int s3 -1 1 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608151821034 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 45))
	(_version ve4)
	(_time 1608151821035 2020.12.16 22:50:21)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 76237777262027617575302c25707f717273207077)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 52(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 1 53(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 1 54(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 1 55(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 1 46(_arch(_uni))))
		(_sig(_int s2 -1 1 46(_arch(_uni))))
		(_sig(_int s3 -1 1 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 916           1608151841302 sit
(_unit VHDL(fa 0 6(sit 1 12))
	(_version ve4)
	(_time 1608151841303 2020.12.16 22:50:41)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a0a7a0f7a1f7f2b6a0afb6faf0a6a6a6a1a6a6a6a1)
	(_ent
		(_time 1608035488699)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int s1 -1 1 13(_arch(_uni))))
		(_sig(_int s2 -1 1 13(_arch(_uni))))
		(_sig(_int s3 -1 1 13(_arch(_uni))))
		(_sig(_int s4 -1 1 13(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__25(_arch 1 1 25(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . sit 2 -1)
)
I 000051 55 1354          1608151841308 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 45))
	(_version ve4)
	(_time 1608151841309 2020.12.16 22:50:41)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a0a7a0f7f6f6f1b7a3a3e6faf3a6a9a7a4a5f6a6a1)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 52(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 1 53(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 1 54(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 1 55(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 1 46(_arch(_uni))))
		(_sig(_int s2 -1 1 46(_arch(_uni))))
		(_sig(_int s3 -1 1 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1193          1608152983169 sit
(_unit VHDL(fa 0 10(sit 0 16))
	(_version ve4)
	(_time 1608152983170 2020.12.16 23:09:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e4eae0b7e1b3b6f2e4b6f2beb4e2e2e2e5e2e2e2e5)
	(_ent
		(_time 1608152983167)
	)
	(_inst g0 0 20(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 21(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 22(_ent . and2 a2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(s2))
		)
	)
	(_inst g3 0 23(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s3))
		)
	)
	(_inst g4 0 25(_ent . or2 o2)
		(_port
			((a)(s2))
			((b)(s3))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 11(_ent(_in))))
		(_port(_int b -1 0 11(_ent(_in))))
		(_port(_int cin -1 0 11(_ent(_in))))
		(_port(_int sum -1 0 12(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_sig(_int s1 -1 0 17(_arch(_uni))))
		(_sig(_int s2 -1 0 17(_arch(_uni))))
		(_sig(_int s3 -1 0 17(_arch(_uni))))
		(_sig(_int s4 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608152983175 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608152983176 2020.12.16 23:09:43)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e4eae0b7b6b2b5f3e7e7a2beb7e2ede3e0e1b2e2e5)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(s1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(s1))
			((sum)(sum(1)))
			((Cout)(s2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(s2))
			((sum)(sum(2)))
			((Cout)(s3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(s3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int s1 -1 1 50(_arch(_uni))))
		(_sig(_int s2 -1 1 50(_arch(_uni))))
		(_sig(_int s3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608153222678 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608153222679 2020.12.16 23:13:42)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 70742771262621677373362a237679777475267671)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(q1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(q1))
			((sum)(sum(1)))
			((Cout)(q2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(q2))
			((sum)(sum(2)))
			((Cout)(q3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(q3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int q1 -1 1 50(_arch(_uni))))
		(_sig(_int q2 -1 1 50(_arch(_uni))))
		(_sig(_int q3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 576           1608153361590 a2
(_unit VHDL(and2 0 6(a2 0 11))
	(_version ve4)
	(_time 1608153361591 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1a18121d1e4d4a09184e0b401e1c1e19181c1b1c4f)
	(_ent
		(_time 1608077809250)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
I 000043 55 621           1608153361596 a3
(_unit VHDL(and3 0 23(a3 0 28))
	(_version ve4)
	(_time 1608153361597 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1a18121d1e4d4a09194e0b401e1c1e19191c1b1c4f)
	(_ent
		(_time 1608077801970)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 24(_ent(_in))))
		(_port(_int y -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a3 1 -1)
)
I 000043 55 662           1608153361602 a4
(_unit VHDL(and4 0 37(a4 0 42))
	(_version ve4)
	(_time 1608153361603 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1a18121d1e4d4a091e4e0b401e1c1e191e1c1b1c4f)
	(_ent
		(_time 1608077801976)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 38(_ent(_in))))
		(_port(_int c -1 0 38(_ent(_in))))
		(_port(_int d -1 0 38(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a4 1 -1)
)
I 000043 55 703           1608153361649 a5
(_unit VHDL(and5 0 52(a5 0 57))
	(_version ve4)
	(_time 1608153361650 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a404a151f185b4d1c59124c4e4c4b4d4e494e1d)
	(_ent
		(_time 1608077809268)
	)
	(_object
		(_port(_int a -1 0 53(_ent(_in))))
		(_port(_int b -1 0 53(_ent(_in))))
		(_port(_int c -1 0 53(_ent(_in))))
		(_port(_int d -1 0 53(_ent(_in))))
		(_port(_int e -1 0 53(_ent(_in))))
		(_port(_int y -1 0 54(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a5 1 -1)
)
I 000043 55 579           1608153361655 o2
(_unit VHDL(or2 0 20(o2 0 73))
	(_version ve4)
	(_time 1608153361656 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a174b421a1e5e1e1d5a171b4e1e4f4a4b4a4e1e)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
I 000043 55 620           1608153361661 o3
(_unit VHDL(or3 0 34(o3 0 87))
	(_version ve4)
	(_time 1608153361662 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a075a520a0f4e0e0d4a070a5e0e5f5a5b5b5e0e)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
I 000043 55 664           1608153361667 o4
(_unit VHDL(or4 0 96(o4 0 101))
	(_version ve4)
	(_time 1608153361668 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a075a520a084e0e0d4a070d5e0e5f5a5b5c5e0e)
	(_ent
		(_time 1608077801996)
	)
	(_object
		(_port(_int a -1 0 97(_ent(_in))))
		(_port(_int b -1 0 97(_ent(_in))))
		(_port(_int c -1 0 97(_ent(_in))))
		(_port(_int d -1 0 97(_ent(_in))))
		(_port(_int y -1 0 98(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o4 1 -1)
)
I 000043 55 712           1608153361673 o5
(_unit VHDL(or5 0 111(o5 0 116))
	(_version ve4)
	(_time 1608153361674 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a075a520a094e0e0d4a070c5e0e5f5a5b5d5e0e)
	(_ent
		(_time 1608077802002)
	)
	(_object
		(_port(_int a -1 0 112(_ent(_in))))
		(_port(_int b -1 0 112(_ent(_in))))
		(_port(_int c -1 0 112(_ent(_in))))
		(_port(_int d -1 0 112(_ent(_in))))
		(_port(_int e -1 0 112(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o5 1 -1)
)
I 000043 55 547           1608153361679 i2
(_unit VHDL(inverter2 0 34(i2 0 132))
	(_version ve4)
	(_time 1608153361680 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a585b050e0a4e5d0d4a030d5e5d5f5a5b5a5e51)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
I 000043 55 584           1608153361685 N2
(_unit VHDL(nand2 0 50(n2 0 148))
	(_version ve4)
	(_time 1608153361686 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a045b510f594e5c094a025c5e595e0d5e5c5b5a)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
I 000044 55 585           1608153361691 No2
(_unit VHDL(nor2 0 64(no2 0 162))
	(_version ve4)
	(_time 1608153361692 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 686a3468363e3e7b6a3c2d326f6f6a6b6a6e3d6e3e)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
I 000043 55 583           1608153361697 x2
(_unit VHDL(xor2 0 78(x2 0 176))
	(_version ve4)
	(_time 1608153361698 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 686b6968363e3e7b6a3d70326f6f6a6b6a6f606e3e)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
I 000043 55 624           1608153361703 x3
(_unit VHDL(xor3 0 92(x3 0 190))
	(_version ve4)
	(_time 1608153361704 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 686b6968363e3e7b6b3d70326f6f6a6b6b6f606e3e)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__192(_arch 0 0 192(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
I 000044 55 586           1608153361709 xn2
(_unit VHDL(xnor2 0 92(xn2 0 204))
	(_version ve4)
	(_time 1608153361710 2020.12.16 23:16:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 686b6968353f6a7f6a397a33316e3d6e3e6f6a6b6a)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000044 55 1300          1608153373441 sit
(_unit VHDL(fa 0 10(sit 0 16))
	(_version ve4)
	(_time 1608153373442 2020.12.16 23:16:13)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5d5c5c5e080a0f4b5d0f4b070d5b5b5b5c5b5b5b5c)
	(_ent
		(_time 1608152983166)
	)
	(_inst g0 0 20(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 21(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 22(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 23(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 24(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 25(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 11(_ent(_in))))
		(_port(_int b -1 0 11(_ent(_in))))
		(_port(_int cin -1 0 11(_ent(_in))))
		(_port(_int sum -1 0 12(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_sig(_int s1 -1 0 17(_arch(_uni))))
		(_sig(_int s2 -1 0 17(_arch(_uni))))
		(_sig(_int s3 -1 0 17(_arch(_uni))))
		(_sig(_int s4 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608153373447 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608153373448 2020.12.16 23:16:13)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5d5c5c5e5f0b0c4a5e5e1b070e5b545a59580b5b5c)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(q1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(q1))
			((sum)(sum(1)))
			((Cout)(q2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(q2))
			((sum)(sum(2)))
			((Cout)(q3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(q3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int q1 -1 1 50(_arch(_uni))))
		(_sig(_int q2 -1 1 50(_arch(_uni))))
		(_sig(_int q3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1798          1608153552535 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608153552536 2020.12.16 23:19:12)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code f3f6f3a3f3a4a3e5f0f3e0a9a6f5f1f5f0f5f7f5f1)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608153615365 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608153615366 2020.12.16 23:20:15)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 5f5b555c0a080f495c5f4c050a595d595c595b595d)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000043 55 805           1608154885620 jk
(_unit VHDL(jkff 0 4(jk 0 9))
	(_version ve4)
	(_time 1608154885621 2020.12.16 23:41:25)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 3a343a3f396d682c3d6f7b60393c3c3c3c3c6b3c68)
	(_ent
		(_time 1608154885618)
	)
	(_object
		(_port(_int J -1 0 5(_ent(_in))))
		(_port(_int K -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int notQ -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk 1 -1)
)
I 000043 55 805           1608158029828 jk
(_unit VHDL(jkff 0 4(jk 0 9))
	(_version ve4)
	(_time 1608158029829 2020.12.17 00:33:49)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 4e401a4c49191c58491b0f144d48484848481f481c)
	(_ent
		(_time 1608154885617)
	)
	(_object
		(_port(_int J -1 0 5(_ent(_in))))
		(_port(_int K -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int notQ -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk 1 -1)
)
I 000047 55 1053          1608158029834 jk_reg
(_unit VHDL(jkreg 0 35(jk_reg 0 42))
	(_version ve4)
	(_time 1608158029835 2020.12.17 00:33:49)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 4e401a4c491818584a4859144e481c494c484b4849)
	(_ent
		(_time 1608158029832)
	)
	(_generate jkLoop 0 45(_for 1 )
		(_inst jk_FF 0 46(_ent . jkff jk)
			(_port
				((J)(j(_object 0)))
				((K)(k(_object 0)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 0)))
				((notQ)(notq(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 45(_arch)))
		)
	)
	(_object
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int reset -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int j 0 0 37(_ent(_in))))
		(_port(_int k 0 0 37(_ent(_in))))
		(_port(_int q 0 0 38(_ent(_out))))
		(_port(_int notq 0 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 45(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 805           1608206776667 jk
(_unit VHDL(jkff 0 4(jk 0 9))
	(_version ve4)
	(_time 1608206776668 2020.12.17 14:06:16)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 26217222727174302173677c252020202020772074)
	(_ent
		(_time 1608154885617)
	)
	(_object
		(_port(_int J -1 0 5(_ent(_in))))
		(_port(_int K -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int notQ -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk 1 -1)
)
I 000047 55 1022          1608206776724 jk_reg
(_unit VHDL(jkreg 0 35(jk_reg 0 42))
	(_version ve4)
	(_time 1608206776725 2020.12.17 14:06:16)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 65623165323333736163723f656337626763606362)
	(_ent
		(_time 1608158029831)
	)
	(_generate jkLoop 0 45(_for 1 )
		(_inst jk_FF 0 46(_ent . jkff jk)
			(_port
				((J)(j(_object 0)))
				((K)(k(_object 0)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 45(_arch)))
		)
	)
	(_object
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int reset -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int j 0 0 37(_ent(_in))))
		(_port(_int k 0 0 37(_ent(_in))))
		(_port(_int q 0 0 38(_ent(_out))))
		(_port(_int notq 0 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 45(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 805           1608206802270 jk
(_unit VHDL(jkff 0 4(jk 0 9))
	(_version ve4)
	(_time 1608206802271 2020.12.17 14:06:42)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 30316835626762263765716a333636363636613662)
	(_ent
		(_time 1608154885617)
	)
	(_object
		(_port(_int J -1 0 5(_ent(_in))))
		(_port(_int K -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int notQ -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk 1 -1)
)
V 000047 55 1022          1608206802276 jk_reg
(_unit VHDL(jkreg 0 35(jk_reg 0 42))
	(_version ve4)
	(_time 1608206802277 2020.12.17 14:06:42)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 30316835626666263436276a303662373236353637)
	(_ent
		(_time 1608158029831)
	)
	(_generate jkLoop 0 45(_for 1 )
		(_inst jk_FF 0 46(_ent . jkff jk)
			(_port
				((J)(j(_object 0)))
				((K)(k(_object 0)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 45(_arch)))
		)
	)
	(_object
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int reset -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int j 0 0 37(_ent(_in))))
		(_port(_int k 0 0 37(_ent(_in))))
		(_port(_int q 0 0 38(_ent(_out))))
		(_port(_int notq 0 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 45(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000043 55 805           1608207650603 jk
(_unit VHDL(jkff 0 4(jk 0 9))
	(_version ve4)
	(_time 1608207650604 2020.12.17 14:20:50)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code f8f8f8a8a2afaaeeffadb9a2fbfefefefefea9feaa)
	(_ent
		(_time 1608154885617)
	)
	(_object
		(_port(_int J -1 0 5(_ent(_in))))
		(_port(_int K -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int notQ -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk 1 -1)
)
V 000047 55 1467          1608207650609 jk_reg
(_unit VHDL(nbit_jkreg 0 35(jk_reg 0 43))
	(_version ve4)
	(_time 1608207650610 2020.12.17 14:20:50)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code f8f8fca8f2afa5effdfcbea2f8feaafffafefdfeff)
	(_ent
		(_time 1608207650607)
	)
	(_generate jkLoop 0 46(_for 4 )
		(_inst jk_FF 0 47(_ent . jkff jk)
			(_port
				((J)(j(_object 1)))
				((K)(k(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 46(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 36 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 37(_ent(_in))))
		(_port(_int reset -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 0 i 0)))))
		(_port(_int j 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int k 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int q 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int notq 3 0 39(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 46(_scalar (_to i 0 c 4))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . jk_reg 5 -1)
)
I 000046 55 2563          1608240186231 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608240186232 2020.12.17 23:23:06)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 41131142451646571046571a154712471247474644)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(clk2))
			((Clk)(reset))
			((reset)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2563          1608240193007 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608240193008 2020.12.17 23:23:13)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code beeeb1ebeee9b9a8efb9a8e5eab8edb8edb8b8b9bb)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(clk2))
			((Clk)(reset))
			((reset)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2582          1608240258199 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608240258200 2020.12.17 23:24:18)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 62326c636535657433657439366431643164646567)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(_code 3))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 4 -1)
)
I 000046 55 2578          1608240274320 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608240274321 2020.12.17 23:24:34)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 5f5a5e5d0c0858490e5849040b590c590c5959585a)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2578          1608240993263 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608240993264 2020.12.17 23:36:33)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code b8bce8edb5efbfaee9bfaee3ecbeebbeebbebebfbd)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2578          1608241108497 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241108498 2020.12.17 23:38:28)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code db8bdc888c8cdccd8adccd808fdd88dd88dddddcde)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2578          1608241196155 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241196156 2020.12.17 23:39:56)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 43414d404514445512445518174510451045454446)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_15_12)))
			((b)(bcd_in(d_11_8)))
			((cin)(cin))
			((sum)(BCD_sum1))
			((Cout)(BCD_Cout(0)))
		)
	)
	(_inst BCD_add2 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum2))
			((Cout)(BCD_Cout(1)))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 4 0 24(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((BCD_sum)(BCD_sum1)(BCD_sum2)))(_trgt(14))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2186          1608241647114 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241647115 2020.12.17 23:47:27)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code dcd8d38f8a8bdbca8ddbca8788da8fda8fdadadbd9)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2186          1608241651638 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241651639 2020.12.17 23:47:31)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 7f7a2b7f2c2878692e7869242b792c792c7979787a)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2186          1608241671510 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241671511 2020.12.17 23:47:51)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 222c2d272575253473253479762471247124242527)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 26(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 33(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 34(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2186          1608241789818 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241789819 2020.12.17 23:49:49)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 4b484a481c1c4c5d1a4f5d101f4d184d184d4d4c4e)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2104          1608241826612 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241826613 2020.12.17 23:50:26)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 085b090f055f0f1e590c1e535c0e5b0e5b0e0e0f0d)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 2 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2104          1608241840601 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241840602 2020.12.17 23:50:40)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code a8affafea5ffafbef9acbef3fcaefbaefbaeaeafad)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 2 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2104          1608241852335 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241852336 2020.12.17 23:50:52)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 7e7c2a7e2e2979682f7a68252a782d782d7878797b)
	(_ent
		(_time 1608216086454)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 2 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 2 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 2 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 2 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2185          1608241868265 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241868266 2020.12.17 23:51:08)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code b0bebfe5b5e7b7a6e1b4a6ebe4b6e3b6e3b6b6b7b5)
	(_ent
		(_time 1608241868263)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 2 0 17(_arch(_uni))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2185          1608241876706 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241876707 2020.12.17 23:51:16)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code b5e2e2e0b5e2b2a3e4b1a3eee1b3e6b3e6b3b3b2b0)
	(_ent
		(_time 1608241876704)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int la 0 0 7(_ent(_in))))
		(_port(_int lb 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 2 0 17(_arch(_uni))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2106          1608241944587 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241944588 2020.12.17 23:52:24)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code d88cdd8bd58fdfce89dcce838cde8bde8bdededfdd)
	(_ent
		(_time 1608241921506)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 0))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(Cout))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 2 0 17(_arch(_uni))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 2235          1608241980944 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608241980945 2020.12.17 23:53:00)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code e0e2e7b2e5b7e7f6b1e4f6bbb4e6b3e6b3e6e6e7e5)
	(_ent
		(_time 1608241921506)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 2 0 17(_arch(_uni))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((Cout)(BCD_Cout1)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2235          1608242022269 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608242022270 2020.12.17 23:53:42)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 50035552550757460154460b045603560356565755)
	(_ent
		(_time 1608241921506)
	)
	(_inst input_reg 0 27(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((j)(a))
			((k)(b))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 28(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 34(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 35(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int sum 1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg_in 2 0 17(_arch(_uni))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((Cout)(BCD_Cout1)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000045 55 872           1608293167986 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608293167987 2020.12.18 14:06:07)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 1b19181c4f4c490c1e4f0d414c1c1f1d1d1d1d1c1f)
	(_ent
		(_time 1608293167984)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000045 55 898           1608293212656 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608293212657 2020.12.18 14:06:52)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 9b9c9a94cfccc98c9ecf8dc1cc9c9f9d9d9d9d9c9f)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000045 55 898           1608293249011 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608293249012 2020.12.18 14:07:29)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 929c959d96c5c08597c684c8c59596949494949596)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_trgt(4)(3))(_sens(1)(2)(4)(0))(_dssslsensitivity 2))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000046 55 1225          1608293249017 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608293249018 2020.12.18 14:07:29)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 929dc49d92c5cf859796d4c9c795909497949594c7)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(Q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 898           1608293252485 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608293252486 2020.12.18 14:07:32)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 2f792a2b7f787d382a7b397578282b29292929282b)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000046 55 1225          1608293252491 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608293252492 2020.12.18 14:07:32)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 2f787b2b7b7872382a2b69747a282d292a2928297a)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(Q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 898           1608297684618 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608297684619 2020.12.18 15:21:24)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 4b484d491f1c195c4e1f5d111c4c4f4d4d4d4d4c4f)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000045 55 898           1608297739729 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608297739730 2020.12.18 15:22:19)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 90969d9f96c7c28795c486cac79794969696969794)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in)(_event))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000046 55 1225          1608297739735 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608297739736 2020.12.18 15:22:19)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 9097cc9f92c7cd879594d6cbc597929695969796c5)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(Q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000046 55 2216          1608297885533 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608297885534 2020.12.18 15:24:45)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 15161013154212034417034e411346134613131210)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 29(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 30(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 36(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 37(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 2216          1608297907118 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608297907119 2020.12.18 15:25:07)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 6f386e6e3c3868793e6d79343b693c693c6969686a)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 29(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 30(_ent . BCD stbcd)
		(_port
			((a)(BCD_in(d_7_4)))
			((b)(bcd_in(d_3_0)))
			((cin)(cin))
			((sum)(BCD_sum))
			((Cout)(Cout))
		)
	)
	(_inst regout 0 36(_ent . nbit_jkReg jk_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((j)(BCD_sum))
			((k)(BCD_Cout))
			((q)(sum))
		)
	)
	(_inst carry 0 37(_ent . jkff jk)
		(_port
			((J)(BCD_Cout1))
			((K)(cin))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCD_sum1 3 0 19(_arch(_uni))))
		(_sig(_int BCD_sum2 3 0 20(_arch(_uni))))
		(_sig(_int BCD_sum 3 0 21(_arch(_uni))))
		(_sig(_int BCD_Cout1 -1 0 22(_arch(_uni))))
		(_sig(_int BCD_Cout2 -1 0 23(_arch(_uni))))
		(_sig(_int BCD_Cout 3 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1798          1608300090563 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608300090564 2020.12.18 16:01:30)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 7c2c767d2c2b2c6a7f7c6f26297a7e7a7f7a787a7e)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608300105865 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608300105866 2020.12.18 16:01:45)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 4d484b4f1a1a1d5b4e4d5e17184b4f4b4e4b494b4f)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1446          1608300105871 Bcd_two
(_unit VHDL(twodigit_bcd 0 30(bcd_two 0 37))
	(_version ve4)
	(_time 1608300105872 2020.12.18 16:01:45)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 4d494d4e1e1a4f5b484e54171b4b444a49481b4b4f)
	(_ent
		(_time 1608300105869)
	)
	(_inst leastSig 0 43(_ent . BCD stbcd)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((cin)(_code 1))
			((sum)(sum1))
			((Cout)(BCD_Cout))
		)
	)
	(_inst mostSig 0 44(_ent . BCD stbcd)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((cin)(BCD_Cout))
			((sum)(sum2))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 31(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int sum 0 0 33(_ent(_out))))
		(_port(_int Cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int sum1 1 0 38(_arch(_uni))))
		(_sig(_int sum2 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39(_array -1((_dto i 8 i 0)))))
		(_sig(_int sums 2 0 39(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((sums)(sum1)(sum2)))(_trgt(7))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 2 -1)
)
I 000046 55 1798          1608300134997 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608300134998 2020.12.18 16:02:14)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 124516151345420411120148471410141114161410)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608300179760 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608300179761 2020.12.18 16:02:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code f0f3f6a0f3a7a0e6f3f0e3aaa5f6f2f6f3f6f4f6f2)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1442          1608300179766 Bcd_two
(_unit VHDL(twodigit_bcd 0 30(bcd_two 0 37))
	(_version ve4)
	(_time 1608300179767 2020.12.18 16:02:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code f0f2f0a1f7a7f2e6f5f3e9aaa6f6f9f7f4f5a6f6f2)
	(_ent
		(_time 1608300105868)
	)
	(_inst leastSig 0 43(_ent . BCD stbcd)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((cin)(cin))
			((sum)(sum1))
			((Cout)(BCD_Cout))
		)
	)
	(_inst mostSig 0 44(_ent . BCD stbcd)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((cin)(BCD_Cout))
			((sum)(sum2))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 31(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int sum 0 0 33(_ent(_out))))
		(_port(_int Cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int sum1 1 0 38(_arch(_uni))))
		(_sig(_int sum2 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39(_array -1((_dto i 8 i 0)))))
		(_sig(_int sums 2 0 39(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((sums)(sum1)(sum2)))(_trgt(7))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 1 -1)
)
I 000046 55 1798          1608300186635 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608300186636 2020.12.18 16:03:06)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code cbcb9f9e9a9c9bddc8cbd8919ecdc9cdc8cdcfcdc9)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1442          1608300186641 Bcd_two
(_unit VHDL(twodigit_bcd 0 30(bcd_two 0 37))
	(_version ve4)
	(_time 1608300186642 2020.12.18 16:03:06)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code cbca999f9e9cc9ddcec8d2919dcdc2cccfce9dcdc9)
	(_ent
		(_time 1608300105868)
	)
	(_inst leastSig 0 43(_ent . BCD stbcd)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((cin)(cin))
			((sum)(sum1))
			((Cout)(BCD_Cout))
		)
	)
	(_inst mostSig 0 44(_ent . BCD stbcd)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((cin)(BCD_Cout))
			((sum)(sum2))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 31(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int sum 0 0 33(_ent(_out))))
		(_port(_int Cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int sum1 1 0 38(_arch(_uni))))
		(_sig(_int sum2 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int sums 2 0 39(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((sums)(sum1)(sum2)))(_trgt(7))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 1 -1)
)
I 000046 55 1798          1608301518281 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608301518282 2020.12.18 16:25:18)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 83d6808d83d4d395808390d9d68581858085878581)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608301524758 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608301524759 2020.12.18 16:25:24)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code d88a8b8ad38f88cedbd8cb828ddedadedbdedcdeda)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1442          1608301524764 Bcd_two
(_unit VHDL(twodigit_bcd 0 30(bcd_two 0 37))
	(_version ve4)
	(_time 1608301524765 2020.12.18 16:25:24)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code d88b8d8bd78fdacedddbc1828eded1dfdcdd8ededa)
	(_ent
		(_time 1608300105868)
	)
	(_inst leastSig 0 43(_ent . BCD stbcd)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((cin)(cin))
			((sum)(sum1))
			((Cout)(BCD_Cout))
		)
	)
	(_inst mostSig 0 44(_ent . BCD stbcd)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((cin)(BCD_Cout))
			((sum)(sum2))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 31(_ent(_in))))
		(_port(_int b 0 0 31(_ent(_in))))
		(_port(_int cin -1 0 32(_ent(_in))))
		(_port(_int sum 0 0 33(_ent(_out))))
		(_port(_int Cout -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int sum1 1 0 38(_arch(_uni))))
		(_sig(_int sum2 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int sums 2 0 39(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((sums)(sum1)(sum2)))(_trgt(7))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 1 -1)
)
I 000046 55 1981          1608302232205 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608302232206 2020.12.18 16:37:12)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 55025557550252430706430e015306530653535250)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1897          1608302279471 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608302279472 2020.12.18 16:37:59)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code f6f5a5a7f5a1f1e0a4a5e0ada2f0a5f0a5f0f0f1f3)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1897          1608302304812 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608302304813 2020.12.18 16:38:24)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code e6b3e1b4e5b1e1f0b4b5f0bdb2e0b5e0b5e0e0e1e3)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000044 55 1300          1608303785170 sit
(_unit VHDL(fa 0 10(sit 0 16))
	(_version ve4)
	(_time 1608303785171 2020.12.18 17:03:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8e8d8080dad9dc988edc98d4de8888888f8888888f)
	(_ent
		(_time 1608152983166)
	)
	(_inst g0 0 20(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 21(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 22(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 23(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 24(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 25(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 11(_ent(_in))))
		(_port(_int b -1 0 11(_ent(_in))))
		(_port(_int cin -1 0 11(_ent(_in))))
		(_port(_int sum -1 0 12(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_sig(_int s1 -1 0 17(_arch(_uni))))
		(_sig(_int s2 -1 0 17(_arch(_uni))))
		(_sig(_int s3 -1 0 17(_arch(_uni))))
		(_sig(_int s4 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608303785176 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608303785177 2020.12.18 17:03:05)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8e8d80808dd8df998d8dc8d4dd8887898a8bd8888f)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(q1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(q1))
			((sum)(sum(1)))
			((Cout)(q2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(q2))
			((sum)(sum(2)))
			((Cout)(q3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(q3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int q1 -1 1 50(_arch(_uni))))
		(_sig(_int q2 -1 1 50(_arch(_uni))))
		(_sig(_int q3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1897          1608303787682 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608303787683 2020.12.18 17:03:07)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 61616560653666773332773a356732673267676664)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1897          1608303819084 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608303819085 2020.12.18 17:03:39)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 10424216154717064243064b441643164316161715)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1897          1608303834493 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608303834494 2020.12.18 17:03:54)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 3e39313a6e6939286c6d28656a386d386d3838393b)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1922          1608304606836 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608304606837 2020.12.18 17:16:46)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 36653232356131206465206d623065306530303133)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_15_8)))
			((b)(bcd_in(d_7_0)))
			((cin)(cin))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1798          1608311344782 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311344783 2020.12.18 19:09:04)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 57035754530007415457440d025155515451535155)
	(_ent
		(_time 1608070078912)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1817          1608311387270 stBCD
(_unit VHDL(bcd 0 5(stbcd 0 12))
	(_version ve4)
	(_time 1608311387271 2020.12.18 19:09:47)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 4b4841491a1c1b5d484a58111e4d494d484d4f4d49)
	(_ent
		(_time 1608311387268)
	)
	(_inst g0 0 18(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 20(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 21(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 23(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in((i 2))))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 14(_arch(_uni))))
		(_sig(_int C_out -1 0 14(_arch(_uni))))
		(_sig(_int O_carry -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 15(_arch(_uni))))
		(_sig(_int s2 1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1817          1608311400487 stBCD
(_unit VHDL(bcd 0 5(stbcd 0 12))
	(_version ve4)
	(_time 1608311400488 2020.12.18 19:10:00)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code eee0bebdb8b9bef8edeffdb4bbe8ece8ede8eae8ec)
	(_ent
		(_time 1608311387267)
	)
	(_inst g0 0 18(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 20(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 21(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 23(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in((i 2))))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 14(_arch(_uni))))
		(_sig(_int C_out -1 0 14(_arch(_uni))))
		(_sig(_int O_carry -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 15(_arch(_uni))))
		(_sig(_int s2 1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1817          1608311443922 stBCD
(_unit VHDL(bcd 0 5(stbcd 0 12))
	(_version ve4)
	(_time 1608311443923 2020.12.18 19:10:43)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 9b9e9c94cacccb8d989a88c1ce9d999d989d9f9d99)
	(_ent
		(_time 1608311387267)
	)
	(_inst g0 0 18(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 20(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 21(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 23(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in((i 2))))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 14(_arch(_uni))))
		(_sig(_int C_out -1 0 14(_arch(_uni))))
		(_sig(_int O_carry -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 15(_arch(_uni))))
		(_sig(_int s2 1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1817          1608311478640 stBCD
(_unit VHDL(bcd 0 5(stbcd 0 12))
	(_version ve4)
	(_time 1608311478641 2020.12.18 19:11:18)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 2b7f7d2f7a7c7b3d282a38717e2d292d282d2f2d29)
	(_ent
		(_time 1608311387267)
	)
	(_inst g0 0 18(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 20(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 21(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 23(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in((i 2))))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 14(_arch(_uni))))
		(_sig(_int C_out -1 0 14(_arch(_uni))))
		(_sig(_int O_carry -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 15(_arch(_uni))))
		(_sig(_int s2 1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1817          1608311564911 stBCD
(_unit VHDL(bcd 0 5(stbcd 0 12))
	(_version ve4)
	(_time 1608311564912 2020.12.18 19:12:44)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 34326331336364223735276e613236323732303236)
	(_ent
		(_time 1608311387267)
	)
	(_inst g0 0 18(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 20(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 21(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 23(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in((i 2))))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 14(_arch(_uni))))
		(_sig(_int C_out -1 0 14(_arch(_uni))))
		(_sig(_int O_carry -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 15(_arch(_uni))))
		(_sig(_int s2 1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608311599770 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311599771 2020.12.18 19:13:19)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 5f505b5c0a080f495c5f4c050a595d595c595b595d)
	(_ent
		(_time 1608311599768)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608311608881 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311608882 2020.12.18 19:13:28)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code f5a1fea5f3a2a5e3f6f5e6afa0f3f7f3f6f3f1f3f7)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608311622312 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311622313 2020.12.18 19:13:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 623135626335327461627138376460646164666460)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608311647977 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311647978 2020.12.18 19:14:07)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code aaa9aafdf8fdfabca9aab9f0ffaca8aca9acaeaca8)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000046 55 1798          1608311728425 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608311728426 2020.12.18 19:15:28)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code efe1bebcbab8bff9eceffcb5bae9ede9ece9ebe9ed)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1583          1608311728431 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 38))
	(_version ve4)
	(_time 1608311728432 2020.12.18 19:15:28)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code efe0b8bdbeb8edf9eae0f6b5b9e9e6e8ebeab9e9ed)
	(_ent
		(_time 1608311728429)
	)
	(_inst l1 0 46(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(_code 3))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int in_a 1 0 39(_arch(_uni))))
		(_sig(_int in_b 1 0 39(_arch(_uni))))
		(_sig(_int sum_s 1 0 39(_arch(_uni))))
		(_sig(_int carry1 -1 0 40(_arch(_uni))))
		(_sig(_int carry2 -1 0 40(_arch(_uni))))
		(_sig(_int carry3 -1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((in_a)(a)))(_trgt(4))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_alias((in_b)(b)))(_trgt(5))(_sens(1)))))
			(line__44(_arch 2 0 44(_assignment(_alias((sum)(sum_s)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1798          1608312296628 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608312296629 2020.12.18 19:24:56)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 7b7e717a2a2c2b6d787b68212e7d797d787d7f7d79)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1579          1608312296634 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 38))
	(_version ve4)
	(_time 1608312296635 2020.12.18 19:24:56)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 7b7f777b2e2c796d7e7462212d7d727c7f7e2d7d79)
	(_ent
		(_time 1608312296632)
	)
	(_inst l1 0 46(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(_code 3))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 39(_arch(_uni))))
		(_sig(_int in_b 1 0 39(_arch(_uni))))
		(_sig(_int sum_s 1 0 39(_arch(_uni))))
		(_sig(_int carry1 -1 0 40(_arch(_uni))))
		(_sig(_int carry2 -1 0 40(_arch(_uni))))
		(_sig(_int carry3 -1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((in_a)(a)))(_trgt(4))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_alias((in_b)(b)))(_trgt(5))(_sens(1)))))
			(line__44(_arch 2 0 44(_assignment(_alias((sum)(sum_s)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1798          1608312402157 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608312402158 2020.12.18 19:26:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code b6e4b0e2b3e1e6a0b5b6a5ece3b0b4b0b5b0b2b0b4)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1579          1608312402163 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 38))
	(_version ve4)
	(_time 1608312402164 2020.12.18 19:26:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code b6e5b6e3b7e1b4a0b3b9afece0b0bfb1b2b3e0b0b4)
	(_ent
		(_time 1608312296631)
	)
	(_inst l1 0 46(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(_code 3))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 39(_arch(_uni))))
		(_sig(_int in_b 1 0 39(_arch(_uni))))
		(_sig(_int sum_s 1 0 39(_arch(_uni))))
		(_sig(_int carry1 -1 0 40(_arch(_uni))))
		(_sig(_int carry2 -1 0 40(_arch(_uni))))
		(_sig(_int carry3 -1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((in_a)(a)))(_trgt(4))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_alias((in_b)(b)))(_trgt(5))(_sens(1)))))
			(line__44(_arch 2 0 44(_assignment(_alias((sum)(sum_s)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1905          1608312440699 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608312440700 2020.12.18 19:27:20)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 39396d3d356e3e2f6b6a2f626d3f6a3f6a3f3f3e3c)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_15_8)))
			((b)(bcd_in(d_7_0)))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)))(_trgt(8))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1997          1608312525020 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608312525021 2020.12.18 19:28:45)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code a1f5a3f7a5f6a6b7f3f2b7faf5a7f2a7f2a7a7a6a4)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_15_8)))
			((b)(bcd_in(d_7_0)))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int BCD_in 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 3 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1798          1608312582909 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608312582910 2020.12.18 19:29:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code c4cbc091c39394d2c7c4d79e91c2c6c2c7c2c0c2c6)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1619          1608312582915 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 38))
	(_version ve4)
	(_time 1608312582916 2020.12.18 19:29:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code c4cac690c793c6d2c1cbdd9e92c2cdc3c0c192c2c6)
	(_ent
		(_time 1608312582913)
	)
	(_inst l1 0 46(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(_code 3))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 39(_arch(_uni))))
		(_sig(_int in_b 1 0 39(_arch(_uni))))
		(_sig(_int sum_s 1 0 39(_arch(_uni))))
		(_sig(_int carry1 -1 0 40(_arch(_uni))))
		(_sig(_int carry2 -1 0 40(_arch(_uni))))
		(_sig(_int carry3 -1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__44(_arch 2 0 44(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1936          1608312599702 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608312599703 2020.12.18 19:29:59)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 51035f53550656470302470a055702570257575654)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_16_9)))
			((b)(bcd_in(d_8_1)))
			((cin)(bcd_in(0)))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608312602558 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608312602559 2020.12.18 19:30:02)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 7c2f797c2a2b7b6a2e2f6a27287a2f7a2f7a7a7b79)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_16_9)))
			((b)(bcd_in(d_8_1)))
			((cin)(bcd_in(0)))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608312622470 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608312622471 2020.12.18 19:30:22)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 4e4b494d1e1949581c1d58151a481d481d4848494b)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(bcd_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(bcd_in(d_16_9)))
			((b)(bcd_in(d_8_1)))
			((cin)(bcd_in(0)))
			((sum)(bcd_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608313274465 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608313274466 2020.12.18 19:41:14)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 1f1b1d194c4818094d4c09444b194c194c1919181a)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1577          1608313449601 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608313449602 2020.12.18 19:44:09)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 431145404514445511105518174510451045454446)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000045 55 785           1608313772488 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608313772489 2020.12.18 19:49:32)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 8edbde80ddd9dc998bda98d4d9898a88888888898a)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1225          1608313772494 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608313772495 2020.12.18 19:49:32)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 8eda8f80d9d9d3998b8ac8d5db898c888b888988db)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 785           1608313775643 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608313775644 2020.12.18 19:49:35)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code e2b6efb1e6b5b0f5e7b6f4b8b5e5e6e4e4e4e4e5e6)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1225          1608313775649 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608313775650 2020.12.18 19:49:35)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code e2b7beb1e2b5bff5e7e6a4b9b7e5e0e4e7e4e5e4b7)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000046 55 1577          1608313782452 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608313782453 2020.12.18 19:49:42)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 6f3c6d6e3c3868793d3c79343b693c693c6969686a)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 2 -1)
)
I 000046 55 1936          1608313851913 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608313851914 2020.12.18 19:50:51)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code cc9cc9989a9bcbda9e9fda9798ca9fca9fcacacbc9)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((t)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_TReg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((t)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . Tff t_ff)
		(_port
			((t)(BCD_Cout))
			((Clk)(clk2))
			((reset)(reset))
			((Q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000045 55 885           1608313885678 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608313885679 2020.12.18 19:51:25)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code b1b1b2e5b6e6e3a6b4e5a7ebe6b6b5b7b7b7b7b6b5)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
			(line__27(_arch 1 1 27(_assignment(_alias((Q)(outt)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 2 -1)
)
I 000046 55 1225          1608313885684 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608313885685 2020.12.18 19:51:25)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code b1b0e3e5b2e6eca6b4b5f7eae4b6b3b7b4b7b6b7e4)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 785           1608313907205 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608313907206 2020.12.18 19:51:47)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code cd999b989f9a9fdac899db979acac9cbcbcbcbcac9)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1225          1608313907211 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608313907212 2020.12.18 19:51:47)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code cd98ca989b9a90dac8c98b9698cacfcbc8cbcacb98)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000046 55 1225          1608314040157 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608314040158 2020.12.18 19:54:00)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 2674702222717b312322607d732124202320212073)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 719           1608314049921 t_ff
(_unit VHDL(tff 0 4(t_ff 1 9))
	(_version ve4)
	(_time 1608314049922 2020.12.18 19:54:09)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 3c6d3139696b6e2b39682a666b3b383a3a3a3a3b38)
	(_ent
		(_time 1608293167983)
	)
	(_object
		(_port(_int t -1 0 5(_ent(_in))))
		(_port(_int Clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_sig(_int outt -1 1 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1225          1608314049927 T_REG
(_unit VHDL(nbit_treg 0 34(t_reg 1 42))
	(_version ve4)
	(_time 1608314049928 2020.12.18 19:54:09)
	(_source(\../src/Register.vhd\(\../src/T_filp_flop.vhd\)))
	(_parameters tan)
	(_code 4b1b17491b1c165c4e4f0d101e4c494d4e4d4c4d1e)
	(_ent
		(_time 1608293168040)
	)
	(_generate TFFLoop 1 45(_for 2 )
		(_inst T_Flip_flop 1 46(_ent . Tff t_ff)
			(_port
				((t)(t(_object 1)))
				((Clk)(clk))
				((reset)(reset))
				((Q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 2 1 45(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 35 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 36(_ent(_in))))
		(_port(_int reset -2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37(_array -2((_dto c 0 i 0)))))
		(_port(_int t 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 38(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 45(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . T_REG 3 -1)
)
I 000045 55 719           1608314346765 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608314346766 2020.12.18 19:59:06)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code c8c7cc9dc69f9adfcdcdde929fcfcccececececfcc)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000045 55 719           1608314351422 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608314351423 2020.12.18 19:59:11)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code f8f6fea8f6afaaeffdfdeea2affffcfefefefefffc)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000045 55 719           1608314365238 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608314365239 2020.12.18 19:59:25)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code fca8f0aca9abaeebf9f9eaa6abfbf8fafafafafbf8)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000045 55 719           1608314378986 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608314378987 2020.12.18 19:59:38)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code b2e3e3e6b6e5e0a5b7b7a4e8e5b5b6b4b4b4b4b5b6)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1201          1608314378992 t_reg
(_unit VHDL(nbit_treg 0 27(t_reg 0 33))
	(_version ve4)
	(_time 1608314378993 2020.12.18 19:59:38)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code b2e2b2e6b2e5efa5b6e1f4e9e7b5b0b4b7b4b5b4e7)
	(_ent
		(_time 1608314346768)
	)
	(_generate register_loop 0 35(_for 2 )
		(_inst D_FF 0 36(_ent . tff t_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . t_reg 3 -1)
)
I 000046 55 1936          1608314434795 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608314434796 2020.12.18 20:00:34)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code a7f5a9f1a5f0a0b1f5f4b1fcf3a1f4a1f4a1a1a0a2)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608314440270 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608314440271 2020.12.18 20:00:40)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 134040151544140541400548471540154015151416)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1798          1608315430669 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608315430670 2020.12.18 20:17:10)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code cacc999f989d9adcc9cad9909fccc8ccc9ccceccc8)
	(_ent
		(_time 1608311599767)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(C_out))
			((b)(n1))
			((c)(n2))
			((y)(O_carry))
		)
	)
	(_inst g5 0 22(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 1))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in((i 2))))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 2 -1)
)
I 000048 55 1622          1608315430675 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 38))
	(_version ve4)
	(_time 1608315430676 2020.12.18 20:17:10)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code cacd9f9e9c9dc8dccfc5d3909cccc3cdcecf9cccc8)
	(_ent
		(_time 1608315430673)
	)
	(_inst l1 0 46(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 39(_arch(_uni))))
		(_sig(_int in_b 1 0 39(_arch(_uni))))
		(_sig(_int sum_s 1 0 39(_arch(_uni))))
		(_sig(_int carry1 -1 0 40(_arch(_uni))))
		(_sig(_int carry2 -1 0 40(_arch(_uni))))
		(_sig(_int carry3 -1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__44(_arch 2 0 44(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000045 55 719           1608315435660 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608315435661 2020.12.18 20:17:15)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code 525403515605004557574408055556545454545556)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1201          1608315435666 t_reg
(_unit VHDL(nbit_treg 0 27(t_reg 0 33))
	(_version ve4)
	(_time 1608315435667 2020.12.18 20:17:15)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code 5255525152050f4556011409075550545754555407)
	(_ent
		(_time 1608314346768)
	)
	(_generate register_loop 0 35(_for 2 )
		(_inst D_FF 0 36(_ent . tff t_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . t_reg 3 -1)
)
I 000046 55 1936          1608315442256 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608315442257 2020.12.18 20:17:22)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 14111a12154313024647024f401247124712121311)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608315554871 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608315554872 2020.12.18 20:19:14)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code f5a6a5a4f5a2f2e3a7a6e3aea1f3a6f3a6f3f3f2f0)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1936          1608315571233 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608315571234 2020.12.18 20:19:31)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code dcd88c8f8a8bdbca8e8fca8788da8fda8fdadadbd9)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000048 55 1622          1608317134833 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 39))
	(_version ve4)
	(_time 1608317134834 2020.12.18 20:45:34)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code b6b1e0e3b7e1b4a0b3b9afece0b0bfb1b2b3e0b0b4)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 47(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 40(_arch(_uni))))
		(_sig(_int in_b 1 0 40(_arch(_uni))))
		(_sig(_int sum_s 1 0 40(_arch(_uni))))
		(_sig(_int carry1 -1 0 41(_arch(_uni))))
		(_sig(_int carry2 -1 0 41(_arch(_uni))))
		(_sig(_int carry3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__44(_arch 1 0 44(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__45(_arch 2 0 45(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000048 55 1622          1608317150301 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317150302 2020.12.18 20:45:50)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 22212e2727752034272d3b7874242b252627742420)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000046 55 1853          1608317198176 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317198177 2020.12.18 20:46:38)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 2523242123727533262b367f702327232623212327)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1622          1608317198233 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317198234 2020.12.18 20:46:38)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 5453535657035642515b4d0e02525d535051025256)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000046 55 1853          1608317202816 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317202817 2020.12.18 20:46:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 46414144431116504548551c134044404540424044)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1622          1608317202822 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317202823 2020.12.18 20:46:42)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 464047454711445043495f1c10404f414243104044)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000044 55 1300          1608317232446 sit
(_unit VHDL(fa 0 10(sit 0 16))
	(_version ve4)
	(_time 1608317232447 2020.12.18 20:47:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fff1f1afa8a8ade9ffade9a5aff9f9f9fef9f9f9fe)
	(_ent
		(_time 1608152983166)
	)
	(_inst g0 0 20(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 21(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 22(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 23(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 24(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 25(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 11(_ent(_in))))
		(_port(_int b -1 0 11(_ent(_in))))
		(_port(_int cin -1 0 11(_ent(_in))))
		(_port(_int sum -1 0 12(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_sig(_int s1 -1 0 17(_arch(_uni))))
		(_sig(_int s2 -1 0 17(_arch(_uni))))
		(_sig(_int s3 -1 0 17(_arch(_uni))))
		(_sig(_int s4 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1354          1608317232452 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608317232453 2020.12.18 20:47:12)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fff1f1afffa9aee8fcfcb9a5acf9f6f8fbfaa9f9fe)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(q1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(q1))
			((sum)(sum(1)))
			((Cout)(q2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(q2))
			((sum)(sum(2)))
			((Cout)(q3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(q3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int q1 -1 1 50(_arch(_uni))))
		(_sig(_int q2 -1 1 50(_arch(_uni))))
		(_sig(_int q3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1936          1608317234337 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608317234338 2020.12.18 20:47:14)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 626d64636535657430317439366431643164646567)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000046 55 1853          1608317362006 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317362007 2020.12.18 20:49:22)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1a141b1d484d4a0c191409404f1c181c191c1e1c18)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1720          1608317362012 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317362013 2020.12.18 20:49:22)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1a151d1c4c4d180c1f4d03404c1c131d1e1f4c1c18)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(carry2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
			(line__50(_arch 3 0 50(_assignment(_alias((sum)(sum_s(d_7_0))))(_trgt(3))(_sens(7(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1853          1608317378505 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317378506 2020.12.18 20:49:38)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 8edb8f80d8d9de988d809dd4db888c888d888a888c)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1718          1608317378511 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317378512 2020.12.18 20:49:38)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 8eda8981dcd98c988bd997d4d88887898a8bd8888c)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
			(line__50(_arch 3 0 50(_assignment(_alias((sum)(sum_s(d_7_0))))(_trgt(3))(_sens(7(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1853          1608317380669 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317380670 2020.12.18 20:49:40)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code faafaaaaa8adaaecf9f4e9a0affcf8fcf9fcfefcf8)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1718          1608317380675 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317380676 2020.12.18 20:49:40)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 095d5e0e075e0b1f0c5e10535f0f000e0d0c5f0f0b)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
			(line__50(_arch 3 0 50(_assignment(_alias((sum)(sum_s(d_7_0))))(_trgt(3))(_sens(7(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 4 -1)
)
I 000046 55 1853          1608317443816 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317443817 2020.12.18 20:50:43)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code aefbaef9f8f9feb8ada0bdf4fba8aca8ada8aaa8ac)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000046 55 1853          1608317453150 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608317453151 2020.12.18 20:50:53)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1e4d1b1948494e081d100d444b181c181d181a181c)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608317453156 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608317453157 2020.12.18 20:50:53)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1e4c1d184c491c081b490744481817191a1b48181c)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000046 55 1938          1608319869237 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608319869238 2020.12.18 21:31:09)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code fca9feadaaabfbeaaeafeaa7a8faaffaaffafafbf9)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(_code 3))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 4 -1)
)
I 000046 55 1936          1608319958826 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608319958827 2020.12.18 21:32:38)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code e6e2e2b4e5b1e1f0b4b5f0bdb2e0b5e0b5e0e0e1e3)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 27(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 30(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 31(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000056 55 2853          1608325466674 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608325466675 2020.12.18 23:04:26)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9c99ce93cacaca8b9c9289c7cf9b9a9a999b9e9b9a)
	(_ent
		(_time 1608324791317)
	)
	(_inst test 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_Res)(BCD_carry)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(0))(3(d_8_1))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000046 55 1936          1608325477191 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608325477192 2020.12.18 23:04:37)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code afacaff9fcf8a8b9fda0b9f4fba9fca9fca9a9a8aa)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000056 55 2853          1608326287401 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608326287402 2020.12.18 23:18:07)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0d58080b5c5b5b1a0d0318565e0a0b0b080a0f0a0b)
	(_ent
		(_time 1608324791317)
	)
	(_inst test 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_Res)(BCD_carry)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(0))(3(d_8_1))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
V 000043 55 576           1608326433271 a2
(_unit VHDL(and2 0 6(a2 0 11))
	(_version ve4)
	(_time 1608326433272 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d1828383858681c2d385c08bd5d7d5d2d3d7d0d784)
	(_ent
		(_time 1608077809250)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a2 1 -1)
)
V 000043 55 621           1608326433278 a3
(_unit VHDL(and3 0 23(a3 0 28))
	(_version ve4)
	(_time 1608326433279 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d1828383858681c2d285c08bd5d7d5d2d2d7d0d784)
	(_ent
		(_time 1608077801970)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 24(_ent(_in))))
		(_port(_int y -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a3 1 -1)
)
V 000043 55 662           1608326433284 a4
(_unit VHDL(and4 0 37(a4 0 42))
	(_version ve4)
	(_time 1608326433285 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d1828383858681c2d585c08bd5d7d5d2d5d7d0d784)
	(_ent
		(_time 1608077801976)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 38(_ent(_in))))
		(_port(_int c -1 0 38(_ent(_in))))
		(_port(_int d -1 0 38(_ent(_in))))
		(_port(_int y -1 0 39(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a4 1 -1)
)
V 000043 55 703           1608326433290 a5
(_unit VHDL(and5 0 52(a5 0 57))
	(_version ve4)
	(_time 1608326433291 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3b2b3b5b7b0f3e5b4f1bae4e6e4e3e5e6e1e6b5)
	(_ent
		(_time 1608077809268)
	)
	(_object
		(_port(_int a -1 0 53(_ent(_in))))
		(_port(_int b -1 0 53(_ent(_in))))
		(_port(_int c -1 0 53(_ent(_in))))
		(_port(_int d -1 0 53(_ent(_in))))
		(_port(_int e -1 0 53(_ent(_in))))
		(_port(_int y -1 0 54(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . a5 1 -1)
)
V 000043 55 579           1608326433296 o2
(_unit VHDL(or2 0 20(o2 0 73))
	(_version ve4)
	(_time 1608326433297 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b2b6f6b6b5f2bfb3e6b6e7e2e3e2e6b6)
	(_ent
		(_time 1607981283122)
	)
	(_object
		(_port(_int a -1 0 21(_ent(_in))))
		(_port(_int b -1 0 21(_ent(_in))))
		(_port(_int y -1 0 22(_ent(_out))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o2 1 -1)
)
V 000043 55 620           1608326433302 o3
(_unit VHDL(or3 0 34(o3 0 87))
	(_version ve4)
	(_time 1608326433303 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b2b7f6b6b5f2bfb2e6b6e7e2e3e3e6b6)
	(_ent
		(_time 1607988663437)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int c -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o3 1 -1)
)
V 000043 55 664           1608326433308 o4
(_unit VHDL(or4 0 96(o4 0 101))
	(_version ve4)
	(_time 1608326433309 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b2b0f6b6b5f2bfb5e6b6e7e2e3e4e6b6)
	(_ent
		(_time 1608077801996)
	)
	(_object
		(_port(_int a -1 0 97(_ent(_in))))
		(_port(_int b -1 0 97(_ent(_in))))
		(_port(_int c -1 0 97(_ent(_in))))
		(_port(_int d -1 0 97(_ent(_in))))
		(_port(_int y -1 0 98(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o4 1 -1)
)
V 000043 55 712           1608326433314 o5
(_unit VHDL(or5 0 111(o5 0 116))
	(_version ve4)
	(_time 1608326433315 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b2b1f6b6b5f2bfb4e6b6e7e2e3e5e6b6)
	(_ent
		(_time 1608077802002)
	)
	(_object
		(_port(_int a -1 0 112(_ent(_in))))
		(_port(_int b -1 0 112(_ent(_in))))
		(_port(_int c -1 0 112(_ent(_in))))
		(_port(_int d -1 0 112(_ent(_in))))
		(_port(_int e -1 0 112(_ent(_in))))
		(_port(_int y -1 0 113(_ent(_out))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . o5 1 -1)
)
V 000043 55 547           1608326433320 i2
(_unit VHDL(inverter2 0 34(i2 0 132))
	(_version ve4)
	(_time 1608326433321 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3aaa0a5a6a2e6f5a5e2aba5f6f5f7f2f3f2f6f9)
	(_ent
		(_time 1607981283128)
	)
	(_object
		(_port(_int a -1 0 35(_ent(_in))))
		(_port(_int y -1 0 36(_ent(_out))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . i2 1 -1)
)
V 000043 55 584           1608326433326 N2
(_unit VHDL(nand2 0 50(n2 0 148))
	(_version ve4)
	(_time 1608326433327 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3f6a0f1a7f1e6f4a1e2aaf4f6f1f6a5f6f4f3f2)
	(_ent
		(_time 1607981283134)
	)
	(_object
		(_port(_int a -1 0 51(_ent(_in))))
		(_port(_int b -1 0 51(_ent(_in))))
		(_port(_int y -1 0 52(_ent(_out))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . N2 1 -1)
)
V 000044 55 585           1608326433332 No2
(_unit VHDL(nor2 0 64(no2 0 162))
	(_version ve4)
	(_time 1608326433333 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3f6a0a6a6a6e3f2a4b5aaf7f7f2f3f2f6a5f6a6)
	(_ent
		(_time 1607981283140)
	)
	(_object
		(_port(_int a -1 0 65(_ent(_in))))
		(_port(_int b -1 0 65(_ent(_in))))
		(_port(_int y -1 0 66(_ent(_out))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . No2 1 -1)
)
V 000043 55 583           1608326433338 x2
(_unit VHDL(xor2 0 78(x2 0 176))
	(_version ve4)
	(_time 1608326433339 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a2aba0a6a6a6e3f2a5e8aaf7f7f2f3f2f7f8f6a6)
	(_ent
		(_time 1607982145990)
	)
	(_object
		(_port(_int a -1 0 79(_ent(_in))))
		(_port(_int b -1 0 79(_ent(_in))))
		(_port(_int y -1 0 80(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x2 1 -1)
)
V 000043 55 624           1608326433344 x3
(_unit VHDL(xor3 0 92(x3 0 190))
	(_version ve4)
	(_time 1608326433345 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a2aba0a6a6a6e3f3a5e8aaf7f7f2f3f3f7f8f6a6)
	(_ent
		(_time 1607986380639)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int c -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__192(_arch 0 0 192(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . x3 1 -1)
)
V 000044 55 586           1608326433350 xn2
(_unit VHDL(xnor2 0 92(xn2 0 204))
	(_version ve4)
	(_time 1608326433351 2020.12.18 23:20:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 00525c06555702170251125b590655065607020302)
	(_ent
		(_time 1607982145996)
	)
	(_object
		(_port(_int a -1 0 93(_ent(_in))))
		(_port(_int b -1 0 93(_ent(_in))))
		(_port(_int y -1 0 94(_ent(_out))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xn2 1 -1)
)
I 000046 55 1853          1608326433359 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608326433360 2020.12.18 23:20:33)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1f4c49184a484f091c110c454a191d191c191b191d)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608326433365 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608326433366 2020.12.18 23:20:33)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 1f4d4f194e481d091a480645491916181b1a49191d)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000046 55 3627          1608326433371 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608326433372 2020.12.18 23:20:33)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code 2f7c782b2a7829392f206c752c292c297c297d292c)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 57(_scalar (_to i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
V 000044 55 1300          1608326433377 sit
(_unit VHDL(fa 0 10(sit 0 16))
	(_version ve4)
	(_time 1608326433378 2020.12.18 23:20:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2f7c7d2b78787d392f7d39757f2929292e2929292e)
	(_ent
		(_time 1608152983166)
	)
	(_inst g0 0 20(_ent . Xor2 x2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s1))
		)
	)
	(_inst g1 0 21(_ent . Xor2 x2)
		(_port
			((a)(s1))
			((b)(cin))
			((y)(sum))
		)
	)
	(_inst g2 0 22(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(b))
			((y)(s2))
		)
	)
	(_inst g3 0 23(_ent . and2 a2)
		(_port
			((a)(a))
			((b)(cin))
			((y)(s3))
		)
	)
	(_inst g4 0 24(_ent . and2 a2)
		(_port
			((a)(b))
			((b)(cin))
			((y)(s4))
		)
	)
	(_inst g5 0 25(_ent . or3 o3)
		(_port
			((a)(s2))
			((b)(s3))
			((c)(s4))
			((y)(Cout))
		)
	)
	(_object
		(_port(_int a -1 0 11(_ent(_in))))
		(_port(_int b -1 0 11(_ent(_in))))
		(_port(_int cin -1 0 11(_ent(_in))))
		(_port(_int sum -1 0 12(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_sig(_int s1 -1 0 17(_arch(_uni))))
		(_sig(_int s2 -1 0 17(_arch(_uni))))
		(_sig(_int s3 -1 0 17(_arch(_uni))))
		(_sig(_int s4 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1354          1608326433383 Four_adder
(_unit VHDL(four_bit_adder 0 33(four_adder 1 49))
	(_version ve4)
	(_time 1608326433384 2020.12.18 23:20:33)
	(_source(\../src/4-bit adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2f7c7d2b2f797e382c2c69757c2926282b2a79292e)
	(_ent
		(_time 1608071656351)
	)
	(_inst g0 1 56(_ent . Fa sit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((Cout)(q1))
		)
	)
	(_inst g1 1 57(_ent . Fa sit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((cin)(q1))
			((sum)(sum(1)))
			((Cout)(q2))
		)
	)
	(_inst g2 1 58(_ent . Fa sit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((cin)(q2))
			((sum)(sum(2)))
			((Cout)(q3))
		)
	)
	(_inst g3 1 59(_ent . Fa sit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((cin)(q3))
			((sum)(sum(3)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 34(_ent(_in))))
		(_port(_int b 0 0 34(_ent(_in))))
		(_port(_int cin -1 0 35(_ent(_in))))
		(_port(_int sum 0 0 36(_ent(_out))))
		(_port(_int Cout -1 0 37(_ent(_out))))
		(_sig(_int q1 -1 1 50(_arch(_uni))))
		(_sig(_int q2 -1 1 50(_arch(_uni))))
		(_sig(_int q3 -1 1 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 1936          1608326433389 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608326433390 2020.12.18 23:20:33)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 3e6d6c3a6e6939286c3128656a386d386d3838393b)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000056 55 2853          1608326433395 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608326433396 2020.12.18 23:20:33)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3e6c6c3b6e6868293e302b656d3938383b393c3938)
	(_ent
		(_time 1608324791317)
	)
	(_inst test 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_Res)(BCD_carry)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(0))(3(d_8_1))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
V 000045 55 719           1608326433401 t_ff
(_unit VHDL(tff 0 4(t_ff 0 9))
	(_version ve4)
	(_time 1608326433402 2020.12.18 23:20:33)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code 4e1c1e4c1d191c594b4b581419494a48484848494a)
	(_ent
		(_time 1608314268389)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . t_ff 1 -1)
)
I 000046 55 1201          1608326433407 t_reg
(_unit VHDL(nbit_treg 0 27(t_reg 0 33))
	(_version ve4)
	(_time 1608326433408 2020.12.18 23:20:33)
	(_source(\../src/T_filp_flop.vhd\))
	(_parameters tan)
	(_code 4e1d4f4c191913594a1d08151b494c484b4849481b)
	(_ent
		(_time 1608314346768)
	)
	(_generate register_loop 0 35(_for 2 )
		(_inst D_FF 0 36(_ent . tff t_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . t_reg 3 -1)
)
I 000056 55 2853          1608326517502 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608326517503 2020.12.18 23:21:57)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code ccc8cf999a9a9adbccc2d9979fcbcacac9cbcecbca)
	(_ent
		(_time 1608324791317)
	)
	(_inst test 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_Res)(BCD_carry)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(0))(3(d_8_1))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000056 55 2853          1608326567854 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608326567855 2020.12.18 23:22:47)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7322247275252564737d6628207475757674717475)
	(_ent
		(_time 1608324791317)
	)
	(_inst test 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_Res)(BCD_carry)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(0))(3(d_8_1))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000056 55 2851          1608327103934 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608327103935 2020.12.18 23:31:43)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 43464d4145151554434d5618104445454644414445)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(9)))))
			(line__102(_arch 2 0 102(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000056 55 2876          1608327553704 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608327553705 2020.12.18 23:39:13)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code fafdf8aaaeacacedfaadefa1a9fdfcfcfffdf8fdfc)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000046 55 1853          1608330330593 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608330330594 2020.12.19 00:25:30)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code d7d7d685d38087c1d4d9c48d82d1d5d1d4d1d3d1d5)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608330330599 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608330330600 2020.12.19 00:25:30)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code d7d6d084d780d5c1d280ce8d81d1ded0d3d281d1d5)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000046 55 3627          1608330414872 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608330414873 2020.12.19 00:26:54)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code 1047471743471606101f534a131613164316421613)
	(_ent
		(_time 1608081428890)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int sum 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 57(_scalar (_to i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(3))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
V 000046 55 3627          1608330428045 F_CLK
(_unit VHDL(clk 0 6(f_clk 0 14))
	(_version ve4)
	(_time 1608330428046 2020.12.19 00:27:08)
	(_source(\../src/CLK.vhd\))
	(_parameters tan)
	(_code 84d7878ad3d38292848bc7de87828782d782d68287)
	(_ent
		(_time 1608330428043)
	)
	(_generate CLKPr 0 22(_for 3 )
		(_inst CLKPr 0 23(_ent . Xor2 x2)
			(_port
				((a)(a(_object 0)))
				((b)(b(_object 0)))
				((y)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate CLKGe 0 26(_for 4 )
		(_inst CLKGe 0 27(_ent . and2 a2)
			(_port
				((a)(a(_object 1)))
				((b)(b(_object 1)))
				((y)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 26(_arch)))
		)
	)
	(_inst g0 0 33(_ent . and2 a2)
		(_port
			((a)(cin))
			((b)(p(0)))
			((y)(s(0)))
		)
	)
	(_inst Ca0 0 34(_ent . or2 o2)
		(_port
			((a)(s(0)))
			((b)(g(0)))
			((y)(c(0)))
		)
	)
	(_inst g1 0 37(_ent . and3 a3)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((y)(s(1)))
		)
	)
	(_inst g2 0 38(_ent . and2 a2)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((y)(s(2)))
		)
	)
	(_inst Ca1 0 39(_ent . or3 o3)
		(_port
			((a)(s(1)))
			((b)(s(2)))
			((c)(c(1)))
		)
	)
	(_inst g3 0 42(_ent . and4 a4)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((y)(s(3)))
		)
	)
	(_inst g4 0 43(_ent . and3 a3)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((y)(s(4)))
		)
	)
	(_inst g5 0 44(_ent . and2 a2)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((y)(s(5)))
		)
	)
	(_inst Ca2 0 45(_ent . or4 o4)
		(_port
			((a)(s(3)))
			((b)(s(4)))
			((c)(s(5)))
			((d)(c(2)))
		)
	)
	(_inst g6 0 48(_ent . and2 a2)
		(_port
			((a)(g(2)))
			((b)(p(3)))
			((y)(s(6)))
		)
	)
	(_inst g7 0 49(_ent . and3 a3)
		(_port
			((a)(g(1)))
			((b)(p(2)))
			((c)(p(3)))
			((y)(s(7)))
		)
	)
	(_inst g8 0 50(_ent . and4 a4)
		(_port
			((a)(g(0)))
			((b)(p(1)))
			((c)(p(2)))
			((d)(p(3)))
			((y)(s(8)))
		)
	)
	(_inst g9 0 51(_ent . and5 a5)
		(_port
			((a)(cin))
			((b)(p(0)))
			((c)(p(1)))
			((d)(p(2)))
			((e)(p(3)))
			((y)(s(9)))
		)
	)
	(_inst Ca3 0 52(_ent . or5 o5)
		(_port
			((a)(g(3)))
			((b)(s(6)))
			((c)(s(7)))
			((d)(s(8)))
			((e)(s(9)))
			((y)(c(3)))
		)
	)
	(_generate CLksum 0 57(_for 5 )
		(_inst Clksu 0 58(_ent . Xor2 x2)
			(_port
				((a)(c(_object 2)))
				((b)(p(_object 2)))
				((y)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 57(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16(_array -1((_dto i 9 i 0)))))
		(_sig(_int s 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 2 0 17(_arch(_uni))))
		(_sig(_int p 2 0 18(_arch(_uni))))
		(_sig(_int g 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 22(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 26(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 57(_scalar (_to i 0 i 3))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(c(3))))(_simpleassign BUF)(_trgt(4))(_sens(6(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (6(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . F_CLK 1 -1)
)
I 000046 55 1853          1608330430045 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608330430046 2020.12.19 00:27:10)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 54075e5753030442575a470e015256525752505256)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608330430051 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608330430052 2020.12.19 00:27:10)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 540658565703564251034d0e02525d535051025256)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000050 55 1840          1608330430057 stBCD_CLK
(_unit VHDL(bcd_clk 0 62(stbcd_clk 0 69))
	(_version ve4)
	(_time 1608330430058 2020.12.19 00:27:10)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 54075e5753030441035a470e565206525652575250)
	(_ent
		(_time 1608330330602)
	)
	(_inst g0 0 75(_ent . CLK f_CLK)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 76(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 77(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 78(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 82(_ent . CLK f_CLk)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 63(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 63(_ent(_in))))
		(_port(_int b 0 0 63(_ent(_in))))
		(_port(_int cin -1 0 64(_ent(_in))))
		(_port(_int sum 0 0 65(_ent(_out))))
		(_port(_int Cout -1 0 66(_ent(_out))))
		(_sig(_int n1 -1 0 71(_arch(_uni))))
		(_sig(_int n2 -1 0 71(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 71(_arch(_uni))))
		(_sig(_int C_out -1 0 71(_arch(_uni))))
		(_sig(_int O_carry -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 72(_arch(_uni))))
		(_sig(_int s2 1 0 72(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(11))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD_CLK 3 -1)
)
I 000046 55 1853          1608330579847 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608330579848 2020.12.19 00:29:39)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 797c7a78732e296f7a776a232c7f7b7f7a7f7d7f7b)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608330579853 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608330579854 2020.12.19 00:29:39)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 797d7c79772e7b6f7c2e60232f7f707e7d7c2f7f7b)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000050 55 1840          1608330579859 stBCD_CLK
(_unit VHDL(bcd_clk 0 62(stbcd_clk 0 69))
	(_version ve4)
	(_time 1608330579860 2020.12.19 00:29:39)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 797c7a78732e296c2e776a237b7f2b7f7b7f7a7f7d)
	(_ent
		(_time 1608330330602)
	)
	(_inst g0 0 75(_ent . CLK f_CLK)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 76(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 77(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 78(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 82(_ent . CLK f_CLk)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 63(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 63(_ent(_in))))
		(_port(_int b 0 0 63(_ent(_in))))
		(_port(_int cin -1 0 64(_ent(_in))))
		(_port(_int sum 0 0 65(_ent(_out))))
		(_port(_int Cout -1 0 66(_ent(_out))))
		(_sig(_int n1 -1 0 71(_arch(_uni))))
		(_sig(_int n2 -1 0 71(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 71(_arch(_uni))))
		(_sig(_int C_out -1 0 71(_arch(_uni))))
		(_sig(_int O_carry -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 72(_arch(_uni))))
		(_sig(_int s2 1 0 72(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(11))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD_CLK 3 -1)
)
I 000046 55 1853          1608330631127 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608330631128 2020.12.19 00:30:31)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code ca9ac19f989d9adcc9c4d9909fccc8ccc9ccceccc8)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
I 000048 55 1620          1608330631133 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608330631134 2020.12.19 00:30:31)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code ca9bc79e9c9dc8dccf9dd3909cccc3cdcecf9cccc8)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
I 000050 55 1840          1608330631139 stBCD_CLK
(_unit VHDL(bcd_clk 0 62(stbcd_clk 0 69))
	(_version ve4)
	(_time 1608330631140 2020.12.19 00:30:31)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code ca9ac19f989d9adf9dc4d990c8cc98ccc8ccc9ccce)
	(_ent
		(_time 1608330330602)
	)
	(_inst g0 0 75(_ent . CLK f_CLK)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 76(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 77(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 78(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 82(_ent . CLK f_CLk)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 63(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 63(_ent(_in))))
		(_port(_int b 0 0 63(_ent(_in))))
		(_port(_int cin -1 0 64(_ent(_in))))
		(_port(_int sum 0 0 65(_ent(_out))))
		(_port(_int Cout -1 0 66(_ent(_out))))
		(_sig(_int n1 -1 0 71(_arch(_uni))))
		(_sig(_int n2 -1 0 71(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 71(_arch(_uni))))
		(_sig(_int C_out -1 0 71(_arch(_uni))))
		(_sig(_int O_carry -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 72(_arch(_uni))))
		(_sig(_int s2 1 0 72(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(11))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD_CLK 3 -1)
)
I 000052 55 1656          1608330631145 CLk_Bcd_two
(_unit VHDL(twodigit_bcd_clk 0 90(clk_bcd_two 0 97))
	(_version ve4)
	(_time 1608330631146 2020.12.19 00:30:31)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code ca9bc79e9c9dc8dccf9dd3909cccc3cdcecf9cccc8)
	(_ent
		(_time 1608330579862)
	)
	(_inst l1 0 105(_ent . BCD_CLK stbcd_CLk)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 106(_ent . BCD_CLK stbcd_CLk)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 91(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 91(_ent(_in))))
		(_port(_int b 0 0 91(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in((i 2))))))
		(_port(_int sum 0 0 93(_ent(_out))))
		(_port(_int Cout -1 0 94(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 98(_arch(_uni))))
		(_sig(_int in_b 1 0 98(_arch(_uni))))
		(_sig(_int sum_s 1 0 98(_arch(_uni))))
		(_sig(_int carry1 -1 0 99(_arch(_uni))))
		(_sig(_int carry2 -1 0 99(_arch(_uni))))
		(_sig(_int carry3 -1 0 99(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__102(_arch 1 0 102(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__103(_arch 2 0 103(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLk_Bcd_two 3 -1)
)
V 000046 55 1853          1608330659954 stBCD
(_unit VHDL(bcd 0 4(stbcd 0 11))
	(_version ve4)
	(_time 1608330659955 2020.12.19 00:30:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 66663566633136706568753c336064606560626064)
	(_ent
		(_time 1608317134774)
	)
	(_inst g0 0 17(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 18(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 19(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 20(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 24(_ent . Four_bit_adder Four_adder)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 5(_ent(_in))))
		(_port(_int cin -1 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 13(_arch(_uni))))
		(_sig(_int C_out -1 0 13(_arch(_uni))))
		(_sig(_int O_carry -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 14(_arch(_uni))))
		(_sig(_int s2 1 0 14(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(11))(_sens(9)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD 3 -1)
)
V 000048 55 1620          1608330659960 Bcd_two
(_unit VHDL(twodigit_bcd 0 31(bcd_two 0 40))
	(_version ve4)
	(_time 1608330659961 2020.12.19 00:30:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 666733676731647063317f3c30606f616263306064)
	(_ent
		(_time 1608315430672)
	)
	(_inst l1 0 48(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 49(_ent . BCD stbcd)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 32(_ent(_in))))
		(_port(_int cin -1 0 33(_ent(_in((i 2))))))
		(_port(_int sum 0 0 34(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 41(_arch(_uni))))
		(_sig(_int in_b 1 0 41(_arch(_uni))))
		(_sig(_int sum_s 1 0 41(_arch(_uni))))
		(_sig(_int carry1 -1 0 42(_arch(_uni))))
		(_sig(_int carry2 -1 0 42(_arch(_uni))))
		(_sig(_int carry3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Bcd_two 3 -1)
)
V 000050 55 1840          1608330659966 stBCD_CLK
(_unit VHDL(bcd_clk 0 62(stbcd_clk 0 69))
	(_version ve4)
	(_time 1608330659967 2020.12.19 00:30:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 66663566633136733168753c646034606460656062)
	(_ent
		(_time 1608330330602)
	)
	(_inst g0 0 75(_ent . CLK f_CLK)
		(_port
			((a)(a))
			((b)(b))
			((cin)(cin))
			((sum)(s1))
			((Cout)(C_out))
		)
	)
	(_inst g1 0 76(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(2)))
			((y)(n1))
		)
	)
	(_inst g2 0 77(_ent . and2 a2)
		(_port
			((a)(s1(3)))
			((b)(s1(1)))
			((y)(n2))
		)
	)
	(_inst g3 0 78(_ent . or3 o3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(C_out))
			((y)(O_carry))
		)
	)
	(_inst g5 0 82(_ent . CLK f_CLk)
		(_port
			((a)(s1))
			((b)(s2))
			((cin)(_code 2))
			((sum)(sum))
			((Cout)(ignored_Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 63(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 63(_ent(_in))))
		(_port(_int b 0 0 63(_ent(_in))))
		(_port(_int cin -1 0 64(_ent(_in))))
		(_port(_int sum 0 0 65(_ent(_out))))
		(_port(_int Cout -1 0 66(_ent(_out))))
		(_sig(_int n1 -1 0 71(_arch(_uni))))
		(_sig(_int n2 -1 0 71(_arch(_uni))))
		(_sig(_int ignored_Cout -1 0 71(_arch(_uni))))
		(_sig(_int C_out -1 0 71(_arch(_uni))))
		(_sig(_int O_carry -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int s1 1 0 72(_arch(_uni))))
		(_sig(_int s2 1 0 72(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(11))(_sens(9)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . stBCD_CLK 3 -1)
)
V 000052 55 1656          1608330659972 CLk_Bcd_two
(_unit VHDL(twodigit_bcd_clk 0 90(clk_bcd_two 0 97))
	(_version ve4)
	(_time 1608330659973 2020.12.19 00:30:59)
	(_source(\../src/BCD Adder.vhd\))
	(_parameters tan)
	(_code 666733676731647063667f3c30606f616263306064)
	(_ent
		(_time 1608330579862)
	)
	(_inst l1 0 105(_ent . BCD_CLK stbcd_CLk)
		(_port
			((a)(in_a(d_3_0)))
			((b)(in_b(d_3_0)))
			((cin)(cin))
			((sum)(sum_s(d_3_0)))
			((Cout)(carry1))
		)
	)
	(_inst l2 0 106(_ent . BCD_CLK stbcd_CLk)
		(_port
			((a)(in_a(d_7_4)))
			((b)(in_b(d_7_4)))
			((cin)(carry1))
			((sum)(sum_s(d_7_4)))
			((Cout)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 91(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 91(_ent(_in))))
		(_port(_int b 0 0 91(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in((i 2))))))
		(_port(_int sum 0 0 93(_ent(_out))))
		(_port(_int Cout -1 0 94(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 98(_array -1((_dto i 7 i 0)))))
		(_sig(_int in_a 1 0 98(_arch(_uni))))
		(_sig(_int in_b 1 0 98(_arch(_uni))))
		(_sig(_int sum_s 1 0 98(_arch(_uni))))
		(_sig(_int carry1 -1 0 99(_arch(_uni))))
		(_sig(_int carry2 -1 0 99(_arch(_uni))))
		(_sig(_int carry3 -1 0 99(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_alias((in_a)(a)))(_trgt(5))(_sens(0)))))
			(line__102(_arch 1 0 102(_assignment(_alias((in_b)(b)))(_trgt(6))(_sens(1)))))
			(line__103(_arch 2 0 103(_assignment(_alias((sum)(sum_s)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLk_Bcd_two 3 -1)
)
I 000046 55 1936          1608330872591 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608330872592 2020.12.19 00:34:32)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 07500800055000115508115c530154015401010002)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000050 55 1965          1608330872597 Final_CLK
(_unit VHDL(clk_full 0 37(final_clk 0 46))
	(_version ve4)
	(_time 1608330872598 2020.12.19 00:34:32)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 07500d01535001125008115c530154015401040154)
	(_ent
		(_time 1608330872595)
	)
	(_inst input_reg 0 54(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 55(_ent . twoDigit_bcd_CLK CLK_bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 56(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 57(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 38(_ent(_in))))
		(_port(_int b 0 0 38(_ent(_in))))
		(_port(_int cin -1 0 39(_ent(_in))))
		(_port(_int clk1 -1 0 39(_ent(_in))))
		(_port(_int clk2 -1 0 39(_ent(_in))))
		(_port(_int reset -1 0 39(_ent(_in))))
		(_port(_int sum 0 0 40(_ent(_out))))
		(_port(_int Cout -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 48(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 48(_arch(_uni))))
		(_sig(_int BCD_in 1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 50(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 51(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_CLK 3 -1)
)
I 000056 55 2876          1608332408613 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608332408614 2020.12.19 01:00:08)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 16101911154040011641034d451110101311141110)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
V 000060 55 2921          1608332408619 Ver_BCD_FourBit_CLK
(_unit VHDL(ver 0 10(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608332408620 2020.12.19 01:00:08)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 16101911154040011641034d451110101311141110)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__218(_arch 2 0 218(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000056 55 2876          1608332426327 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608332426328 2020.12.19 01:00:26)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4d4f1e4f1c1b1b5a4d1a58161e4a4b4b484a4f4a4b)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000060 55 2929          1608332426333 Ver_BCD_FourBit_CLK
(_unit VHDL(ver_clk 0 124(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608332426334 2020.12.19 01:00:26)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4d4f1e4f1c1b1b581d1a5e174f4b1f4a4b4b484a4f)
	(_ent
		(_time 1608332408616)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 125(_ent(_in))))
		(_port(_int clk2 -1 0 125(_ent(_in)(_event))))
		(_port(_int reset -1 0 125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__218(_arch 2 0 218(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000056 55 2876          1608332443146 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608332443147 2020.12.19 01:00:43)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code f9f7a9a9f5afafeef9aeeca2aafefffffcfefbfeff)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000060 55 2929          1608332443152 Ver_BCD_FourBit_CLK
(_unit VHDL(ver_clk 0 124(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608332443153 2020.12.19 01:00:43)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code f9f7a9a9f5afafeca9aeeaa3fbffabfefffffcfefb)
	(_ent
		(_time 1608332408616)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 125(_ent(_in))))
		(_port(_int clk2 -1 0 125(_ent(_in)(_event))))
		(_port(_int reset -1 0 125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__218(_arch 2 0 218(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000046 55 1936          1608410243387 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608410243388 2020.12.19 22:37:23)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 1e101c184e4919084c1108454a184d184d1818191b)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000050 55 1965          1608410243393 Final_CLK
(_unit VHDL(clk_full 0 37(final_clk 0 46))
	(_version ve4)
	(_time 1608410243394 2020.12.19 22:37:23)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 1e1019191849180b491108454a184d184d181d184d)
	(_ent
		(_time 1608330872594)
	)
	(_inst input_reg 0 54(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 55(_ent . twoDigit_bcd_CLK CLK_bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 56(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 57(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 38(_ent(_in))))
		(_port(_int b 0 0 38(_ent(_in))))
		(_port(_int cin -1 0 39(_ent(_in))))
		(_port(_int clk1 -1 0 39(_ent(_in))))
		(_port(_int clk2 -1 0 39(_ent(_in))))
		(_port(_int reset -1 0 39(_ent(_in))))
		(_port(_int sum 0 0 40(_ent(_out))))
		(_port(_int Cout -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 48(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 48(_arch(_uni))))
		(_sig(_int BCD_in 1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 50(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 51(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_CLK 3 -1)
)
I 000056 55 2876          1608410244952 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608410244953 2020.12.19 22:37:24)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 39366e3c356f6f2e396e2c626a3e3f3f3c3e3b3e3f)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000060 55 2940          1608410244958 Ver_BCD_FourBit_CLK
(_unit VHDL(ver_clk 0 124(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608410244959 2020.12.19 22:37:24)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 39366e3c356f6f2c69362a633b3f6b3e3f3f3c3e3b)
	(_ent
		(_time 1608332408616)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 125(_ent(_in))))
		(_port(_int clk2 -1 0 125(_ent(_in)(_event))))
		(_port(_int reset -1 0 125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__217(_arch 2 0 217(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1279469600 1128423243 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000056 55 2876          1608412801003 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608412801004 2020.12.19 23:20:01)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code c7c89092c59191d0c790d29c94c0c1c1c2c0c5c0c1)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
I 000060 55 2940          1608412801009 Ver_BCD_FourBit_CLK
(_unit VHDL(ver_clk 0 124(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608412801010 2020.12.19 23:20:01)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code c7c89092c59191d297c8d49dc5c195c0c1c1c2c0c5)
	(_ent
		(_time 1608332408616)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 125(_ent(_in))))
		(_port(_int clk2 -1 0 125(_ent(_in)(_event))))
		(_port(_int reset -1 0 125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__217(_arch 2 0 217(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1279469600 1128423243 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000045 55 719           1608414390230 D_ff
(_unit VHDL(dff 0 4(d_ff 0 9))
	(_version ve4)
	(_time 1608414390231 2020.12.19 23:46:30)
	(_source(\../src/D_filp_flop.vhd\))
	(_parameters tan)
	(_code baefefeeedede8acbfbface0edbcbebcbcbcbcbcbe)
	(_ent
		(_time 1608414390228)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_ff 1 -1)
)
V 000046 55 1227          1608414390236 t_reg
(_unit VHDL(nbit_treg 0 27(t_reg 1 33))
	(_version ve4)
	(_time 1608414390237 2020.12.19 23:46:30)
	(_source(\../src/T_filp_flop.vhd\(\../src/D_filp_flop.vhd\)))
	(_parameters tan)
	(_code baefbeeee9ede7adbee9fce1efbdb8bcbfbcbdbcef)
	(_ent
		(_time 1608314346768)
	)
	(_generate register_loop 1 35(_for 2 )
		(_inst D_FF 1 36(_ent . Dff D_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 1 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . t_reg 3 -1)
)
I 000045 55 719           1608414411432 D_ff
(_unit VHDL(dff 0 4(d_ff 0 9))
	(_version ve4)
	(_time 1608414411433 2020.12.19 23:46:51)
	(_source(\../src/D_filp_flop.vhd\))
	(_parameters tan)
	(_code 8d8add83dfdadf9b88889bd7da8b898b8b8b8b8b89)
	(_ent
		(_time 1608414390227)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_ff 1 -1)
)
I 000046 55 1201          1608414411438 D_reg
(_unit VHDL(nbit_dreg 0 27(d_reg 0 33))
	(_version ve4)
	(_time 1608414411439 2020.12.19 23:46:51)
	(_source(\../src/D_filp_flop.vhd\))
	(_parameters tan)
	(_code 8d8a8c83dbdad09a89decbd7d88a8f8b888b8a8bd8)
	(_ent
		(_time 1608414411436)
	)
	(_generate register_loop 0 35(_for 2 )
		(_inst D_FF 0 36(_ent . Dff D_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . D_reg 3 -1)
)
V 000056 55 2876          1608414504877 Ver_BCD_FourBit
(_unit VHDL(ver 0 10(ver_bcd_fourbit 0 15))
	(_version ve4)
	(_time 1608414504878 2020.12.19 23:48:24)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8a85dd84dedcdc9d8add9fd1d98d8c8c8f8d888d8c)
	(_ent
		(_time 1608324791317)
	)
	(_inst t1 0 26(_ent . Full final)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 11(_ent(_in))))
		(_port(_int clk2 -1 0 11(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 18(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 19(_arch(_uni))))
		(_sig(_int in_a 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 20(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 22(_arch(_uni))))
		(_file(_int output_File -2 0 31(_prcs 1)))
		(_var(_int row -3 0 32(_prcs 1)))
		(_var(_int data_write -4 0 33(_prcs 1)))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__104(_arch 2 0 104(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1128409120 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit 3 -1)
)
V 000060 55 2940          1608414504883 Ver_BCD_FourBit_CLK
(_unit VHDL(ver_clk 0 124(ver_bcd_fourbit_clk 0 129))
	(_version ve4)
	(_time 1608414504884 2020.12.19 23:48:24)
	(_source(\../src/Circuit Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8a85dd84dedcdc9fda8599d0888cd88d8c8c8f8d88)
	(_ent
		(_time 1608332408616)
	)
	(_inst t1 0 140(_ent . CLK_Full final_CLK)
		(_port
			((a)(in_a))
			((b)(in_b))
			((cin)(in_carry))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(BCD_Res))
			((Cout)(BCD_carry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 125(_ent(_in))))
		(_port(_int clk2 -1 0 125(_ent(_in)(_event))))
		(_port(_int reset -1 0 125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 131(_array -1((_dto i 8 i 0)))))
		(_sig(_int Expected_Res 0 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 132(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_Res 1 0 132(_arch(_uni))))
		(_sig(_int BCD_carry -1 0 133(_arch(_uni))))
		(_sig(_int in_a 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_b 1 0 134(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int in_carry -1 0 135(_arch(_uni((i 2))))))
		(_sig(_int Res 0 0 136(_arch(_uni))))
		(_file(_int output_File -2 0 145(_prcs 1)))
		(_var(_int row -3 0 146(_prcs 1)))
		(_var(_int data_write -4 0 147(_prcs 1)))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_alias((Res)(BCD_carry)(BCD_Res)))(_trgt(9))(_sens(4)(5)))))
			(line__144(_arch 1 0 144(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__217(_arch 2 0 217(_assertion(_sens(3(8))(3(d_7_0))(8)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1598770243 1598309186 1230128470 1094928710 1313818964 1954051118)
		(43)
		(15677)
		(61)
		(15649)
		(1869764384 740321134 544501582 1159754593 1667592312 543450484 1886680431 555840629)
		(1701736260 1629498400 1881173100 1769173871 543517794 1970302569 1713402740 1109422703 1998603331 543976549 1914725730 1919905893 1735289204 544175136 1701603686 1279469600 1128423243 1163288388 1229343058 1230258499 1949191759 2716792)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . Ver_BCD_FourBit_CLK 3 -1)
)
I 000046 55 1936          1608414508218 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608414508219 2020.12.19 23:48:28)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 9a959b94cecd9d8cc8958cc1ce9cc99cc99c9c9d9f)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000050 55 1965          1608414508224 Final_CLK
(_unit VHDL(clk_full 0 37(final_clk 0 46))
	(_version ve4)
	(_time 1608414508225 2020.12.19 23:48:28)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 9a959e9598cd9c8fcd958cc1ce9cc99cc99c999cc9)
	(_ent
		(_time 1608330872594)
	)
	(_inst input_reg 0 54(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 55(_ent . twoDigit_bcd_CLK CLK_bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 56(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 57(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 38(_ent(_in))))
		(_port(_int b 0 0 38(_ent(_in))))
		(_port(_int cin -1 0 39(_ent(_in))))
		(_port(_int clk1 -1 0 39(_ent(_in))))
		(_port(_int clk2 -1 0 39(_ent(_in))))
		(_port(_int reset -1 0 39(_ent(_in))))
		(_port(_int sum 0 0 40(_ent(_out))))
		(_port(_int Cout -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 48(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 48(_arch(_uni))))
		(_sig(_int BCD_in 1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 50(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 51(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_CLK 3 -1)
)
I 000045 55 745           1608414540579 D_ff
(_unit VHDL(dff 0 4(d_ff 1 9))
	(_version ve4)
	(_time 1608414540580 2020.12.19 23:49:00)
	(_source(\../src/D_filp_flop.vhd\(\../src/D-flip flop.vhd\)))
	(_parameters tan)
	(_code 020500040655501407071458550406040404040406)
	(_ent
		(_time 1608414390227)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 1 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_ff 1 -1)
)
I 000046 55 1227          1608414540585 D_reg
(_unit VHDL(nbit_dreg 0 27(d_reg 1 33))
	(_version ve4)
	(_time 1608414540586 2020.12.19 23:49:00)
	(_source(\../src/D_filp_flop.vhd\(\../src/D-flip flop.vhd\)))
	(_parameters tan)
	(_code 0205510402555f1506514458570500040704050457)
	(_ent
		(_time 1608414411435)
	)
	(_generate register_loop 1 35(_for 2 )
		(_inst D_FF 1 36(_ent . Dff D_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 1 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . D_reg 3 -1)
)
V 000045 55 745           1608414563684 D_ff
(_unit VHDL(dff 0 4(d_ff 1 9))
	(_version ve4)
	(_time 1608414563685 2020.12.19 23:49:23)
	(_source(\../src/D_filp_flop.vhd\(\../src/D-flip flop.vhd\)))
	(_parameters tan)
	(_code 47464345461015514242511d104143414141414143)
	(_ent
		(_time 1608414390227)
	)
	(_object
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int q -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 1 11(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_ff 1 -1)
)
V 000046 55 1227          1608414563690 D_reg
(_unit VHDL(nbit_dreg 0 27(d_reg 1 33))
	(_version ve4)
	(_time 1608414563691 2020.12.19 23:49:23)
	(_source(\../src/D_filp_flop.vhd\(\../src/D-flip flop.vhd\)))
	(_parameters tan)
	(_code 4746124542101a504314011d124045414241404112)
	(_ent
		(_time 1608414411435)
	)
	(_generate register_loop 1 35(_for 2 )
		(_inst D_FF 1 36(_ent . Dff D_ff)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 1 35(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 28 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 29(_ent(_in))))
		(_port(_int reset -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 31(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 35(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . D_reg 3 -1)
)
I 000046 55 1936          1608414571203 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608414571204 2020.12.19 23:49:31)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code a3adf1f5a5f4a4b5f1acb5f8f7a5f0a5f0a5a5a4a6)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
I 000050 55 1965          1608414571209 Final_CLK
(_unit VHDL(clk_full 0 37(final_clk 0 46))
	(_version ve4)
	(_time 1608414571210 2020.12.19 23:49:31)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code a3adf4f4f3f4a5b6f4acb5f8f7a5f0a5f0a5a0a5f0)
	(_ent
		(_time 1608330872594)
	)
	(_inst input_reg 0 54(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 55(_ent . twoDigit_bcd_CLK CLK_bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 56(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 57(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 38(_ent(_in))))
		(_port(_int b 0 0 38(_ent(_in))))
		(_port(_int cin -1 0 39(_ent(_in))))
		(_port(_int clk1 -1 0 39(_ent(_in))))
		(_port(_int clk2 -1 0 39(_ent(_in))))
		(_port(_int reset -1 0 39(_ent(_in))))
		(_port(_int sum 0 0 40(_ent(_out))))
		(_port(_int Cout -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 48(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 48(_arch(_uni))))
		(_sig(_int BCD_in 1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 50(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 51(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_CLK 3 -1)
)
V 000046 55 1936          1608414594485 Final
(_unit VHDL(full 0 6(final 0 15))
	(_version ve4)
	(_time 1608414594486 2020.12.19 23:49:54)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 94c79a9a95c39382c69b82cfc092c792c792929391)
	(_ent
		(_time 1608297830861)
	)
	(_inst input_reg 0 23(_ent . nbit_Dreg D_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 24(_ent . twoDigit_bcd bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 25(_ent . nbit_Dreg D_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 26(_ent . Dff D_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int clk1 -1 0 8(_ent(_in))))
		(_port(_int clk2 -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int sum 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 17(_arch(_uni))))
		(_sig(_int BCD_in 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 19(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final 3 -1)
)
V 000050 55 1965          1608414594491 Final_CLK
(_unit VHDL(clk_full 0 37(final_clk 0 46))
	(_version ve4)
	(_time 1608414594492 2020.12.19 23:49:54)
	(_source(\../src/Full_circuit.vhd\))
	(_parameters tan)
	(_code 94c79f9bc3c39281c39b82cfc092c792c7929792c7)
	(_ent
		(_time 1608330872594)
	)
	(_inst input_reg 0 54(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(reg_in))
			((q)(BCD_in))
		)
	)
	(_inst BCD_add1 0 55(_ent . twoDigit_bcd_CLK CLK_bcd_two)
		(_port
			((a)(BCD_in(d_16_9)))
			((b)(BCD_in(d_8_1)))
			((cin)(BCD_in(0)))
			((sum)(BCD_sum))
			((Cout)(BCD_Cout))
		)
	)
	(_inst regout 0 56(_ent . nbit_treg t_reg)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCD_sum))
			((q)(sum))
		)
	)
	(_inst carry 0 57(_ent . tff t_ff)
		(_port
			((d)(BCD_Cout))
			((clk)(clk2))
			((reset)(reset))
			((q)(Cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 38(_ent(_in))))
		(_port(_int b 0 0 38(_ent(_in))))
		(_port(_int cin -1 0 39(_ent(_in))))
		(_port(_int clk1 -1 0 39(_ent(_in))))
		(_port(_int clk2 -1 0 39(_ent(_in))))
		(_port(_int reset -1 0 39(_ent(_in))))
		(_port(_int sum 0 0 40(_ent(_out))))
		(_port(_int Cout -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 48(_array -1((_dto i 16 i 0)))))
		(_sig(_int reg_in 1 0 48(_arch(_uni))))
		(_sig(_int BCD_in 1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int BCD_sum 2 0 50(_arch(_uni))))
		(_sig(_int BCD_Cout -1 0 51(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((reg_in)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_CLK 3 -1)
)
