
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v
# synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 153228 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 249780 ; free virtual = 312800
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_12ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3252]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_12ns_26_2_0_MulnS_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3282]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_12ns_26_2_0_MulnS_0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3282]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_12ns_26_2_0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3252]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3329]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3329]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3299]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_13ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3206]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_13ns_26_2_0_MulnS_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3236]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_13ns_26_2_0_MulnS_2' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3236]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_13ns_26_2_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:3206]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:2]
WARNING: [Synth 8-3331] design myproject_mul_16s_13ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_12ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_11ns_26_2_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 73.660 ; free physical = 250053 ; free virtual = 313075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 73.660 ; free physical = 250050 ; free virtual = 313071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.305 ; gain = 81.660 ; free physical = 250050 ; free virtual = 313071
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.441 ; gain = 98.797 ; free physical = 249921 ; free virtual = 312945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 64    
+---Registers : 
	               16 Bit    Registers := 195   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 64    
+---Registers : 
	               16 Bit    Registers := 195   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x64b))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3e7))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x41f))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a1))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6d7))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x490))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a3))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x759))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x32b))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x372))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x41e))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x364))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x29b))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0xb89))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x441))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x5cb))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4a8))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x45d))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x723))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b9))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b8))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x370))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x718))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x551))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x340))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x331))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x523))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x644))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a8))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x305))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x563))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4e6))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x2f1))'.
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x29d))'.
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6c3))'.
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b6))'.
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3e6))'.
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6f0))'.
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x352))'.
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x861))'.
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x5b9))'.
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x45c))'.
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4d9))'.
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x407))'.
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x842))'.
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4e8))'.
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3b3))'.
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6b1))'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4f3))'.
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x446))'.
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3df))'.
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x917))'.
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x44f))'.
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x319))'.
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x385))'.
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x2b1))'.
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x62f))'.
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x483))'.
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x635))'.
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x525))'.
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6b6))'.
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1713.207 ; gain = 239.562 ; free physical = 249256 ; free virtual = 312318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x64b))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3e7))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x41f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6d7))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x490))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a3))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x759))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x32b))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x372))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x41e))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x364))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x29b))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0xb89))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x441))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x5cb))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4a8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x45d))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x723))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x370))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x718))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x551))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x340))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x331))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x523))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x644))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a8))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x305))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x563))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4e6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x2f1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x29d))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6c3))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3e6))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6f0))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x352))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x861))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x5b9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x45c))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4d9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x407))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x842))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4e8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3b3))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6b1))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4f3))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x446))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3df))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x917))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x44f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x319))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x385))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x2b1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x62f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x483))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x635))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x525))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6b6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'trunc_ln708_92_reg_19263_reg[0]' (FDE) to 'ap_return_63_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_92_reg_19263_reg[1]' (FDE) to 'ap_return_63_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_92_reg_19263_reg[2]' (FDE) to 'ap_return_63_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_92_reg_19263_reg[3]' (FDE) to 'ap_return_63_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_91_reg_19258_reg[0]' (FDE) to 'ap_return_62_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_84_reg_19223_reg[0]' (FDE) to 'ap_return_55_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_83_reg_19218_reg[0]' (FDE) to 'ap_return_54_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_82_reg_19213_reg[0]' (FDE) to 'ap_return_53_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_82_reg_19213_reg[1]' (FDE) to 'ap_return_53_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_73_reg_19168_reg[0]' (FDE) to 'ap_return_44_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_72_reg_19163_reg[0]' (FDE) to 'ap_return_43_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_69_reg_19148_reg[0]' (FDE) to 'ap_return_40_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_69_reg_19148_reg[1]' (FDE) to 'ap_return_40_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_69_reg_19148_reg[2]' (FDE) to 'ap_return_40_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_69_reg_19148_reg[3]' (FDE) to 'ap_return_40_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_65_reg_19128_reg[0]' (FDE) to 'ap_return_36_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_65_reg_19128_reg[1]' (FDE) to 'ap_return_36_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_65_reg_19128_reg[2]' (FDE) to 'ap_return_36_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_65_reg_19128_reg[3]' (FDE) to 'ap_return_36_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_65_reg_19128_reg[4]' (FDE) to 'ap_return_36_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_58_reg_19093_reg[0]' (FDE) to 'ap_return_29_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_47_reg_19038_reg[0]' (FDE) to 'ap_return_18_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_45_reg_19028_reg[0]' (FDE) to 'ap_return_16_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_42_reg_19013_reg[0]' (FDE) to 'ap_return_13_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_42_reg_19013_reg[1]' (FDE) to 'ap_return_13_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_42_reg_19013_reg[2]' (FDE) to 'ap_return_13_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_42_reg_19013_reg[3]' (FDE) to 'ap_return_13_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_42_reg_19013_reg[4]' (FDE) to 'ap_return_13_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_39_reg_18998_reg[0]' (FDE) to 'ap_return_10_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_38_reg_18993_reg[0]' (FDE) to 'ap_return_9_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_38_reg_18993_reg[1]' (FDE) to 'ap_return_9_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_38_reg_18993_reg[2]' (FDE) to 'ap_return_9_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_36_reg_18983_reg[0]' (FDE) to 'ap_return_7_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_s_reg_18963_reg[0]' (FDE) to 'ap_return_3_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_31_reg_18953_reg[0]' (FDE) to 'ap_return_1_int_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1713.211 ; gain = 239.566 ; free physical = 249265 ; free virtual = 312327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1721.215 ; gain = 247.570 ; free physical = 249246 ; free virtual = 312309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net ap_ce_reg is driving 122 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249243 ; free virtual = 312306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249242 ; free virtual = 312306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249237 ; free virtual = 312300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249236 ; free virtual = 312300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249235 ; free virtual = 312299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249234 ; free virtual = 312297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   267|
|2     |DSP48E1 |    61|
|3     |LUT1    |   536|
|4     |LUT2    |    31|
|5     |LUT3    |  1024|
|6     |FDRE    |  1200|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+------------------------------------------+------+
|      |Instance                                    |Module                                    |Cells |
+------+--------------------------------------------+------------------------------------------+------+
|1     |top                                         |                                          |  3119|
|2     |  myproject_mul_16s_11ns_26_2_0_U16         |myproject_mul_16s_11ns_26_2_0             |    27|
|3     |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_115 |    27|
|4     |  myproject_mul_16s_11ns_26_2_0_U22         |myproject_mul_16s_11ns_26_2_0_0           |    29|
|5     |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_114 |    29|
|6     |  myproject_mul_16s_11ns_26_2_0_U25         |myproject_mul_16s_11ns_26_2_0_1           |    27|
|7     |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_113 |    27|
|8     |  myproject_mul_16s_11ns_26_2_0_U26         |myproject_mul_16s_11ns_26_2_0_2           |    29|
|9     |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_112 |    29|
|10    |  myproject_mul_16s_11ns_26_2_0_U28         |myproject_mul_16s_11ns_26_2_0_3           |    32|
|11    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_111 |    32|
|12    |  myproject_mul_16s_11ns_26_2_0_U29         |myproject_mul_16s_11ns_26_2_0_4           |    28|
|13    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_110 |    28|
|14    |  myproject_mul_16s_11ns_26_2_0_U31         |myproject_mul_16s_11ns_26_2_0_5           |    33|
|15    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_109 |    33|
|16    |  myproject_mul_16s_11ns_26_2_0_U35         |myproject_mul_16s_11ns_26_2_0_6           |    32|
|17    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_108 |    32|
|18    |  myproject_mul_16s_11ns_26_2_0_U37         |myproject_mul_16s_11ns_26_2_0_7           |    29|
|19    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_107 |    29|
|20    |  myproject_mul_16s_11ns_26_2_0_U39         |myproject_mul_16s_11ns_26_2_0_8           |    32|
|21    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_106 |    32|
|22    |  myproject_mul_16s_11ns_26_2_0_U40         |myproject_mul_16s_11ns_26_2_0_9           |    25|
|23    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_105 |    25|
|24    |  myproject_mul_16s_11ns_26_2_0_U41         |myproject_mul_16s_11ns_26_2_0_10          |    34|
|25    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_104 |    34|
|26    |  myproject_mul_16s_11ns_26_2_0_U44         |myproject_mul_16s_11ns_26_2_0_11          |    25|
|27    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_103 |    25|
|28    |  myproject_mul_16s_11ns_26_2_0_U46         |myproject_mul_16s_11ns_26_2_0_12          |    29|
|29    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_102 |    29|
|30    |  myproject_mul_16s_11ns_26_2_0_U49         |myproject_mul_16s_11ns_26_2_0_13          |    29|
|31    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_101 |    29|
|32    |  myproject_mul_16s_11ns_26_2_0_U52         |myproject_mul_16s_11ns_26_2_0_14          |    33|
|33    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_100 |    33|
|34    |  myproject_mul_16s_11ns_26_2_0_U54         |myproject_mul_16s_11ns_26_2_0_15          |    33|
|35    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_99  |    33|
|36    |  myproject_mul_16s_11ns_26_2_0_U6          |myproject_mul_16s_11ns_26_2_0_16          |    31|
|37    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_98  |    31|
|38    |  myproject_mul_16s_11ns_26_2_0_U60         |myproject_mul_16s_11ns_26_2_0_17          |    27|
|39    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_97  |    27|
|40    |  myproject_mul_16s_11ns_26_2_0_U7          |myproject_mul_16s_11ns_26_2_0_18          |    32|
|41    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_96  |    32|
|42    |  myproject_mul_16s_11ns_26_2_0_U9          |myproject_mul_16s_11ns_26_2_0_19          |    33|
|43    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1     |    33|
|44    |  myproject_mul_16s_12ns_26_2_0_U10         |myproject_mul_16s_12ns_26_2_0             |    31|
|45    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_95  |    31|
|46    |  myproject_mul_16s_12ns_26_2_0_U12         |myproject_mul_16s_12ns_26_2_0_20          |    29|
|47    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_94  |    29|
|48    |  myproject_mul_16s_12ns_26_2_0_U13         |myproject_mul_16s_12ns_26_2_0_21          |    31|
|49    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_93  |    31|
|50    |  myproject_mul_16s_12ns_26_2_0_U14         |myproject_mul_16s_12ns_26_2_0_22          |    26|
|51    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_92  |    26|
|52    |  myproject_mul_16s_12ns_26_2_0_U15         |myproject_mul_16s_12ns_26_2_0_23          |    31|
|53    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_91  |    31|
|54    |  myproject_mul_16s_12ns_26_2_0_U17         |myproject_mul_16s_12ns_26_2_0_24          |    28|
|55    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_90  |    28|
|56    |  myproject_mul_16s_12ns_26_2_0_U18         |myproject_mul_16s_12ns_26_2_0_25          |    26|
|57    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_89  |    26|
|58    |  myproject_mul_16s_12ns_26_2_0_U19         |myproject_mul_16s_12ns_26_2_0_26          |    33|
|59    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_88  |    33|
|60    |  myproject_mul_16s_12ns_26_2_0_U2          |myproject_mul_16s_12ns_26_2_0_27          |    28|
|61    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_87  |    28|
|62    |  myproject_mul_16s_12ns_26_2_0_U20         |myproject_mul_16s_12ns_26_2_0_28          |    29|
|63    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_86  |    29|
|64    |  myproject_mul_16s_12ns_26_2_0_U21         |myproject_mul_16s_12ns_26_2_0_29          |    35|
|65    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_85  |    35|
|66    |  myproject_mul_16s_12ns_26_2_0_U23         |myproject_mul_16s_12ns_26_2_0_30          |    30|
|67    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_84  |    30|
|68    |  myproject_mul_16s_12ns_26_2_0_U24         |myproject_mul_16s_12ns_26_2_0_31          |    31|
|69    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_83  |    31|
|70    |  myproject_mul_16s_12ns_26_2_0_U27         |myproject_mul_16s_12ns_26_2_0_32          |    34|
|71    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_82  |    34|
|72    |  myproject_mul_16s_12ns_26_2_0_U3          |myproject_mul_16s_12ns_26_2_0_33          |    25|
|73    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_81  |    25|
|74    |  myproject_mul_16s_12ns_26_2_0_U30         |myproject_mul_16s_12ns_26_2_0_34          |    28|
|75    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_80  |    28|
|76    |  myproject_mul_16s_12ns_26_2_0_U32         |myproject_mul_16s_12ns_26_2_0_35          |    27|
|77    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_79  |    27|
|78    |  myproject_mul_16s_12ns_26_2_0_U33         |myproject_mul_16s_12ns_26_2_0_36          |    31|
|79    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_78  |    31|
|80    |  myproject_mul_16s_12ns_26_2_0_U36         |myproject_mul_16s_12ns_26_2_0_37          |    29|
|81    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_77  |    29|
|82    |  myproject_mul_16s_12ns_26_2_0_U38         |myproject_mul_16s_12ns_26_2_0_38          |    27|
|83    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_76  |    27|
|84    |  myproject_mul_16s_12ns_26_2_0_U4          |myproject_mul_16s_12ns_26_2_0_39          |    25|
|85    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_75  |    25|
|86    |  myproject_mul_16s_12ns_26_2_0_U42         |myproject_mul_16s_12ns_26_2_0_40          |    34|
|87    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_74  |    34|
|88    |  myproject_mul_16s_12ns_26_2_0_U43         |myproject_mul_16s_12ns_26_2_0_41          |    29|
|89    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_73  |    29|
|90    |  myproject_mul_16s_12ns_26_2_0_U45         |myproject_mul_16s_12ns_26_2_0_42          |    25|
|91    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_72  |    25|
|92    |  myproject_mul_16s_12ns_26_2_0_U47         |myproject_mul_16s_12ns_26_2_0_43          |    26|
|93    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_71  |    26|
|94    |  myproject_mul_16s_12ns_26_2_0_U48         |myproject_mul_16s_12ns_26_2_0_44          |    33|
|95    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_70  |    33|
|96    |  myproject_mul_16s_12ns_26_2_0_U5          |myproject_mul_16s_12ns_26_2_0_45          |    33|
|97    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_69  |    33|
|98    |  myproject_mul_16s_12ns_26_2_0_U51         |myproject_mul_16s_12ns_26_2_0_46          |    27|
|99    |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_68  |    27|
|100   |  myproject_mul_16s_12ns_26_2_0_U53         |myproject_mul_16s_12ns_26_2_0_47          |    24|
|101   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_67  |    24|
|102   |  myproject_mul_16s_12ns_26_2_0_U55         |myproject_mul_16s_12ns_26_2_0_48          |    27|
|103   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_66  |    27|
|104   |  myproject_mul_16s_12ns_26_2_0_U56         |myproject_mul_16s_12ns_26_2_0_49          |    29|
|105   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_65  |    29|
|106   |  myproject_mul_16s_12ns_26_2_0_U57         |myproject_mul_16s_12ns_26_2_0_50          |    32|
|107   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_64  |    32|
|108   |  myproject_mul_16s_12ns_26_2_0_U58         |myproject_mul_16s_12ns_26_2_0_51          |    28|
|109   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_63  |    28|
|110   |  myproject_mul_16s_12ns_26_2_0_U59         |myproject_mul_16s_12ns_26_2_0_52          |    25|
|111   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_62  |    25|
|112   |  myproject_mul_16s_12ns_26_2_0_U61         |myproject_mul_16s_12ns_26_2_0_53          |    29|
|113   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0_61  |    29|
|114   |  myproject_mul_16s_12ns_26_2_0_U8          |myproject_mul_16s_12ns_26_2_0_54          |    29|
|115   |    myproject_mul_16s_12ns_26_2_0_MulnS_0_U |myproject_mul_16s_12ns_26_2_0_MulnS_0     |    29|
|116   |  myproject_mul_16s_13ns_26_2_0_U11         |myproject_mul_16s_13ns_26_2_0             |    24|
|117   |    myproject_mul_16s_13ns_26_2_0_MulnS_2_U |myproject_mul_16s_13ns_26_2_0_MulnS_2_60  |    24|
|118   |  myproject_mul_16s_13ns_26_2_0_U34         |myproject_mul_16s_13ns_26_2_0_55          |    27|
|119   |    myproject_mul_16s_13ns_26_2_0_MulnS_2_U |myproject_mul_16s_13ns_26_2_0_MulnS_2_59  |    27|
|120   |  myproject_mul_16s_13ns_26_2_0_U50         |myproject_mul_16s_13ns_26_2_0_56          |    30|
|121   |    myproject_mul_16s_13ns_26_2_0_MulnS_2_U |myproject_mul_16s_13ns_26_2_0_MulnS_2_58  |    30|
|122   |  myproject_mul_16s_13ns_26_2_0_U62         |myproject_mul_16s_13ns_26_2_0_57          |    29|
|123   |    myproject_mul_16s_13ns_26_2_0_MulnS_2_U |myproject_mul_16s_13ns_26_2_0_MulnS_2     |    29|
+------+--------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249233 ; free virtual = 312297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.219 ; gain = 247.574 ; free physical = 249233 ; free virtual = 312297
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.223 ; gain = 247.574 ; free physical = 249242 ; free virtual = 312306
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.387 ; gain = 0.000 ; free physical = 250886 ; free virtual = 313808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1860.387 ; gain = 386.840 ; free physical = 250930 ; free virtual = 313851
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2424.043 ; gain = 563.656 ; free physical = 252315 ; free virtual = 315232
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2424.043 ; gain = 0.000 ; free physical = 252311 ; free virtual = 315227
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.055 ; gain = 0.000 ; free physical = 252216 ; free virtual = 315139
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2551.316 ; gain = 0.004 ; free physical = 251758 ; free virtual = 314681

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 43094c61

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251753 ; free virtual = 314675

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 43094c61

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251596 ; free virtual = 314537
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8f3f8b79

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251595 ; free virtual = 314536
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8cf84c20

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251581 ; free virtual = 314523
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8cf84c20

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251579 ; free virtual = 314521
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1665998c6

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251543 ; free virtual = 314485
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1665998c6

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251538 ; free virtual = 314480
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251536 ; free virtual = 314477
Ending Logic Optimization Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251533 ; free virtual = 314475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251531 ; free virtual = 314473

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251530 ; free virtual = 314472

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251530 ; free virtual = 314472
Ending Netlist Obfuscation Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.316 ; gain = 0.000 ; free physical = 251529 ; free virtual = 314471
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2551.316 ; gain = 0.004 ; free physical = 251527 ; free virtual = 314469
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1665998c6
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2592.301 ; gain = 8.988 ; free physical = 251421 ; free virtual = 314362
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2593.301 ; gain = 1.000 ; free physical = 251406 ; free virtual = 314347
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.997 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2595.301 ; gain = 11.988 ; free physical = 251388 ; free virtual = 314329
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2792.480 ; gain = 199.180 ; free physical = 251351 ; free virtual = 314293
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2792.480 ; gain = 209.168 ; free physical = 251351 ; free virtual = 314293

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251351 ; free virtual = 314293


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1200
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251361 ; free virtual = 314303
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1665998c6
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.480 ; gain = 241.164 ; free physical = 251362 ; free virtual = 314304
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27036664 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1665998c6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251364 ; free virtual = 314306
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1665998c6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251374 ; free virtual = 314316
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1665998c6

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251364 ; free virtual = 314306
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1665998c6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251358 ; free virtual = 314300
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251354 ; free virtual = 314296

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251354 ; free virtual = 314296
Ending Netlist Obfuscation Task | Checksum: 1665998c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251352 ; free virtual = 314294
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251079 ; free virtual = 314005
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7531fb0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251079 ; free virtual = 314005
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251076 ; free virtual = 314002

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 439dc36b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 251073 ; free virtual = 314000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d383fe3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250982 ; free virtual = 313910

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d383fe3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250982 ; free virtual = 313910
Phase 1 Placer Initialization | Checksum: d383fe3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250982 ; free virtual = 313909

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ae565185

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250966 ; free virtual = 313895

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250638 ; free virtual = 313568

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 146970084

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250612 ; free virtual = 313546
Phase 2 Global Placement | Checksum: 200f87cbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250597 ; free virtual = 313527

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 200f87cbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250594 ; free virtual = 313524

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f227396

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250627 ; free virtual = 313557

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17739665e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250625 ; free virtual = 313554

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f8795f41

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250620 ; free virtual = 313550

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1697d00e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250494 ; free virtual = 313424

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a232dc4d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250490 ; free virtual = 313420

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11ef2e1b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250489 ; free virtual = 313418
Phase 3 Detail Placement | Checksum: 11ef2e1b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250482 ; free virtual = 313412

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7041269

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7041269

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250449 ; free virtual = 313379
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.279. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19a694384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250448 ; free virtual = 313378
Phase 4.1 Post Commit Optimization | Checksum: 19a694384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250448 ; free virtual = 313378

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a694384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250444 ; free virtual = 313374

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19a694384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250438 ; free virtual = 313367

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250437 ; free virtual = 313367
Phase 4.4 Final Placement Cleanup | Checksum: 1bec9515b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250435 ; free virtual = 313364
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bec9515b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250432 ; free virtual = 313361
Ending Placer Task | Checksum: 1521b44a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250441 ; free virtual = 313371
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250441 ; free virtual = 313371
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250408 ; free virtual = 313338
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250390 ; free virtual = 313321
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 250354 ; free virtual = 313289
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 96e3654f ConstDB: 0 ShapeSum: bb37df51 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "data_2_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data_9_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_14_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_14_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_15_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_15_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: dbe71688

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248652 ; free virtual = 311597
Post Restoration Checksum: NetGraph: 3d4f687d NumContArr: 9e97ae0b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dbe71688

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248642 ; free virtual = 311587

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dbe71688

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248627 ; free virtual = 311572

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dbe71688

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248627 ; free virtual = 311572
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116637374

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248614 ; free virtual = 311559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.419  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 183159546

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248553 ; free virtual = 311498

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13232cc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248467 ; free virtual = 311412

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15ec78601

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248472 ; free virtual = 311417
Phase 4 Rip-up And Reroute | Checksum: 15ec78601

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248482 ; free virtual = 311427

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15ec78601

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248514 ; free virtual = 311459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ec78601

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248506 ; free virtual = 311451
Phase 5 Delay and Skew Optimization | Checksum: 15ec78601

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248505 ; free virtual = 311450

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c1819d19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248492 ; free virtual = 311437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.703  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c1819d19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248492 ; free virtual = 311437
Phase 6 Post Hold Fix | Checksum: c1819d19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248492 ; free virtual = 311437

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.241224 %
  Global Horizontal Routing Utilization  = 0.24476 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c1819d19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248480 ; free virtual = 311425

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c1819d19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248480 ; free virtual = 311425

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e6d6553b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248503 ; free virtual = 311448

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.703  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e6d6553b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248499 ; free virtual = 311444
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248534 ; free virtual = 311479

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248534 ; free virtual = 311479
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248532 ; free virtual = 311477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248523 ; free virtual = 311470
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2792.480 ; gain = 0.000 ; free physical = 248505 ; free virtual = 311457
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.617 ; gain = 0.000 ; free physical = 250610 ; free virtual = 313535
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:26:24 2022...
