$date
	Sun Jun  5 12:00:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dff_0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % nclk $end
$var wire 1 & qb_tmp $end
$var wire 1 ! qb $end
$var wire 1 ' q_tmp $end
$var wire 1 " q $end
$scope module d_latch_0 $end
$var wire 1 $ d $end
$var wire 1 % g $end
$var wire 1 ( nd $end
$var wire 1 ) r $end
$var wire 1 * s $end
$var wire 1 & qb $end
$var wire 1 ' q $end
$scope module sr_latch_0 $end
$var wire 1 ' q $end
$var wire 1 & qb $end
$var wire 1 ) r $end
$var wire 1 * s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ' d $end
$var wire 1 # g $end
$var wire 1 + nd $end
$var wire 1 , r $end
$var wire 1 - s $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$scope module sr_latch_0 $end
$var wire 1 " q $end
$var wire 1 ! qb $end
$var wire 1 , r $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
0$
0#
x"
x!
$end
#1
1(
1%
#3
0-
0,
0*
#4
1)
#6
0'
#7
1+
#8
1&
#17
1#
#18
0%
#20
1,
#21
0)
#22
0"
#24
1!
#34
0#
#35
1%
#37
0,
#38
1)
#51
1#
#52
0%
#54
1,
#55
0)
#68
1$
0#
#69
0(
1%
#71
0,
#72
1*
#74
0&
#76
1'
#77
0+
#85
1#
#86
0%
#88
1-
#89
0*
#90
0!
#92
1"
#102
0#
#103
1%
#105
0-
#106
1*
#119
1#
#120
0%
#122
1-
#123
0*
#136
