#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025b79b44580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000025b79bdf740_0 .net "PC", 31 0, v0000025b79bd8890_0;  1 drivers
v0000025b79be0280_0 .var "clk", 0 0;
v0000025b79be0aa0_0 .net "clkout", 0 0, L_0000025b79b7db40;  1 drivers
v0000025b79be00a0_0 .net "cycles_consumed", 31 0, v0000025b79bdf060_0;  1 drivers
v0000025b79bdf7e0_0 .var "rst", 0 0;
S_0000025b79ae6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000025b79b44580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000025b79b60740 .param/l "RType" 0 4 2, C4<000000>;
P_0000025b79b60778 .param/l "add" 0 4 5, C4<100000>;
P_0000025b79b607b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025b79b607e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000025b79b60820 .param/l "and_" 0 4 5, C4<100100>;
P_0000025b79b60858 .param/l "andi" 0 4 8, C4<001100>;
P_0000025b79b60890 .param/l "beq" 0 4 10, C4<000100>;
P_0000025b79b608c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025b79b60900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025b79b60938 .param/l "j" 0 4 12, C4<000010>;
P_0000025b79b60970 .param/l "jal" 0 4 12, C4<000011>;
P_0000025b79b609a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025b79b609e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000025b79b60a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025b79b60a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000025b79b60a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000025b79b60ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025b79b60af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000025b79b60b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000025b79b60b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000025b79b60ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025b79b60bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025b79b60c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000025b79b60c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000025b79b60c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025b79b60cb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000025b79b7d830 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d8a0 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d0c0 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7dbb0 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d3d0 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d280 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7dc90 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d590 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7db40 .functor OR 1, v0000025b79be0280_0, v0000025b79b49ec0_0, C4<0>, C4<0>;
L_0000025b79b7d130 .functor OR 1, L_0000025b79c2a700, L_0000025b79c29b20, C4<0>, C4<0>;
L_0000025b79b7cf70 .functor AND 1, L_0000025b79c298a0, L_0000025b79c2a2a0, C4<1>, C4<1>;
L_0000025b79b7d7c0 .functor NOT 1, v0000025b79bdf7e0_0, C4<0>, C4<0>, C4<0>;
L_0000025b79b7d9f0 .functor OR 1, L_0000025b79c2ac00, L_0000025b79c29300, C4<0>, C4<0>;
L_0000025b79b7d520 .functor OR 1, L_0000025b79b7d9f0, L_0000025b79c293a0, C4<0>, C4<0>;
L_0000025b79b7dad0 .functor OR 1, L_0000025b79c2a5c0, L_0000025b79c407d0, C4<0>, C4<0>;
L_0000025b79b7d360 .functor AND 1, L_0000025b79c2a0c0, L_0000025b79b7dad0, C4<1>, C4<1>;
L_0000025b79b7d600 .functor OR 1, L_0000025b79c40910, L_0000025b79c40a50, C4<0>, C4<0>;
L_0000025b79b7dc20 .functor AND 1, L_0000025b79c40730, L_0000025b79b7d600, C4<1>, C4<1>;
L_0000025b79b7d670 .functor NOT 1, L_0000025b79b7db40, C4<0>, C4<0>, C4<0>;
v0000025b79bd95b0_0 .net "ALUOp", 3 0, v0000025b79b4a1e0_0;  1 drivers
v0000025b79bd9830_0 .net "ALUResult", 31 0, v0000025b79bd9010_0;  1 drivers
v0000025b79bd9dd0_0 .net "ALUSrc", 0 0, v0000025b79b4ae60_0;  1 drivers
v0000025b79bdb040_0 .net "ALUin2", 31 0, L_0000025b79c40870;  1 drivers
v0000025b79bdbe00_0 .net "MemReadEn", 0 0, v0000025b79b4ad20_0;  1 drivers
v0000025b79bdb540_0 .net "MemWriteEn", 0 0, v0000025b79b4ab40_0;  1 drivers
v0000025b79bdc260_0 .net "MemtoReg", 0 0, v0000025b79b49e20_0;  1 drivers
v0000025b79bdbf40_0 .net "PC", 31 0, v0000025b79bd8890_0;  alias, 1 drivers
v0000025b79bdc3a0_0 .net "PCPlus1", 31 0, L_0000025b79c29c60;  1 drivers
v0000025b79bdb7c0_0 .net "PCsrc", 0 0, v0000025b79bda050_0;  1 drivers
v0000025b79bdc8a0_0 .net "RegDst", 0 0, v0000025b79b4adc0_0;  1 drivers
v0000025b79bdbae0_0 .net "RegWriteEn", 0 0, v0000025b79b4a280_0;  1 drivers
v0000025b79bdc580_0 .net "WriteRegister", 4 0, L_0000025b79c291c0;  1 drivers
v0000025b79bdc940_0 .net *"_ivl_0", 0 0, L_0000025b79b7d830;  1 drivers
L_0000025b79be0fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdb5e0_0 .net/2u *"_ivl_10", 4 0, L_0000025b79be0fd0;  1 drivers
L_0000025b79be13c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdb180_0 .net *"_ivl_101", 15 0, L_0000025b79be13c0;  1 drivers
v0000025b79bdbea0_0 .net *"_ivl_102", 31 0, L_0000025b79c29760;  1 drivers
L_0000025b79be1408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdc6c0_0 .net *"_ivl_105", 25 0, L_0000025b79be1408;  1 drivers
L_0000025b79be1450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdc760_0 .net/2u *"_ivl_106", 31 0, L_0000025b79be1450;  1 drivers
v0000025b79bdcbc0_0 .net *"_ivl_108", 0 0, L_0000025b79c298a0;  1 drivers
L_0000025b79be1498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdc9e0_0 .net/2u *"_ivl_110", 5 0, L_0000025b79be1498;  1 drivers
v0000025b79bdb2c0_0 .net *"_ivl_112", 0 0, L_0000025b79c2a2a0;  1 drivers
v0000025b79bdb680_0 .net *"_ivl_115", 0 0, L_0000025b79b7cf70;  1 drivers
v0000025b79bdc300_0 .net *"_ivl_116", 47 0, L_0000025b79c2a840;  1 drivers
L_0000025b79be14e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdbfe0_0 .net *"_ivl_119", 15 0, L_0000025b79be14e0;  1 drivers
L_0000025b79be1018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025b79bdbcc0_0 .net/2u *"_ivl_12", 5 0, L_0000025b79be1018;  1 drivers
v0000025b79bdbd60_0 .net *"_ivl_120", 47 0, L_0000025b79c29580;  1 drivers
L_0000025b79be1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdc440_0 .net *"_ivl_123", 15 0, L_0000025b79be1528;  1 drivers
v0000025b79bdc620_0 .net *"_ivl_125", 0 0, L_0000025b79c29120;  1 drivers
v0000025b79bdbc20_0 .net *"_ivl_126", 31 0, L_0000025b79c29940;  1 drivers
v0000025b79bdb0e0_0 .net *"_ivl_128", 47 0, L_0000025b79c2a020;  1 drivers
v0000025b79bdc120_0 .net *"_ivl_130", 47 0, L_0000025b79c29e40;  1 drivers
v0000025b79bdb860_0 .net *"_ivl_132", 47 0, L_0000025b79c2a980;  1 drivers
v0000025b79bdca80_0 .net *"_ivl_134", 47 0, L_0000025b79c299e0;  1 drivers
v0000025b79bdcb20_0 .net *"_ivl_14", 0 0, L_0000025b79bdfd80;  1 drivers
v0000025b79bdc4e0_0 .net *"_ivl_140", 0 0, L_0000025b79b7d7c0;  1 drivers
L_0000025b79be15b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdbb80_0 .net/2u *"_ivl_142", 31 0, L_0000025b79be15b8;  1 drivers
L_0000025b79be1690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025b79bdce40_0 .net/2u *"_ivl_146", 5 0, L_0000025b79be1690;  1 drivers
v0000025b79bdc800_0 .net *"_ivl_148", 0 0, L_0000025b79c2ac00;  1 drivers
L_0000025b79be16d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025b79bdb720_0 .net/2u *"_ivl_150", 5 0, L_0000025b79be16d8;  1 drivers
v0000025b79bdcc60_0 .net *"_ivl_152", 0 0, L_0000025b79c29300;  1 drivers
v0000025b79bdcd00_0 .net *"_ivl_155", 0 0, L_0000025b79b7d9f0;  1 drivers
L_0000025b79be1720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025b79bdc080_0 .net/2u *"_ivl_156", 5 0, L_0000025b79be1720;  1 drivers
v0000025b79bdc1c0_0 .net *"_ivl_158", 0 0, L_0000025b79c293a0;  1 drivers
L_0000025b79be1060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025b79bdcda0_0 .net/2u *"_ivl_16", 4 0, L_0000025b79be1060;  1 drivers
v0000025b79bdb220_0 .net *"_ivl_161", 0 0, L_0000025b79b7d520;  1 drivers
L_0000025b79be1768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdb360_0 .net/2u *"_ivl_162", 15 0, L_0000025b79be1768;  1 drivers
v0000025b79bdafa0_0 .net *"_ivl_164", 31 0, L_0000025b79c29da0;  1 drivers
v0000025b79bdb400_0 .net *"_ivl_167", 0 0, L_0000025b79c2a520;  1 drivers
v0000025b79bdb4a0_0 .net *"_ivl_168", 15 0, L_0000025b79c29d00;  1 drivers
v0000025b79bdb900_0 .net *"_ivl_170", 31 0, L_0000025b79c29440;  1 drivers
v0000025b79bdb9a0_0 .net *"_ivl_174", 31 0, L_0000025b79c29f80;  1 drivers
L_0000025b79be17b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdba40_0 .net *"_ivl_177", 25 0, L_0000025b79be17b0;  1 drivers
L_0000025b79be17f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde9f0_0 .net/2u *"_ivl_178", 31 0, L_0000025b79be17f8;  1 drivers
v0000025b79bde8b0_0 .net *"_ivl_180", 0 0, L_0000025b79c2a0c0;  1 drivers
L_0000025b79be1840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bddd70_0 .net/2u *"_ivl_182", 5 0, L_0000025b79be1840;  1 drivers
v0000025b79bde630_0 .net *"_ivl_184", 0 0, L_0000025b79c2a5c0;  1 drivers
L_0000025b79be1888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025b79bde450_0 .net/2u *"_ivl_186", 5 0, L_0000025b79be1888;  1 drivers
v0000025b79bde810_0 .net *"_ivl_188", 0 0, L_0000025b79c407d0;  1 drivers
v0000025b79bdd230_0 .net *"_ivl_19", 4 0, L_0000025b79be0b40;  1 drivers
v0000025b79bddff0_0 .net *"_ivl_191", 0 0, L_0000025b79b7dad0;  1 drivers
v0000025b79bdd5f0_0 .net *"_ivl_193", 0 0, L_0000025b79b7d360;  1 drivers
L_0000025b79be18d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025b79bddc30_0 .net/2u *"_ivl_194", 5 0, L_0000025b79be18d0;  1 drivers
v0000025b79bddcd0_0 .net *"_ivl_196", 0 0, L_0000025b79c409b0;  1 drivers
L_0000025b79be1918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd690_0 .net/2u *"_ivl_198", 31 0, L_0000025b79be1918;  1 drivers
L_0000025b79be0f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde950_0 .net/2u *"_ivl_2", 5 0, L_0000025b79be0f88;  1 drivers
v0000025b79bdd410_0 .net *"_ivl_20", 4 0, L_0000025b79bdfe20;  1 drivers
v0000025b79bdd4b0_0 .net *"_ivl_200", 31 0, L_0000025b79c40230;  1 drivers
v0000025b79bde1d0_0 .net *"_ivl_204", 31 0, L_0000025b79c40050;  1 drivers
L_0000025b79be1960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd550_0 .net *"_ivl_207", 25 0, L_0000025b79be1960;  1 drivers
L_0000025b79be19a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde090_0 .net/2u *"_ivl_208", 31 0, L_0000025b79be19a8;  1 drivers
v0000025b79bdea90_0 .net *"_ivl_210", 0 0, L_0000025b79c40730;  1 drivers
L_0000025b79be19f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde270_0 .net/2u *"_ivl_212", 5 0, L_0000025b79be19f0;  1 drivers
v0000025b79bdec70_0 .net *"_ivl_214", 0 0, L_0000025b79c40910;  1 drivers
L_0000025b79be1a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025b79bde310_0 .net/2u *"_ivl_216", 5 0, L_0000025b79be1a38;  1 drivers
v0000025b79bdd2d0_0 .net *"_ivl_218", 0 0, L_0000025b79c40a50;  1 drivers
v0000025b79bdd730_0 .net *"_ivl_221", 0 0, L_0000025b79b7d600;  1 drivers
v0000025b79bdd7d0_0 .net *"_ivl_223", 0 0, L_0000025b79b7dc20;  1 drivers
L_0000025b79be1a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd870_0 .net/2u *"_ivl_224", 5 0, L_0000025b79be1a80;  1 drivers
v0000025b79bdd910_0 .net *"_ivl_226", 0 0, L_0000025b79c3fbf0;  1 drivers
v0000025b79bdd370_0 .net *"_ivl_228", 31 0, L_0000025b79c3fdd0;  1 drivers
v0000025b79bdde10_0 .net *"_ivl_24", 0 0, L_0000025b79b7d0c0;  1 drivers
L_0000025b79be10a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd9b0_0 .net/2u *"_ivl_26", 4 0, L_0000025b79be10a8;  1 drivers
v0000025b79bdda50_0 .net *"_ivl_29", 4 0, L_0000025b79be0000;  1 drivers
v0000025b79bde590_0 .net *"_ivl_32", 0 0, L_0000025b79b7dbb0;  1 drivers
L_0000025b79be10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdeb30_0 .net/2u *"_ivl_34", 4 0, L_0000025b79be10f0;  1 drivers
v0000025b79bddaf0_0 .net *"_ivl_37", 4 0, L_0000025b79be03c0;  1 drivers
v0000025b79bdd190_0 .net *"_ivl_40", 0 0, L_0000025b79b7d3d0;  1 drivers
L_0000025b79be1138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bddeb0_0 .net/2u *"_ivl_42", 15 0, L_0000025b79be1138;  1 drivers
v0000025b79bddf50_0 .net *"_ivl_45", 15 0, L_0000025b79c296c0;  1 drivers
v0000025b79bde130_0 .net *"_ivl_48", 0 0, L_0000025b79b7d280;  1 drivers
v0000025b79bddb90_0 .net *"_ivl_5", 5 0, L_0000025b79be0460;  1 drivers
L_0000025b79be1180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde3b0_0 .net/2u *"_ivl_50", 36 0, L_0000025b79be1180;  1 drivers
L_0000025b79be11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bde4f0_0 .net/2u *"_ivl_52", 31 0, L_0000025b79be11c8;  1 drivers
v0000025b79bde6d0_0 .net *"_ivl_55", 4 0, L_0000025b79c29800;  1 drivers
v0000025b79bde770_0 .net *"_ivl_56", 36 0, L_0000025b79c2a7a0;  1 drivers
v0000025b79bdebd0_0 .net *"_ivl_58", 36 0, L_0000025b79c2a340;  1 drivers
v0000025b79bded10_0 .net *"_ivl_62", 0 0, L_0000025b79b7dc90;  1 drivers
L_0000025b79be1210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdedb0_0 .net/2u *"_ivl_64", 5 0, L_0000025b79be1210;  1 drivers
v0000025b79bdee50_0 .net *"_ivl_67", 5 0, L_0000025b79c28fe0;  1 drivers
v0000025b79bdcfb0_0 .net *"_ivl_70", 0 0, L_0000025b79b7d590;  1 drivers
L_0000025b79be1258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd050_0 .net/2u *"_ivl_72", 57 0, L_0000025b79be1258;  1 drivers
L_0000025b79be12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bdd0f0_0 .net/2u *"_ivl_74", 31 0, L_0000025b79be12a0;  1 drivers
v0000025b79bdf1a0_0 .net *"_ivl_77", 25 0, L_0000025b79c29260;  1 drivers
v0000025b79be0c80_0 .net *"_ivl_78", 57 0, L_0000025b79c2ae80;  1 drivers
v0000025b79bdff60_0 .net *"_ivl_8", 0 0, L_0000025b79b7d8a0;  1 drivers
v0000025b79be0dc0_0 .net *"_ivl_80", 57 0, L_0000025b79c2a660;  1 drivers
L_0000025b79be12e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025b79bdefc0_0 .net/2u *"_ivl_84", 31 0, L_0000025b79be12e8;  1 drivers
L_0000025b79be1330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025b79be0a00_0 .net/2u *"_ivl_88", 5 0, L_0000025b79be1330;  1 drivers
v0000025b79be0500_0 .net *"_ivl_90", 0 0, L_0000025b79c2a700;  1 drivers
L_0000025b79be1378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025b79bdf9c0_0 .net/2u *"_ivl_92", 5 0, L_0000025b79be1378;  1 drivers
v0000025b79bdfec0_0 .net *"_ivl_94", 0 0, L_0000025b79c29b20;  1 drivers
v0000025b79bdf920_0 .net *"_ivl_97", 0 0, L_0000025b79b7d130;  1 drivers
v0000025b79be0640_0 .net *"_ivl_98", 47 0, L_0000025b79c2a200;  1 drivers
v0000025b79bdfce0_0 .net "adderResult", 31 0, L_0000025b79c29a80;  1 drivers
v0000025b79bdf100_0 .net "address", 31 0, L_0000025b79c2a3e0;  1 drivers
v0000025b79be01e0_0 .net "clk", 0 0, L_0000025b79b7db40;  alias, 1 drivers
v0000025b79bdf060_0 .var "cycles_consumed", 31 0;
v0000025b79be0780_0 .net "extImm", 31 0, L_0000025b79c29ee0;  1 drivers
v0000025b79bdf240_0 .net "funct", 5 0, L_0000025b79c2aa20;  1 drivers
v0000025b79be06e0_0 .net "hlt", 0 0, v0000025b79b49ec0_0;  1 drivers
v0000025b79bdfba0_0 .net "imm", 15 0, L_0000025b79c2a160;  1 drivers
v0000025b79be0e60_0 .net "immediate", 31 0, L_0000025b79c40b90;  1 drivers
v0000025b79be0960_0 .net "input_clk", 0 0, v0000025b79be0280_0;  1 drivers
v0000025b79bdfa60_0 .net "instruction", 31 0, L_0000025b79c29620;  1 drivers
v0000025b79bdfb00_0 .net "memoryReadData", 31 0, v0000025b79bd9d30_0;  1 drivers
v0000025b79be0d20_0 .net "nextPC", 31 0, L_0000025b79c29080;  1 drivers
v0000025b79bdf6a0_0 .net "opcode", 5 0, L_0000025b79be0320;  1 drivers
v0000025b79be08c0_0 .net "rd", 4 0, L_0000025b79be0820;  1 drivers
v0000025b79bdf380_0 .net "readData1", 31 0, L_0000025b79b7d750;  1 drivers
v0000025b79bdf4c0_0 .net "readData1_w", 31 0, L_0000025b79c3f0b0;  1 drivers
v0000025b79be0be0_0 .net "readData2", 31 0, L_0000025b79b7d1a0;  1 drivers
v0000025b79bdf880_0 .net "rs", 4 0, L_0000025b79be0140;  1 drivers
v0000025b79bdf600_0 .net "rst", 0 0, v0000025b79bdf7e0_0;  1 drivers
v0000025b79bdf2e0_0 .net "rt", 4 0, L_0000025b79c2ade0;  1 drivers
v0000025b79bdfc40_0 .net "shamt", 31 0, L_0000025b79c2aca0;  1 drivers
v0000025b79bdf420_0 .net "wire_instruction", 31 0, L_0000025b79b7d910;  1 drivers
v0000025b79be05a0_0 .net "writeData", 31 0, L_0000025b79c402d0;  1 drivers
v0000025b79bdf560_0 .net "zero", 0 0, L_0000025b79c3f290;  1 drivers
L_0000025b79be0460 .part L_0000025b79c29620, 26, 6;
L_0000025b79be0320 .functor MUXZ 6, L_0000025b79be0460, L_0000025b79be0f88, L_0000025b79b7d830, C4<>;
L_0000025b79bdfd80 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1018;
L_0000025b79be0b40 .part L_0000025b79c29620, 11, 5;
L_0000025b79bdfe20 .functor MUXZ 5, L_0000025b79be0b40, L_0000025b79be1060, L_0000025b79bdfd80, C4<>;
L_0000025b79be0820 .functor MUXZ 5, L_0000025b79bdfe20, L_0000025b79be0fd0, L_0000025b79b7d8a0, C4<>;
L_0000025b79be0000 .part L_0000025b79c29620, 21, 5;
L_0000025b79be0140 .functor MUXZ 5, L_0000025b79be0000, L_0000025b79be10a8, L_0000025b79b7d0c0, C4<>;
L_0000025b79be03c0 .part L_0000025b79c29620, 16, 5;
L_0000025b79c2ade0 .functor MUXZ 5, L_0000025b79be03c0, L_0000025b79be10f0, L_0000025b79b7dbb0, C4<>;
L_0000025b79c296c0 .part L_0000025b79c29620, 0, 16;
L_0000025b79c2a160 .functor MUXZ 16, L_0000025b79c296c0, L_0000025b79be1138, L_0000025b79b7d3d0, C4<>;
L_0000025b79c29800 .part L_0000025b79c29620, 6, 5;
L_0000025b79c2a7a0 .concat [ 5 32 0 0], L_0000025b79c29800, L_0000025b79be11c8;
L_0000025b79c2a340 .functor MUXZ 37, L_0000025b79c2a7a0, L_0000025b79be1180, L_0000025b79b7d280, C4<>;
L_0000025b79c2aca0 .part L_0000025b79c2a340, 0, 32;
L_0000025b79c28fe0 .part L_0000025b79c29620, 0, 6;
L_0000025b79c2aa20 .functor MUXZ 6, L_0000025b79c28fe0, L_0000025b79be1210, L_0000025b79b7dc90, C4<>;
L_0000025b79c29260 .part L_0000025b79c29620, 0, 26;
L_0000025b79c2ae80 .concat [ 26 32 0 0], L_0000025b79c29260, L_0000025b79be12a0;
L_0000025b79c2a660 .functor MUXZ 58, L_0000025b79c2ae80, L_0000025b79be1258, L_0000025b79b7d590, C4<>;
L_0000025b79c2a3e0 .part L_0000025b79c2a660, 0, 32;
L_0000025b79c29c60 .arith/sum 32, v0000025b79bd8890_0, L_0000025b79be12e8;
L_0000025b79c2a700 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1330;
L_0000025b79c29b20 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1378;
L_0000025b79c2a200 .concat [ 32 16 0 0], L_0000025b79c2a3e0, L_0000025b79be13c0;
L_0000025b79c29760 .concat [ 6 26 0 0], L_0000025b79be0320, L_0000025b79be1408;
L_0000025b79c298a0 .cmp/eq 32, L_0000025b79c29760, L_0000025b79be1450;
L_0000025b79c2a2a0 .cmp/eq 6, L_0000025b79c2aa20, L_0000025b79be1498;
L_0000025b79c2a840 .concat [ 32 16 0 0], L_0000025b79b7d750, L_0000025b79be14e0;
L_0000025b79c29580 .concat [ 32 16 0 0], v0000025b79bd8890_0, L_0000025b79be1528;
L_0000025b79c29120 .part L_0000025b79c2a160, 15, 1;
LS_0000025b79c29940_0_0 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_4 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_8 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_12 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_16 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_20 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_24 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_0_28 .concat [ 1 1 1 1], L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120, L_0000025b79c29120;
LS_0000025b79c29940_1_0 .concat [ 4 4 4 4], LS_0000025b79c29940_0_0, LS_0000025b79c29940_0_4, LS_0000025b79c29940_0_8, LS_0000025b79c29940_0_12;
LS_0000025b79c29940_1_4 .concat [ 4 4 4 4], LS_0000025b79c29940_0_16, LS_0000025b79c29940_0_20, LS_0000025b79c29940_0_24, LS_0000025b79c29940_0_28;
L_0000025b79c29940 .concat [ 16 16 0 0], LS_0000025b79c29940_1_0, LS_0000025b79c29940_1_4;
L_0000025b79c2a020 .concat [ 16 32 0 0], L_0000025b79c2a160, L_0000025b79c29940;
L_0000025b79c29e40 .arith/sum 48, L_0000025b79c29580, L_0000025b79c2a020;
L_0000025b79c2a980 .functor MUXZ 48, L_0000025b79c29e40, L_0000025b79c2a840, L_0000025b79b7cf70, C4<>;
L_0000025b79c299e0 .functor MUXZ 48, L_0000025b79c2a980, L_0000025b79c2a200, L_0000025b79b7d130, C4<>;
L_0000025b79c29a80 .part L_0000025b79c299e0, 0, 32;
L_0000025b79c29080 .functor MUXZ 32, L_0000025b79c29c60, L_0000025b79c29a80, v0000025b79bda050_0, C4<>;
L_0000025b79c29620 .functor MUXZ 32, L_0000025b79b7d910, L_0000025b79be15b8, L_0000025b79b7d7c0, C4<>;
L_0000025b79c2ac00 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1690;
L_0000025b79c29300 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be16d8;
L_0000025b79c293a0 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1720;
L_0000025b79c29da0 .concat [ 16 16 0 0], L_0000025b79c2a160, L_0000025b79be1768;
L_0000025b79c2a520 .part L_0000025b79c2a160, 15, 1;
LS_0000025b79c29d00_0_0 .concat [ 1 1 1 1], L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520;
LS_0000025b79c29d00_0_4 .concat [ 1 1 1 1], L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520;
LS_0000025b79c29d00_0_8 .concat [ 1 1 1 1], L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520;
LS_0000025b79c29d00_0_12 .concat [ 1 1 1 1], L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520, L_0000025b79c2a520;
L_0000025b79c29d00 .concat [ 4 4 4 4], LS_0000025b79c29d00_0_0, LS_0000025b79c29d00_0_4, LS_0000025b79c29d00_0_8, LS_0000025b79c29d00_0_12;
L_0000025b79c29440 .concat [ 16 16 0 0], L_0000025b79c2a160, L_0000025b79c29d00;
L_0000025b79c29ee0 .functor MUXZ 32, L_0000025b79c29440, L_0000025b79c29da0, L_0000025b79b7d520, C4<>;
L_0000025b79c29f80 .concat [ 6 26 0 0], L_0000025b79be0320, L_0000025b79be17b0;
L_0000025b79c2a0c0 .cmp/eq 32, L_0000025b79c29f80, L_0000025b79be17f8;
L_0000025b79c2a5c0 .cmp/eq 6, L_0000025b79c2aa20, L_0000025b79be1840;
L_0000025b79c407d0 .cmp/eq 6, L_0000025b79c2aa20, L_0000025b79be1888;
L_0000025b79c409b0 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be18d0;
L_0000025b79c40230 .functor MUXZ 32, L_0000025b79c29ee0, L_0000025b79be1918, L_0000025b79c409b0, C4<>;
L_0000025b79c40b90 .functor MUXZ 32, L_0000025b79c40230, L_0000025b79c2aca0, L_0000025b79b7d360, C4<>;
L_0000025b79c40050 .concat [ 6 26 0 0], L_0000025b79be0320, L_0000025b79be1960;
L_0000025b79c40730 .cmp/eq 32, L_0000025b79c40050, L_0000025b79be19a8;
L_0000025b79c40910 .cmp/eq 6, L_0000025b79c2aa20, L_0000025b79be19f0;
L_0000025b79c40a50 .cmp/eq 6, L_0000025b79c2aa20, L_0000025b79be1a38;
L_0000025b79c3fbf0 .cmp/eq 6, L_0000025b79be0320, L_0000025b79be1a80;
L_0000025b79c3fdd0 .functor MUXZ 32, L_0000025b79b7d750, v0000025b79bd8890_0, L_0000025b79c3fbf0, C4<>;
L_0000025b79c3f0b0 .functor MUXZ 32, L_0000025b79c3fdd0, L_0000025b79b7d1a0, L_0000025b79b7dc20, C4<>;
S_0000025b79b60d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025b79b551e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025b79b7d4b0 .functor NOT 1, v0000025b79b4ae60_0, C4<0>, C4<0>, C4<0>;
v0000025b79b4aaa0_0 .net *"_ivl_0", 0 0, L_0000025b79b7d4b0;  1 drivers
v0000025b79b49d80_0 .net "in1", 31 0, L_0000025b79b7d1a0;  alias, 1 drivers
v0000025b79b4b540_0 .net "in2", 31 0, L_0000025b79c40b90;  alias, 1 drivers
v0000025b79b4a6e0_0 .net "out", 31 0, L_0000025b79c40870;  alias, 1 drivers
v0000025b79b4a460_0 .net "s", 0 0, v0000025b79b4ae60_0;  alias, 1 drivers
L_0000025b79c40870 .functor MUXZ 32, L_0000025b79c40b90, L_0000025b79b7d1a0, L_0000025b79b7d4b0, C4<>;
S_0000025b79ae6710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025b79bd80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025b79bd80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000025b79bd8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000025b79bd8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000025b79bd8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000025b79bd81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025b79bd81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025b79bd8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000025b79bd8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025b79bd8298 .param/l "j" 0 4 12, C4<000010>;
P_0000025b79bd82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025b79bd8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000025b79bd8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000025b79bd8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025b79bd83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025b79bd83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025b79bd8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025b79bd8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000025b79bd8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000025b79bd84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025b79bd8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000025b79bd8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000025b79bd8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000025b79bd85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025b79bd85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025b79bd8618 .param/l "xori" 0 4 8, C4<001110>;
v0000025b79b4a1e0_0 .var "ALUOp", 3 0;
v0000025b79b4ae60_0 .var "ALUSrc", 0 0;
v0000025b79b4ad20_0 .var "MemReadEn", 0 0;
v0000025b79b4ab40_0 .var "MemWriteEn", 0 0;
v0000025b79b49e20_0 .var "MemtoReg", 0 0;
v0000025b79b4adc0_0 .var "RegDst", 0 0;
v0000025b79b4a280_0 .var "RegWriteEn", 0 0;
v0000025b79b499c0_0 .net "funct", 5 0, L_0000025b79c2aa20;  alias, 1 drivers
v0000025b79b49ec0_0 .var "hlt", 0 0;
v0000025b79b4a5a0_0 .net "opcode", 5 0, L_0000025b79be0320;  alias, 1 drivers
v0000025b79b4af00_0 .net "rst", 0 0, v0000025b79bdf7e0_0;  alias, 1 drivers
E_0000025b79b555e0 .event anyedge, v0000025b79b4af00_0, v0000025b79b4a5a0_0, v0000025b79b499c0_0;
S_0000025b79b969c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025b79b551a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025b79b7d910 .functor BUFZ 32, L_0000025b79c2a8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025b79b4b180_0 .net "Data_Out", 31 0, L_0000025b79b7d910;  alias, 1 drivers
v0000025b79b4afa0 .array "InstMem", 0 1023, 31 0;
v0000025b79b49b00_0 .net *"_ivl_0", 31 0, L_0000025b79c2a8e0;  1 drivers
v0000025b79b4b360_0 .net *"_ivl_3", 9 0, L_0000025b79c29bc0;  1 drivers
v0000025b79b4b4a0_0 .net *"_ivl_4", 11 0, L_0000025b79c2a480;  1 drivers
L_0000025b79be1570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025b79b496a0_0 .net *"_ivl_7", 1 0, L_0000025b79be1570;  1 drivers
v0000025b79b49ba0_0 .net "addr", 31 0, v0000025b79bd8890_0;  alias, 1 drivers
v0000025b79b497e0_0 .var/i "i", 31 0;
L_0000025b79c2a8e0 .array/port v0000025b79b4afa0, L_0000025b79c2a480;
L_0000025b79c29bc0 .part v0000025b79bd8890_0, 0, 10;
L_0000025b79c2a480 .concat [ 10 2 0 0], L_0000025b79c29bc0, L_0000025b79be1570;
S_0000025b79b96b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000025b79b7d750 .functor BUFZ 32, L_0000025b79c2aac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025b79b7d1a0 .functor BUFZ 32, L_0000025b79c2ab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025b79b49ce0_0 .net *"_ivl_0", 31 0, L_0000025b79c2aac0;  1 drivers
v0000025b79b49f60_0 .net *"_ivl_10", 6 0, L_0000025b79c2ad40;  1 drivers
L_0000025b79be1648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025b79b275c0_0 .net *"_ivl_13", 1 0, L_0000025b79be1648;  1 drivers
v0000025b79b282e0_0 .net *"_ivl_2", 6 0, L_0000025b79c294e0;  1 drivers
L_0000025b79be1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025b79bda190_0 .net *"_ivl_5", 1 0, L_0000025b79be1600;  1 drivers
v0000025b79bd8f70_0 .net *"_ivl_8", 31 0, L_0000025b79c2ab60;  1 drivers
v0000025b79bda230_0 .net "clk", 0 0, L_0000025b79b7db40;  alias, 1 drivers
v0000025b79bd8d90_0 .var/i "i", 31 0;
v0000025b79bd8cf0_0 .net "readData1", 31 0, L_0000025b79b7d750;  alias, 1 drivers
v0000025b79bd9c90_0 .net "readData2", 31 0, L_0000025b79b7d1a0;  alias, 1 drivers
v0000025b79bd9650_0 .net "readRegister1", 4 0, L_0000025b79be0140;  alias, 1 drivers
v0000025b79bd96f0_0 .net "readRegister2", 4 0, L_0000025b79c2ade0;  alias, 1 drivers
v0000025b79bd9790 .array "registers", 31 0, 31 0;
v0000025b79bd8750_0 .net "rst", 0 0, v0000025b79bdf7e0_0;  alias, 1 drivers
v0000025b79bda0f0_0 .net "we", 0 0, v0000025b79b4a280_0;  alias, 1 drivers
v0000025b79bd9290_0 .net "writeData", 31 0, L_0000025b79c402d0;  alias, 1 drivers
v0000025b79bd9fb0_0 .net "writeRegister", 4 0, L_0000025b79c291c0;  alias, 1 drivers
E_0000025b79b54ea0/0 .event negedge, v0000025b79b4af00_0;
E_0000025b79b54ea0/1 .event posedge, v0000025b79bda230_0;
E_0000025b79b54ea0 .event/or E_0000025b79b54ea0/0, E_0000025b79b54ea0/1;
L_0000025b79c2aac0 .array/port v0000025b79bd9790, L_0000025b79c294e0;
L_0000025b79c294e0 .concat [ 5 2 0 0], L_0000025b79be0140, L_0000025b79be1600;
L_0000025b79c2ab60 .array/port v0000025b79bd9790, L_0000025b79c2ad40;
L_0000025b79c2ad40 .concat [ 5 2 0 0], L_0000025b79c2ade0, L_0000025b79be1648;
S_0000025b79ae4c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000025b79b96b50;
 .timescale 0 0;
v0000025b79b49c40_0 .var/i "i", 31 0;
S_0000025b79ae4dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025b79b55220 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025b79b7d440 .functor NOT 1, v0000025b79b4adc0_0, C4<0>, C4<0>, C4<0>;
v0000025b79bd9470_0 .net *"_ivl_0", 0 0, L_0000025b79b7d440;  1 drivers
v0000025b79bd87f0_0 .net "in1", 4 0, L_0000025b79c2ade0;  alias, 1 drivers
v0000025b79bd9f10_0 .net "in2", 4 0, L_0000025b79be0820;  alias, 1 drivers
v0000025b79bda2d0_0 .net "out", 4 0, L_0000025b79c291c0;  alias, 1 drivers
v0000025b79bd8e30_0 .net "s", 0 0, v0000025b79b4adc0_0;  alias, 1 drivers
L_0000025b79c291c0 .functor MUXZ 5, L_0000025b79be0820, L_0000025b79c2ade0, L_0000025b79b7d440, C4<>;
S_0000025b79b14a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025b79b554e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025b79b7dd00 .functor NOT 1, v0000025b79b49e20_0, C4<0>, C4<0>, C4<0>;
v0000025b79bda550_0 .net *"_ivl_0", 0 0, L_0000025b79b7dd00;  1 drivers
v0000025b79bd98d0_0 .net "in1", 31 0, v0000025b79bd9010_0;  alias, 1 drivers
v0000025b79bd86b0_0 .net "in2", 31 0, v0000025b79bd9d30_0;  alias, 1 drivers
v0000025b79bd8a70_0 .net "out", 31 0, L_0000025b79c402d0;  alias, 1 drivers
v0000025b79bd9b50_0 .net "s", 0 0, v0000025b79b49e20_0;  alias, 1 drivers
L_0000025b79c402d0 .functor MUXZ 32, v0000025b79bd9d30_0, v0000025b79bd9010_0, L_0000025b79b7dd00, C4<>;
S_0000025b79b14c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025b79b00120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025b79b00158 .param/l "AND" 0 9 12, C4<0010>;
P_0000025b79b00190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025b79b001c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000025b79b00200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025b79b00238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025b79b00270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025b79b002a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025b79b002e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025b79b00318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025b79b00350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025b79b00388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025b79be1ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025b79bd9e70_0 .net/2u *"_ivl_0", 31 0, L_0000025b79be1ac8;  1 drivers
v0000025b79bd9970_0 .net "opSel", 3 0, v0000025b79b4a1e0_0;  alias, 1 drivers
v0000025b79bd9a10_0 .net "operand1", 31 0, L_0000025b79c3f0b0;  alias, 1 drivers
v0000025b79bd8bb0_0 .net "operand2", 31 0, L_0000025b79c40870;  alias, 1 drivers
v0000025b79bd9010_0 .var "result", 31 0;
v0000025b79bd8ed0_0 .net "zero", 0 0, L_0000025b79c3f290;  alias, 1 drivers
E_0000025b79b554a0 .event anyedge, v0000025b79b4a1e0_0, v0000025b79bd9a10_0, v0000025b79b4a6e0_0;
L_0000025b79c3f290 .cmp/eq 32, v0000025b79bd9010_0, L_0000025b79be1ac8;
S_0000025b79b003d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025b79bda670 .param/l "RType" 0 4 2, C4<000000>;
P_0000025b79bda6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000025b79bda6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025b79bda718 .param/l "addu" 0 4 5, C4<100001>;
P_0000025b79bda750 .param/l "and_" 0 4 5, C4<100100>;
P_0000025b79bda788 .param/l "andi" 0 4 8, C4<001100>;
P_0000025b79bda7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025b79bda7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025b79bda830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025b79bda868 .param/l "j" 0 4 12, C4<000010>;
P_0000025b79bda8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025b79bda8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025b79bda910 .param/l "lw" 0 4 8, C4<100011>;
P_0000025b79bda948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025b79bda980 .param/l "or_" 0 4 5, C4<100101>;
P_0000025b79bda9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025b79bda9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025b79bdaa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000025b79bdaa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000025b79bdaa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000025b79bdaad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025b79bdab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000025b79bdab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000025b79bdab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000025b79bdabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025b79bdabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000025b79bda050_0 .var "PCsrc", 0 0;
v0000025b79bd90b0_0 .net "funct", 5 0, L_0000025b79c2aa20;  alias, 1 drivers
v0000025b79bda370_0 .net "opcode", 5 0, L_0000025b79be0320;  alias, 1 drivers
v0000025b79bd8c50_0 .net "operand1", 31 0, L_0000025b79b7d750;  alias, 1 drivers
v0000025b79bda410_0 .net "operand2", 31 0, L_0000025b79c40870;  alias, 1 drivers
v0000025b79bd8930_0 .net "rst", 0 0, v0000025b79bdf7e0_0;  alias, 1 drivers
E_0000025b79b55560/0 .event anyedge, v0000025b79b4af00_0, v0000025b79b4a5a0_0, v0000025b79bd8cf0_0, v0000025b79b4a6e0_0;
E_0000025b79b55560/1 .event anyedge, v0000025b79b499c0_0;
E_0000025b79b55560 .event/or E_0000025b79b55560/0, E_0000025b79b55560/1;
S_0000025b79bdac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025b79bd91f0 .array "DataMem", 0 1023, 31 0;
v0000025b79bd9150_0 .net "address", 31 0, v0000025b79bd9010_0;  alias, 1 drivers
v0000025b79bd9ab0_0 .net "clock", 0 0, L_0000025b79b7d670;  1 drivers
v0000025b79bd9330_0 .net "data", 31 0, L_0000025b79b7d1a0;  alias, 1 drivers
v0000025b79bd89d0_0 .var/i "i", 31 0;
v0000025b79bd9d30_0 .var "q", 31 0;
v0000025b79bda4b0_0 .net "rden", 0 0, v0000025b79b4ad20_0;  alias, 1 drivers
v0000025b79bd8b10_0 .net "wren", 0 0, v0000025b79b4ab40_0;  alias, 1 drivers
E_0000025b79b54920 .event posedge, v0000025b79bd9ab0_0;
S_0000025b79bdadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025b79ae6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025b79b55260 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025b79bd93d0_0 .net "PCin", 31 0, L_0000025b79c29080;  alias, 1 drivers
v0000025b79bd8890_0 .var "PCout", 31 0;
v0000025b79bd9510_0 .net "clk", 0 0, L_0000025b79b7db40;  alias, 1 drivers
v0000025b79bd9bf0_0 .net "rst", 0 0, v0000025b79bdf7e0_0;  alias, 1 drivers
    .scope S_0000025b79b003d0;
T_0 ;
    %wait E_0000025b79b55560;
    %load/vec4 v0000025b79bd8930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025b79bda050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025b79bda370_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000025b79bd8c50_0;
    %load/vec4 v0000025b79bda410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000025b79bda370_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000025b79bd8c50_0;
    %load/vec4 v0000025b79bda410_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000025b79bda370_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000025b79bda370_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000025b79bda370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025b79bd90b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000025b79bda050_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025b79bdadc0;
T_1 ;
    %wait E_0000025b79b54ea0;
    %load/vec4 v0000025b79bd9bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025b79bd8890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025b79bd93d0_0;
    %assign/vec4 v0000025b79bd8890_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025b79b969c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025b79b497e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025b79b497e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025b79b497e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %load/vec4 v0000025b79b497e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025b79b497e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79b4afa0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025b79ae6710;
T_3 ;
    %wait E_0000025b79b555e0;
    %load/vec4 v0000025b79b4af00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025b79b49ec0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025b79b4ab40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025b79b49e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025b79b4ad20_0, 0;
    %assign/vec4 v0000025b79b4adc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025b79b49ec0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025b79b4a1e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025b79b4ae60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025b79b4a280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025b79b4ab40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025b79b49e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025b79b4ad20_0, 0, 1;
    %store/vec4 v0000025b79b4adc0_0, 0, 1;
    %load/vec4 v0000025b79b4a5a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b49ec0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %load/vec4 v0000025b79b499c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025b79b4adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b49e20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025b79b4ae60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025b79b4a1e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025b79b96b50;
T_4 ;
    %wait E_0000025b79b54ea0;
    %fork t_1, S_0000025b79ae4c30;
    %jmp t_0;
    .scope S_0000025b79ae4c30;
t_1 ;
    %load/vec4 v0000025b79bd8750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025b79b49c40_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025b79b49c40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025b79b49c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd9790, 0, 4;
    %load/vec4 v0000025b79b49c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025b79b49c40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025b79bda0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025b79bd9290_0;
    %load/vec4 v0000025b79bd9fb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd9790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd9790, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025b79b96b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025b79b96b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025b79bd8d90_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025b79bd8d90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025b79bd8d90_0;
    %ix/getv/s 4, v0000025b79bd8d90_0;
    %load/vec4a v0000025b79bd9790, 4;
    %ix/getv/s 4, v0000025b79bd8d90_0;
    %load/vec4a v0000025b79bd9790, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025b79bd8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025b79bd8d90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025b79b14c00;
T_6 ;
    %wait E_0000025b79b554a0;
    %load/vec4 v0000025b79bd9970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %add;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %sub;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %and;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %or;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %xor;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %or;
    %inv;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025b79bd9a10_0;
    %load/vec4 v0000025b79bd8bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025b79bd8bb0_0;
    %load/vec4 v0000025b79bd9a10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025b79bd9a10_0;
    %ix/getv 4, v0000025b79bd8bb0_0;
    %shiftl 4;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025b79bd9a10_0;
    %ix/getv 4, v0000025b79bd8bb0_0;
    %shiftr 4;
    %assign/vec4 v0000025b79bd9010_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025b79bdac30;
T_7 ;
    %wait E_0000025b79b54920;
    %load/vec4 v0000025b79bda4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025b79bd9150_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025b79bd91f0, 4;
    %assign/vec4 v0000025b79bd9d30_0, 0;
T_7.0 ;
    %load/vec4 v0000025b79bd8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025b79bd9330_0;
    %ix/getv 3, v0000025b79bd9150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025b79bdac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025b79bd89d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000025b79bd89d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025b79bd89d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %load/vec4 v0000025b79bd89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025b79bd89d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025b79bd91f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000025b79bdac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025b79bd89d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025b79bd89d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025b79bd89d0_0;
    %load/vec4a v0000025b79bd91f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000025b79bd89d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025b79bd89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025b79bd89d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025b79ae6580;
T_10 ;
    %wait E_0000025b79b54ea0;
    %load/vec4 v0000025b79bdf600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025b79bdf060_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025b79bdf060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025b79bdf060_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025b79b44580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025b79be0280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025b79bdf7e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025b79b44580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025b79be0280_0;
    %inv;
    %assign/vec4 v0000025b79be0280_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025b79b44580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025b79bdf7e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025b79bdf7e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000025b79be00a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
