

================================================================
== Vitis HLS Report for 'read_edge_list_ptr'
================================================================
* Date:           Fri Jun  9 10:19:58 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ptr_rd  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      81|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     108|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     108|     209|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_153_p2     |         +|   0|  0|  38|          31|           1|
    |ap_block_state2_io     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_1_fu_148_p2  |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln12_fu_110_p2    |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  81|          96|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         12|    1|         12|
    |ap_done                   |   9|          2|    1|          2|
    |fifoEdgeListPtr11_blk_n   |   9|          2|    1|          2|
    |gmem0_blk_n_AR            |   9|          2|    1|          2|
    |gmem0_blk_n_R             |   9|          2|    1|          2|
    |i_fu_68                   |   9|          2|   31|         62|
    |lenEdgeListPtr_c27_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 128|         26|   38|         86|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |gmem0_addr_read_reg_195  |  32|   0|   32|          0|
    |i_fu_68                  |  31|   0|   31|          0|
    |icmp_ln12_reg_170        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln12_reg_181       |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 108|   0|  108|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  read_edge_list_ptr|  return value|
|lenEdgeListPtr             |   in|   32|     ap_none|      lenEdgeListPtr|        scalar|
|m_axi_gmem0_AWVALID        |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWREADY        |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWADDR         |  out|   64|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWID           |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWLEN          |  out|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWSIZE         |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWBURST        |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWLOCK         |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWCACHE        |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWPROT         |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWQOS          |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWREGION       |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWUSER         |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WVALID         |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WREADY         |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WDATA          |  out|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WSTRB          |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WLAST          |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WID            |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WUSER          |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARVALID        |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARREADY        |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARADDR         |  out|   64|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARID           |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARLEN          |  out|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARSIZE         |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARBURST        |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARLOCK         |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARCACHE        |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARPROT         |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARQOS          |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARREGION       |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARUSER         |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RVALID         |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RREADY         |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RDATA          |   in|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RLAST          |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RID            |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RUSER          |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RRESP          |   in|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BVALID         |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BREADY         |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BRESP          |   in|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BID            |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BUSER          |   in|    1|       m_axi|               gmem0|       pointer|
|HLSPtr_i                   |   in|   64|     ap_none|            HLSPtr_i|        scalar|
|fifoEdgeListPtr11_din      |  out|   32|     ap_fifo|   fifoEdgeListPtr11|       pointer|
|fifoEdgeListPtr11_full_n   |   in|    1|     ap_fifo|   fifoEdgeListPtr11|       pointer|
|fifoEdgeListPtr11_write    |  out|    1|     ap_fifo|   fifoEdgeListPtr11|       pointer|
|lenEdgeListPtr_c27_din     |  out|   32|     ap_fifo|  lenEdgeListPtr_c27|       pointer|
|lenEdgeListPtr_c27_full_n  |   in|    1|     ap_fifo|  lenEdgeListPtr_c27|       pointer|
|lenEdgeListPtr_c27_write   |  out|    1|     ap_fifo|  lenEdgeListPtr_c27|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

