Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0a5b869fc52a4a13b230113e166cb204 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot memory_tb_func_synth xil_defaultlib.memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Programming/schemotechnika/project_3/project_3.srcs/sources_1/new/ALU.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.adder_8
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory_default
Compiling module xil_defaultlib.memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_tb_func_synth
