<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv'" level="0">
<item name = "Date">Sun Sep  3 07:20:15 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.098 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7188489, 7188489, 71.885 ms, 71.885 ms, 7188489, 7188489, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89">Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2, 9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95">Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, 9220, 9220, 92.200 us, 92.200 us, 9220, 9220, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103">Linear_layer_qkv_Pipeline_l_S_k_0_k, 773, 773, 7.730 us, 7.730 us, 773, 773, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_gemm_i_l_j">7170048, 7170048, 778, -, -, 9216, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 141, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 616, 697, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 174, -</column>
<column name="Register">-, -, 109, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89">Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2, 0, 0, 45, 182, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103">Linear_layer_qkv_Pipeline_l_S_k_0_k, 0, 4, 470, 302, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95">Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, 0, 0, 101, 213, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_1_fu_141_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln28_fu_153_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln29_fu_181_p2">+, 0, 0, 13, 10, 1</column>
<column name="empty_407_fu_229_p2">+, 0, 0, 17, 14, 14</column>
<column name="sub_ln31_fu_220_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln32_fu_258_p2">-, 0, 0, 27, 20, 20</column>
<column name="icmp_ln28_fu_135_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln29_fu_159_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="select_ln28_1_fu_173_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln28_fu_165_p3">select, 0, 0, 10, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="i_fu_68">9, 2, 4, 8</column>
<column name="indvar_flatten6_fu_72">9, 2, 14, 28</column>
<column name="j_fu_64">9, 2, 10, 20</column>
<column name="v3_address0">25, 5, 14, 70</column>
<column name="v3_ce0">25, 5, 1, 5</column>
<column name="v3_ce1">9, 2, 1, 2</column>
<column name="v3_d0">20, 4, 24, 96</column>
<column name="v3_we0">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="empty_407_reg_306">14, 0, 14, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_68">4, 0, 4, 0</column>
<column name="indvar_flatten6_fu_72">14, 0, 14, 0</column>
<column name="j_fu_64">10, 0, 10, 0</column>
<column name="select_ln28_1_reg_295">4, 0, 4, 0</column>
<column name="select_ln28_reg_288">10, 0, 10, 0</column>
<column name="sub_ln31_reg_301">6, 0, 14, 8</column>
<column name="sub_ln32_reg_316">12, 0, 20, 8</column>
<column name="v3_load_reg_321">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="v242_address0">out, 14, ap_memory, v242, array</column>
<column name="v242_ce0">out, 1, ap_memory, v242, array</column>
<column name="v242_q0">in, 24, ap_memory, v242, array</column>
<column name="v243_address0">out, 20, ap_memory, v243, array</column>
<column name="v243_ce0">out, 1, ap_memory, v243, array</column>
<column name="v243_q0">in, 24, ap_memory, v243, array</column>
<column name="v244_address0">out, 10, ap_memory, v244, array</column>
<column name="v244_ce0">out, 1, ap_memory, v244, array</column>
<column name="v244_q0">in, 24, ap_memory, v244, array</column>
<column name="v3_address0">out, 14, ap_memory, v3, array</column>
<column name="v3_ce0">out, 1, ap_memory, v3, array</column>
<column name="v3_we0">out, 1, ap_memory, v3, array</column>
<column name="v3_d0">out, 24, ap_memory, v3, array</column>
<column name="v3_q0">in, 24, ap_memory, v3, array</column>
<column name="v3_address1">out, 14, ap_memory, v3, array</column>
<column name="v3_ce1">out, 1, ap_memory, v3, array</column>
<column name="v3_q1">in, 24, ap_memory, v3, array</column>
</table>
</item>
</section>
</profile>
