
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/tlul/rtl/tlul_adapter_sram.sv Coverage: 96%</h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/**</pre>
<pre style="margin:0; padding:0 "> * Tile-Link UL adapter for SRAM-like devices</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * - Intentionally omitted BaseAddr in case of multiple memory maps are used in a SoC,</pre>
<pre style="margin:0; padding:0 "> *   it means that aliasing can happen if target slave size in TL-UL crossbar is bigger</pre>
<pre style="margin:0; padding:0 "> *   than SRAM size</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module tlul_adapter_sram #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int SramAw      = 12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int SramDw      = 32, // Current version supports TL-UL width only</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int Outstanding = 1,  // Only one request is accepted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit ByteAccess  = 1,  // 1: true, 0: false</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit ErrOnWrite  = 0,  // 1: Writes not allowed, automatically error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit ErrOnRead   = 0   // 1: Reads not allowed, automatically error</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input   clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input   rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // TL-UL interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input   tlul_pkg::tl_h2d_t  tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output  tlul_pkg::tl_d2h_t  tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // SRAM interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic              req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     gnt_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic              we_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramAw-1:0] addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramDw-1:0] wdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramDw-1:0] wmask_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramDw-1:0] rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     rvalid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [1:0]        rerror_i // 2 bit error [1]: Uncorrectable, [0]: Correctable</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import tlul_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int SramByte = SramDw/8; // TODO: Fatal if SramDw isn't multiple of 8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DataBitWidth = $clog2(SramByte);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    OpWrite,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    OpRead,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    OpUnknown</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } req_op_e ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    req_op_e                    op ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic                       error ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [top_pkg::TL_SZW-1:0] size ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [top_pkg::TL_AIW-1:0] source ;</pre>
<pre id="id55" style="background-color: #FFB6C1; margin:0; padding:0 ">  } req_t ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [SramDw-1:0] data ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic              error ;</pre>
<pre id="id60" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rsp_t ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int ReqFifoWidth = $bits(req_t) ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int RspFifoWidth = $bits(rsp_t) ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // FIFO signal in case OutStand is greater than 1</pre>
<pre style="margin:0; padding:0 ">  // If request is latched, {write, source} is pushed to req fifo.</pre>
<pre style="margin:0; padding:0 ">  // Req fifo is popped when D channel is acknowledged (v & r)</pre>
<pre style="margin:0; padding:0 ">  // D channel valid is asserted if it is write request or rsp fifo not empty if read.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic reqfifo_wvalid, reqfifo_wready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic reqfifo_rvalid, reqfifo_rready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  req_t reqfifo_wdata,  reqfifo_rdata;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic rspfifo_wvalid, rspfifo_wready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic rspfifo_rvalid, rspfifo_rready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rsp_t rspfifo_wdata,  rspfifo_rdata;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic error_internal; // Internal protocol error checker</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic wr_attr_error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic wr_vld_error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic rd_vld_error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic tlul_error;     // Error from `tlul_err` module</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic a_ack, d_ack, unused_sram_ack;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_ack    = tl_i.a_valid & tl_o.a_ready ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign d_ack    = tl_o.d_valid & tl_i.d_ready ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign unused_sram_ack = req_o        & gnt_i ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Valid handling</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic d_valid, d_error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_valid = 1'b0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (reqfifo_rvalid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (reqfifo_rdata.error) begin</pre>
<pre style="margin:0; padding:0 ">        // Return error response. Assume no request went out to SRAM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        d_valid = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (reqfifo_rdata.op == OpRead) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        d_valid = rspfifo_rvalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="margin:0; padding:0 ">        // Write without error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        d_valid = 1'b1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_valid = 1'b0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_error = 1'b0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (reqfifo_rvalid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (reqfifo_rdata.op == OpRead) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        d_error = rspfifo_rdata.error | reqfifo_rdata.error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        d_error = reqfifo_rdata.error;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_error = 1'b0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_valid  : d_valid ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_opcode : (d_valid && reqfifo_rdata.op != OpRead) ? AccessAck : AccessAckData,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_param  : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_size   : (d_valid) ? reqfifo_rdata.size : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_source : (d_valid) ? reqfifo_rdata.source : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_sink   : 1'b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_data   : (d_valid && rspfifo_rvalid && reqfifo_rdata.op == OpRead)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                 ? rspfifo_rdata.data : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_user   : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      d_error  : d_error,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      a_ready  : (gnt_i | error_internal) & reqfifo_wready</pre>
<pre style="margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // a_ready depends on the FIFO full condition and grant from SRAM (or SRAM arbiter)</pre>
<pre style="margin:0; padding:0 ">  // assemble response, including read response, write response, and error for unsupported stuff</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Output to SRAM:</pre>
<pre style="margin:0; padding:0 ">  //    Generate request only when no internal error occurs. If error occurs, the request should be</pre>
<pre style="margin:0; padding:0 ">  //    dropped and returned error response to the host. So, error to be pushed to reqfifo.</pre>
<pre style="margin:0; padding:0 ">  //    In this case, it is assumed the request is granted (may cause ordering issue later?)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign req_o    = tl_i.a_valid & reqfifo_wready & ~error_internal;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign we_o     = tl_i.a_valid & logic'(tl_i.a_opcode inside {PutFullData, PutPartialData});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addr_o   = (tl_i.a_valid) ? tl_i.a_address[DataBitWidth+:SramAw] : '0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(TlUlEqualsToSramDw, top_pkg::TL_DW == SramDw)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Convert byte mask to SRAM bit mask.</pre>
<pre style="margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int i = 0 ; i < top_pkg::TL_DW/8 ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      wmask_o[8*i+:8] = (tl_i.a_valid) ? {8{tl_i.a_mask[i]}} : '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      // only forward valid data here.</pre>
<pre style="margin:0; padding:0 ">      wdata_o[8*i+:8] = (tl_i.a_mask[i] && we_o) ? tl_i.a_data[8*i+:8] : '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Begin: Request Error Detection</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // wr_attr_error: Check if the request size,mask are permitted.</pre>
<pre style="margin:0; padding:0 ">  //    Basic check of size, mask, addr align is done in tlul_err module.</pre>
<pre style="margin:0; padding:0 ">  //    Here it checks any partial write if ByteAccess isn't allowed.</pre>
<pre style="margin:0; padding:0 ">  assign wr_attr_error = (tl_i.a_opcode == PutFullData || tl_i.a_opcode == PutPartialData) ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                         (ByteAccess == 0) ? (tl_i.a_mask != '1 || tl_i.a_size != 2'h2) : 1'b0 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                         1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (ErrOnWrite == 1) begin : gen_no_writes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_vld_error = tl_i.a_opcode != Get;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end else begin : gen_writes_allowed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_vld_error = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (ErrOnRead == 1) begin: gen_no_reads</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rd_vld_error = tl_i.a_opcode == Get;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end else begin : gen_reads_allowed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rd_vld_error = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  tlul_err u_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .err_o (tlul_error)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign error_internal = wr_attr_error | wr_vld_error | rd_vld_error | tlul_error;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  // End: Request Error Detection</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign reqfifo_wvalid = a_ack ; // Push to FIFO only when granted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reqfifo_wdata  = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    op:     (tl_i.a_opcode != Get) ? OpWrite : OpRead, // To return AccessAck for opcode error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    error:  error_internal,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    size:   tl_i.a_size,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    source: tl_i.a_source</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  }; // Store the request only. Doesn't have to store data</pre>
<pre id="id198" style="background-color: #FFB6C1; margin:0; padding:0 ">  assign reqfifo_rready = d_ack ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign rspfifo_wvalid = rvalid_i & reqfifo_rvalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rspfifo_wdata  = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    data:  rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    error: rerror_i[1]  // Only care for Uncorrectable error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 ">  assign rspfifo_rready = (reqfifo_rdata.op == OpRead & ~reqfifo_rdata.error)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                        ? reqfifo_rready : 1'b0 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // FIFO instance: REQ, RSP</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // ReqFIFO is to store the Access type to match to the Response data.</pre>
<pre style="margin:0; padding:0 ">  //    For instance, SRAM accepts the write request but doesn't return the</pre>
<pre style="margin:0; padding:0 ">  //    acknowledge. In this case, it may be hard to determine when the D</pre>
<pre style="margin:0; padding:0 ">  //    response for the write data should send out if reads/writes are</pre>
<pre style="margin:0; padding:0 ">  //    interleaved. So, to make it in-order (even TL-UL allows out-of-order</pre>
<pre style="margin:0; padding:0 ">  //    responses), storing the request is necessary. And if the read entry</pre>
<pre style="margin:0; padding:0 ">  //    is write op, it is safe to return the response right away. If it is</pre>
<pre style="margin:0; padding:0 ">  //    read reqeust, then D response is waiting until read data arrives.</pre>
<pre style="margin:0; padding:0 ">  prim_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Width  (ReqFifoWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Pass   (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  // The oustanding+1 allows the reqfifo to absorb back to back transactions</pre>
<pre style="margin:0; padding:0 ">  // without any wait states.  Alternatively, the depth can be kept as</pre>
<pre style="margin:0; padding:0 ">  // oustanding as long as the outgoing ready is qualified with the acceptance</pre>
<pre style="margin:0; padding:0 ">  // of the response in the same cycle.  Doing so however creates a path from</pre>
<pre style="margin:0; padding:0 ">  // ready_i to ready_o, which may not be desireable.</pre>
<pre style="margin:0; padding:0 ">    .Depth  (Outstanding+1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) u_reqfifo (</pre>
<pre id="id228" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clr_i  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wvalid (reqfifo_wvalid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wready (reqfifo_wready),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata  (reqfifo_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .depth  (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rvalid (reqfifo_rvalid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rready (reqfifo_rready),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata  (reqfifo_rdata)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Rationale having #Outstanding depth in response FIFO.</pre>
<pre style="margin:0; padding:0 ">  //    In normal case, if the host or the crossbar accepts the response data,</pre>
<pre style="margin:0; padding:0 ">  //    response FIFO isn't needed. But if in any case it has a chance to be</pre>
<pre style="margin:0; padding:0 ">  //    back pressured, the response FIFO should store the returned data not to</pre>
<pre style="margin:0; padding:0 ">  //    lose the data from the SRAM interface. Remember, SRAM interface doesn't</pre>
<pre style="margin:0; padding:0 ">  //    have back-pressure signal such as read_ready.</pre>
<pre style="margin:0; padding:0 ">  prim_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Width (RspFifoWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Pass  (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Depth (Outstanding)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) u_rspfifo (</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clr_i  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wvalid (rspfifo_wvalid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wready (rspfifo_wready),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata  (rspfifo_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .depth  (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rvalid (rspfifo_rvalid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rready (rspfifo_rready),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata  (rspfifo_rdata)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // below assertion fails when SRAM rvalid is asserted even though ReqFifo is empty</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(rvalidHighReqFifoEmpty, rvalid_i |-> reqfifo_rvalid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // below assertion fails when outstanding value is too small (SRAM rvalid is asserted</pre>
<pre style="margin:0; padding:0 ">  // even though the RspFifo is full)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(rvalidHighWhenRspFifoFull, rvalid_i |-> rspfifo_wready, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // If both ErrOnWrite and ErrOnRead are set, this block is useless</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(adapterNoReadOrWrite, (ErrOnWrite & ErrOnRead) == 0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // make sure outputs are defined</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlOutKnown_A,    tl_o,    clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(ReqOutKnown_A,   req_o,   clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(WeOutKnown_A,    we_o,    clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(AddrOutKnown_A,  addr_o,  clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(WdataOutKnown_A, wdata_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(WmaskOutKnown_A, wmask_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
