<profile>

<section name = "Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'" level="0">
<item name = "Date">Sat Apr 12 12:19:15 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.698 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_71_1">4, 4, 1, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 0, 228, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_25s_25s_50_1_1_U781">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U782">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U783">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U784">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U785">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U786">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U787">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="mul_25s_25s_50_1_1_U788">mul_25s_25s_50_1_1, 0, 2, 0, 26, 0</column>
<column name="sparsemux_9_2_25_1_1_U789">sparsemux_9_2_25_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_370_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln71_fu_364_p2">icmp, 0, 0, 12, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 3, 6</column>
<column name="i_fu_104">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_104">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1, return value</column>
<column name="update_temp_mat_14_address0">out, 2, ap_memory, update_temp_mat_14, array</column>
<column name="update_temp_mat_14_ce0">out, 1, ap_memory, update_temp_mat_14, array</column>
<column name="update_temp_mat_14_we0">out, 1, ap_memory, update_temp_mat_14, array</column>
<column name="update_temp_mat_14_d0">out, 25, ap_memory, update_temp_mat_14, array</column>
<column name="update_temp_mat_13_address0">out, 2, ap_memory, update_temp_mat_13, array</column>
<column name="update_temp_mat_13_ce0">out, 1, ap_memory, update_temp_mat_13, array</column>
<column name="update_temp_mat_13_we0">out, 1, ap_memory, update_temp_mat_13, array</column>
<column name="update_temp_mat_13_d0">out, 25, ap_memory, update_temp_mat_13, array</column>
<column name="update_temp_mat_12_address0">out, 2, ap_memory, update_temp_mat_12, array</column>
<column name="update_temp_mat_12_ce0">out, 1, ap_memory, update_temp_mat_12, array</column>
<column name="update_temp_mat_12_we0">out, 1, ap_memory, update_temp_mat_12, array</column>
<column name="update_temp_mat_12_d0">out, 25, ap_memory, update_temp_mat_12, array</column>
<column name="update_temp_mat_11_address0">out, 2, ap_memory, update_temp_mat_11, array</column>
<column name="update_temp_mat_11_ce0">out, 1, ap_memory, update_temp_mat_11, array</column>
<column name="update_temp_mat_11_we0">out, 1, ap_memory, update_temp_mat_11, array</column>
<column name="update_temp_mat_11_d0">out, 25, ap_memory, update_temp_mat_11, array</column>
<column name="update_temp_mat_10_address0">out, 2, ap_memory, update_temp_mat_10, array</column>
<column name="update_temp_mat_10_ce0">out, 1, ap_memory, update_temp_mat_10, array</column>
<column name="update_temp_mat_10_we0">out, 1, ap_memory, update_temp_mat_10, array</column>
<column name="update_temp_mat_10_d0">out, 25, ap_memory, update_temp_mat_10, array</column>
<column name="update_temp_mat_9_address0">out, 2, ap_memory, update_temp_mat_9, array</column>
<column name="update_temp_mat_9_ce0">out, 1, ap_memory, update_temp_mat_9, array</column>
<column name="update_temp_mat_9_we0">out, 1, ap_memory, update_temp_mat_9, array</column>
<column name="update_temp_mat_9_d0">out, 25, ap_memory, update_temp_mat_9, array</column>
<column name="update_temp_mat_8_address0">out, 2, ap_memory, update_temp_mat_8, array</column>
<column name="update_temp_mat_8_ce0">out, 1, ap_memory, update_temp_mat_8, array</column>
<column name="update_temp_mat_8_we0">out, 1, ap_memory, update_temp_mat_8, array</column>
<column name="update_temp_mat_8_d0">out, 25, ap_memory, update_temp_mat_8, array</column>
<column name="update_temp_mat_address0">out, 2, ap_memory, update_temp_mat, array</column>
<column name="update_temp_mat_ce0">out, 1, ap_memory, update_temp_mat, array</column>
<column name="update_temp_mat_we0">out, 1, ap_memory, update_temp_mat, array</column>
<column name="update_temp_mat_d0">out, 25, ap_memory, update_temp_mat, array</column>
<column name="p_read">in, 25, ap_none, p_read, scalar</column>
<column name="p_read1">in, 25, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 25, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 25, ap_none, p_read3, scalar</column>
<column name="conv7_i_i">in, 25, ap_none, conv7_i_i, scalar</column>
<column name="conv7_i_i_1">in, 25, ap_none, conv7_i_i_1, scalar</column>
<column name="conv7_i_i_2">in, 25, ap_none, conv7_i_i_2, scalar</column>
<column name="conv7_i_i_3">in, 25, ap_none, conv7_i_i_3, scalar</column>
<column name="conv7_i_i_4">in, 25, ap_none, conv7_i_i_4, scalar</column>
<column name="conv7_i_i_5">in, 25, ap_none, conv7_i_i_5, scalar</column>
<column name="conv7_i_i_6">in, 25, ap_none, conv7_i_i_6, scalar</column>
<column name="conv7_i_i_7">in, 25, ap_none, conv7_i_i_7, scalar</column>
</table>
</item>
</section>
</profile>
