{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513334679634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513334679637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 11:44:39 2017 " "Processing started: Fri Dec 15 11:44:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513334679637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513334679637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513334679638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513334680573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/vga_controller.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682589 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/vga_controller.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helicopter-toplevel " "Found design unit 1: helicopter-toplevel" {  } { { "../VHDL/tld-helicopter.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682643 ""} { "Info" "ISGN_ENTITY_NAME" "1 helicopter " "Found entity 1: helicopter" {  } { { "../VHDL/tld-helicopter.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pos-statemachine " "Found design unit 1: pos-statemachine" {  } { { "../VHDL/pos.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682689 ""} { "Info" "ISGN_ENTITY_NAME" "1 pos " "Found entity 1: pos" {  } { { "../VHDL/pos.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos+.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/pos+.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 posnew-nextcopter " "Found design unit 1: posnew-nextcopter" {  } { { "../VHDL/pos+.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos+.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682726 ""} { "Info" "ISGN_ENTITY_NAME" "1 posnew " "Found entity 1: posnew" {  } { { "../VHDL/pos+.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/pos+.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/draw.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "../VHDL/draw.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw-renderer " "Found design unit 1: draw-renderer" {  } { { "../VHDL/draw-renderer.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/michaelkraaije/epo3git/epo3biem/VHDL/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/michaelkraaije/epo3git/epo3biem/VHDL/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behavior " "Found design unit 1: divider-behavior" {  } { { "../VHDL/divider.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682868 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../VHDL/divider.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682972 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334682972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334682972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334683023 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513334683023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513334683023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513334683613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst4 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst4\"" {  } { { "top_de1.bdf" "inst4" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { { 192 -160 24 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { { 0 -144 16 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { { 112 768 904 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helicopter helicopter:inst2 " "Elaborating entity \"helicopter\" for hierarchy \"helicopter:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { { 144 504 672 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posnew helicopter:inst2\|posnew:lbl0 " "Elaborating entity \"posnew\" for hierarchy \"helicopter:inst2\|posnew:lbl0\"" {  } { { "../VHDL/tld-helicopter.vhd" "lbl0" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos helicopter:inst2\|pos:lbl1 " "Elaborating entity \"pos\" for hierarchy \"helicopter:inst2\|pos:lbl1\"" {  } { { "../VHDL/tld-helicopter.vhd" "lbl1" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw helicopter:inst2\|draw:lbl2 " "Elaborating entity \"draw\" for hierarchy \"helicopter:inst2\|draw:lbl2\"" {  } { { "../VHDL/tld-helicopter.vhd" "lbl2" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/tld-helicopter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input draw-renderer.vhd(11) " "VHDL Process Statement warning at draw-renderer.vhd(11): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/draw-renderer.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513334683958 "|top_de1|helicopter:inst2|draw:lbl2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input draw-renderer.vhd(17) " "VHDL Process Statement warning at draw-renderer.vhd(17): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/draw-renderer.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513334683958 "|top_de1|helicopter:inst2|draw:lbl2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input draw-renderer.vhd(23) " "VHDL Process Statement warning at draw-renderer.vhd(23): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/draw-renderer.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513334683958 "|top_de1|helicopter:inst2|draw:lbl2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input draw-renderer.vhd(29) " "VHDL Process Statement warning at draw-renderer.vhd(29): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/draw-renderer.vhd" "" { Text "/home/michaelkraaije/epo3git/epo3biem/VHDL/draw-renderer.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513334683958 "|top_de1|helicopter:inst2|draw:lbl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst3 " "Elaborating entity \"divider\" for hierarchy \"divider:inst3\"" {  } { { "top_de1.bdf" "inst3" { Schematic "/home/michaelkraaije/epo3git/epo3biem/quartus_DE1/top_de1.bdf" { { 192 152 336 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513334683973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513334684701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513334685192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513334685192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513334685422 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513334685422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513334685422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513334685422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513334685494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 11:44:45 2017 " "Processing ended: Fri Dec 15 11:44:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513334685494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513334685494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513334685494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513334685494 ""}
