{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715216657732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715216657733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 19:04:17 2024 " "Processing started: Wed May 08 19:04:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715216657733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715216657733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715216657733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715216658170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715216658170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P_ROM " "Found entity 1: P_ROM" {  } { { "P_ROM.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P_RAM " "Found entity 1: P_RAM" {  } { { "P_RAM.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/P_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control_unit " "Found entity 1: pc_control_unit" {  } { { "pc_control_unit.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/pc_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663541 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(44) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(44): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715216663548 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(50) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(50): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715216663548 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 TB_PC_CONTROL_UNIT.sv(56) " "Verilog HDL Expression warning at TB_PC_CONTROL_UNIT.sv(56): truncated literal to match 31 bits" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1715216663548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_PC_CONTROL_UNIT " "Found entity 1: TB_PC_CONTROL_UNIT" {  } { { "TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_PC_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file alu_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_defs (SystemVerilog) " "Found design unit 1: alu_defs (SystemVerilog)" {  } { { "alu_defs.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu_defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "clock_manager.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(127) " "Verilog HDL warning at control_unit.sv(127): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/control_unit.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1715216663586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Found entity 1: TB_ALU" {  } { { "TB_ALU.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/TB_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715216663604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715216663604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_Serial clock_manager.sv(13) " "Verilog HDL Implicit Net warning at clock_manager.sv(13): created implicit net for \"clk_Serial\"" {  } { { "clock_manager.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/clock_manager.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715216663605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715216663647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:seg_if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:seg_if_id\"" {  } { { "datapath.sv" "seg_if_id" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:ra2mux\"" {  } { { "datapath.sv" "ra2mux" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ext " "Elaborating entity \"extend\" for hierarchy \"extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:seg_id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:seg_id_ex\"" {  } { { "datapath.sv" "seg_id_ex" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:srcbmux\"" {  } { { "datapath.sv" "srcbmux" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu.sv(49) " "Verilog HDL assignment warning at alu.sv(49): truncated value with size 33 to match size of target (32)" {  } { { "alu.sv" "" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/alu.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715216663848 "|datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:seg_ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:seg_ex_mem\"" {  } { { "datapath.sv" "seg_ex_mem" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:seg_mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:seg_mem_wb\"" {  } { { "datapath.sv" "seg_mem_wb" { Text "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715216663870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/output_files/Memory.map.smsg " "Generated suppressed messages file C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/output_files/Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1715216664039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715216664047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 19:04:24 2024 " "Processing ended: Wed May 08 19:04:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715216664047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715216664047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715216664047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715216664047 ""}
