#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fa4a5b4d50 .scope module, "test_cache_all" "test_cache_all" 2 3;
 .timescale -9 -12;
v000001fa4a66c410_0 .var "addr", 10 0;
v000001fa4a66c9b0_0 .var/real "amat_2way", 0 0;
v000001fa4a66cb90_0 .var/real "amat_4way", 0 0;
v000001fa4a66ca50_0 .var/real "amat_direct", 0 0;
v000001fa4a66cc30_0 .var "clk", 0 0;
v000001fa4a66ba10_0 .var "direct_hit", 31 0;
v000001fa4a66ccd0_0 .var "direct_miss", 31 0;
v000001fa4a70a320_0 .var/real "direct_miss_rate", 0 0;
v000001fa4a7097e0_0 .var "four_way_hit", 31 0;
v000001fa4a70a6e0_0 .var "four_way_miss", 31 0;
v000001fa4a70a1e0_0 .var/real "fourway_miss_rate", 0 0;
v000001fa4a709380_0 .var/i "i", 31 0;
v000001fa4a70a8c0_0 .net "l1_hit_2way", 0 0, v000001fa4a629e70_0;  1 drivers
v000001fa4a709420_0 .net "l1_hit_4way", 0 0, v000001fa4a66c190_0;  1 drivers
v000001fa4a70a280_0 .net "l1_hit_direct", 0 0, v000001fa4a66c7d0_0;  1 drivers
v000001fa4a709ce0_0 .var/real "l1_time", 0 0;
v000001fa4a70ac80_0 .net "l2_hit_2way", 0 0, v000001fa4a6647a0_0;  1 drivers
v000001fa4a70a3c0_0 .net "l2_hit_4way", 0 0, v000001fa4a66bbf0_0;  1 drivers
v000001fa4a70ab40_0 .net "l2_hit_direct", 0 0, v000001fa4a66d3b0_0;  1 drivers
v000001fa4a7091a0_0 .var/real "l2_hit_prob", 0 0;
v000001fa4a70a960_0 .var/real "l2_time", 0 0;
v000001fa4a70aa00_0 .var/real "mem_time", 0 0;
v000001fa4a70aaa0_0 .var "read", 0 0;
v000001fa4a709d80_0 .net "read_data_2way", 31 0, v000001fa4a663760_0;  1 drivers
v000001fa4a709ba0_0 .net "read_data_4way", 31 0, v000001fa4a66d090_0;  1 drivers
v000001fa4a70a460_0 .net "read_data_direct", 31 0, v000001fa4a66c910_0;  1 drivers
v000001fa4a70a780_0 .var "rst", 0 0;
v000001fa4a70a820_0 .var "two_way_hit", 31 0;
v000001fa4a7096a0_0 .var "two_way_miss", 31 0;
v000001fa4a70a0a0_0 .var/real "twoway_miss_rate", 0 0;
S_000001fa4a639570 .scope module, "cache_2way" "cache_system_2way" 2 37, 3 3 0, S_000001fa4a5b4d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001fa4a5c1f40 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001011>;
P_000001fa4a5c1f78 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001fa4a5c1fb0 .param/l "L1_BLOCK_SIZE" 0 3 8, +C4<00000000000000000000000000010000>;
P_000001fa4a5c1fe8 .param/l "L1_CACHE_SIZE" 0 3 9, +C4<00000000000000000000000100000000>;
P_000001fa4a5c2020 .param/l "L1_INDEX_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001fa4a5c2058 .param/l "L1_NUM_SETS" 0 3 11, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_000001fa4a5c2090 .param/l "L1_NUM_WAYS" 0 3 10, +C4<00000000000000000000000000000010>;
P_000001fa4a5c20c8 .param/l "L1_OFFSET_WIDTH" 0 3 13, +C4<00000000000000000000000000000100>;
P_000001fa4a5c2100 .param/l "L1_TAG_WIDTH" 0 3 14, +C4<0000000000000000000000000000000100>;
P_000001fa4a5c2138 .param/l "L2_BLOCK_SIZE" 0 3 17, +C4<00000000000000000000000000010000>;
P_000001fa4a5c2170 .param/l "L2_CACHE_SIZE" 0 3 18, +C4<00000000000000000000001000000000>;
P_000001fa4a5c21a8 .param/l "L2_INDEX_WIDTH" 0 3 21, +C4<00000000000000000000000000000100>;
P_000001fa4a5c21e0 .param/l "L2_NUM_SETS" 0 3 20, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_000001fa4a5c2218 .param/l "L2_NUM_WAYS" 0 3 19, +C4<00000000000000000000000000000010>;
P_000001fa4a5c2250 .param/l "L2_OFFSET_WIDTH" 0 3 22, +C4<00000000000000000000000000000100>;
P_000001fa4a5c2288 .param/l "L2_TAG_WIDTH" 0 3 23, +C4<0000000000000000000000000000000011>;
v000001fa4a629510_0 .net "addr", 10 0, v000001fa4a66c410_0;  1 drivers
v000001fa4a629970_0 .net "clk", 0 0, v000001fa4a66cc30_0;  1 drivers
v000001fa4a629f10_0 .var/i "i", 31 0;
v000001fa4a629650_0 .var/i "j", 31 0;
v000001fa4a629830 .array "l1_data", 15 0, 31 0;
v000001fa4a629e70_0 .var "l1_hit", 0 0;
v000001fa4a629b50_0 .net "l1_index", 2 0, L_000001fa4a70a500;  1 drivers
v000001fa4a629bf0 .array "l1_lru", 7 0, 0 0;
v000001fa4a629c90_0 .net "l1_tag", 3 0, L_000001fa4a709e20;  1 drivers
v000001fa4a665240 .array "l1_tags", 15 0, 3 0;
v000001fa4a664980 .array "l1_valid", 15 0, 0 0;
v000001fa4a6639e0 .array "l2_data", 31 0, 31 0;
v000001fa4a6647a0_0 .var "l2_hit", 0 0;
v000001fa4a664ac0_0 .net "l2_index", 3 0, L_000001fa4a70a5a0;  1 drivers
v000001fa4a6645c0 .array "l2_lru", 15 0, 0 0;
v000001fa4a664fc0_0 .net "l2_tag", 2 0, L_000001fa4a709920;  1 drivers
v000001fa4a665060 .array "l2_tags", 31 0, 2 0;
v000001fa4a663c60 .array "l2_valid", 31 0, 0 0;
v000001fa4a664de0_0 .var "mem_data", 31 0;
v000001fa4a664700_0 .net "read", 0 0, v000001fa4a70aaa0_0;  1 drivers
v000001fa4a663760_0 .var "read_data", 31 0;
v000001fa4a665560_0 .net "rst", 0 0, v000001fa4a70a780_0;  1 drivers
v000001fa4a664f20_0 .var/i "w", 31 0;
E_000001fa4a633eb0 .event posedge, v000001fa4a665560_0, v000001fa4a629970_0;
L_000001fa4a709e20 .part v000001fa4a66c410_0, 7, 4;
L_000001fa4a70a500 .part v000001fa4a66c410_0, 4, 3;
L_000001fa4a709920 .part v000001fa4a66c410_0, 8, 3;
L_000001fa4a70a5a0 .part v000001fa4a66c410_0, 4, 4;
S_000001fa4a5f60d0 .scope function.vec4.u32, "clog2" "clog2" 3 35, 3 35 0, S_000001fa4a639570;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_000001fa4a5f60d0
v000001fa4a62a0f0_0 .var/i "i", 31 0;
v000001fa4a6291f0_0 .var/i "value", 31 0;
TD_test_cache_all.cache_2way.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v000001fa4a6291f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001fa4a62a0f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fa4a62a0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v000001fa4a62a0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001fa4a62a0f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001fa4a5f6260 .scope function.vec4.u32, "lru_select" "lru_select" 3 63, 3 63 0, S_000001fa4a639570;
 .timescale -9 -12;
v000001fa4a629ab0_0 .var "bit_val", 0 0;
; Variable lru_select is vec4 return value of scope S_000001fa4a5f6260
TD_test_cache_all.cache_2way.lru_select ;
    %load/vec4 v000001fa4a629ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
T_1.3 ;
    %end;
S_000001fa4a5cfa30 .scope module, "cache_4way" "cache_system_4way" 2 47, 4 3 0, S_000001fa4a5b4d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001fa4a6c88a0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001011>;
P_000001fa4a6c88d8 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001fa4a664480_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a664520_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a6648e0_0 .net "l1_cache_hit", 0 0, v000001fa4a664d40_0;  1 drivers
v000001fa4a66ce10_0 .net "l1_data_out", 31 0, v000001fa4a663b20_0;  1 drivers
v000001fa4a66c190_0 .var "l1_hit", 0 0;
v000001fa4a66d4f0_0 .net "l2_cache_hit", 0 0, v000001fa4a6654c0_0;  1 drivers
v000001fa4a66cff0_0 .net "l2_data_out", 31 0, v000001fa4a664020_0;  1 drivers
v000001fa4a66bbf0_0 .var "l2_hit", 0 0;
v000001fa4a66c5f0_0 .var "promote_to_l1", 0 0;
v000001fa4a66bfb0_0 .var "promoted_data", 31 0;
v000001fa4a66ceb0_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a66d090_0 .var "read_data", 31 0;
v000001fa4a66bc90_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
S_000001fa4a5cfbc0 .scope module, "l1" "cache_4way" 4 25, 5 3 0, S_000001fa4a5cfa30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 11 "addr";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
P_000001fa4a5ca620 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000001011>;
P_000001fa4a5ca658 .param/l "BLOCK_SIZE" 0 5 7, +C4<00000000000000000000000000010000>;
P_000001fa4a5ca690 .param/l "CACHE_SIZE" 0 5 6, +C4<00000000000000000000000100000000>;
P_000001fa4a5ca6c8 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_000001fa4a5ca700 .param/l "INDEX_WIDTH" 1 5 21, +C4<00000000000000000000000000000010>;
P_000001fa4a5ca738 .param/l "NUM_SETS" 1 5 20, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_000001fa4a5ca770 .param/l "NUM_WAYS" 1 5 19, +C4<00000000000000000000000000000100>;
P_000001fa4a5ca7a8 .param/l "OFFSET_WIDTH" 1 5 22, +C4<00000000000000000000000000000100>;
P_000001fa4a5ca7e0 .param/l "TAG_WIDTH" 1 5 23, +C4<0000000000000000000000000000000101>;
v000001fa4a663bc0_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a665420_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a663d00 .array "data_array", 15 0, 31 0;
v000001fa4a664660_0 .var "found", 0 0;
v000001fa4a664d40_0 .var "hit", 0 0;
v000001fa4a663940_0 .var/i "i", 31 0;
v000001fa4a6638a0_0 .net "index", 1 0, L_000001fa4a70abe0;  1 drivers
v000001fa4a663da0 .array "lru", 3 0, 1 0;
v000001fa4a663e40_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a663b20_0 .var "read_data", 31 0;
v000001fa4a665600_0 .var "replace_way", 1 0;
v000001fa4a664340_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
v000001fa4a664840_0 .net "tag", 4 0, L_000001fa4a709600;  1 drivers
v000001fa4a6651a0 .array "tag_array", 15 0, 4 0;
v000001fa4a6643e0 .array "valid_array", 15 0, 0 0;
o000001fa4a6d06e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fa4a664200_0 .net "write_data", 31 0, o000001fa4a6d06e8;  0 drivers
o000001fa4a6d0718 .functor BUFZ 1, C4<z>; HiZ drive
v000001fa4a664a20_0 .net "write_enable", 0 0, o000001fa4a6d0718;  0 drivers
L_000001fa4a709600 .part v000001fa4a66c410_0, 6, 5;
L_000001fa4a70abe0 .part v000001fa4a66c410_0, 4, 2;
S_000001fa4a5ca820 .scope module, "l2" "cache_4wayl2" 4 40, 6 3 0, S_000001fa4a5cfa30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001fa4a608e30 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000001011>;
P_000001fa4a608e68 .param/l "BLOCK_SIZE" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001fa4a608ea0 .param/l "CACHE_SIZE" 0 6 6, +C4<00000000000000000000001000000000>;
P_000001fa4a608ed8 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_000001fa4a608f10 .param/l "INDEX_WIDTH" 1 6 19, +C4<00000000000000000000000000000010>;
P_000001fa4a608f48 .param/l "NUM_SETS" 1 6 18, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_000001fa4a608f80 .param/l "NUM_WAYS" 1 6 17, +C4<00000000000000000000000000000100>;
P_000001fa4a608fb8 .param/l "OFFSET_WIDTH" 1 6 20, +C4<00000000000000000000000000000101>;
P_000001fa4a608ff0 .param/l "TAG_WIDTH" 1 6 21, +C4<0000000000000000000000000000000100>;
v000001fa4a664ca0_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a6652e0_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a665380 .array "data_array", 15 0, 31 0;
v000001fa4a665100_0 .var "found", 0 0;
v000001fa4a6654c0_0 .var "hit", 0 0;
v000001fa4a664b60_0 .var/i "i", 31 0;
v000001fa4a663800_0 .net "index", 1 0, L_000001fa4a70ae60;  1 drivers
v000001fa4a663a80_0 .var/i "j", 31 0;
v000001fa4a663ee0 .array "lru", 3 0, 1 0;
v000001fa4a663f80_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a664020_0 .var "read_data", 31 0;
v000001fa4a664c00_0 .var "replace_way", 1 0;
v000001fa4a6640c0_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
v000001fa4a664e80_0 .net "tag", 3 0, L_000001fa4a709b00;  1 drivers
v000001fa4a6642a0 .array "tag_array", 15 0, 3 0;
v000001fa4a664160 .array "valid_array", 15 0, 0 0;
L_000001fa4a709b00 .part v000001fa4a66c410_0, 7, 4;
L_000001fa4a70ae60 .part v000001fa4a66c410_0, 5, 2;
S_000001fa4a609030 .scope module, "cache_direct" "cache_system_direct" 2 27, 7 3 0, S_000001fa4a5b4d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001fa4a6c8820 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000001011>;
P_000001fa4a6c8858 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v000001fa4a66c730_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a66bdd0_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a66d270_0 .net "l1_data_out", 31 0, v000001fa4a66c050_0;  1 drivers
v000001fa4a66c7d0_0 .var "l1_hit", 0 0;
v000001fa4a66d310_0 .net "l1_valid", 0 0, v000001fa4a66bd30_0;  1 drivers
v000001fa4a66b8d0_0 .net "l2_data_out", 31 0, v000001fa4a66bf10_0;  1 drivers
v000001fa4a66d3b0_0 .var "l2_hit", 0 0;
v000001fa4a66c370_0 .net "l2_valid", 0 0, v000001fa4a66c4b0_0;  1 drivers
v000001fa4a66c870_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a66c910_0 .var "read_data", 31 0;
v000001fa4a66d630_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
S_000001fa4a5fabd0 .scope module, "l1" "cache_direct" 7 22, 8 3 0, S_000001fa4a609030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001fa4a6c7420 .param/l "BLOCKS" 1 8 13, +C4<00000000000000000000000000010000>;
P_000001fa4a6c7458 .param/l "TAG_WIDTH" 1 8 14, +C4<00000000000000000000000000000011>;
v000001fa4a66c690_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a66d130_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a66bd30_0 .var "hit", 0 0;
v000001fa4a66d450_0 .var/i "i", 31 0;
v000001fa4a66b790_0 .net "index", 3 0, L_000001fa4a709ec0;  1 drivers
v000001fa4a66c230_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a66c050_0 .var "read_data", 31 0;
v000001fa4a66caf0_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
v000001fa4a66c2d0_0 .net "tag", 2 0, L_000001fa4a70ad20;  1 drivers
v000001fa4a66c550 .array "tag_array", 15 0, 2 0;
v000001fa4a66cf50 .array "valid_array", 15 0, 0 0;
E_000001fa4a636bf0 .event posedge, v000001fa4a629970_0;
L_000001fa4a709ec0 .part v000001fa4a66c410_0, 4, 4;
L_000001fa4a70ad20 .part v000001fa4a66c410_0, 8, 3;
S_000001fa4a5fad60 .scope module, "l2" "cache_directl2" 7 32, 9 3 0, S_000001fa4a609030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001fa4a6c8da0 .param/l "BLOCKS" 1 9 13, +C4<00000000000000000000000000010000>;
P_000001fa4a6c8dd8 .param/l "TAG_WIDTH" 1 9 14, +C4<00000000000000000000000000000010>;
v000001fa4a66bab0_0 .net "addr", 10 0, v000001fa4a66c410_0;  alias, 1 drivers
v000001fa4a66d1d0_0 .net "clk", 0 0, v000001fa4a66cc30_0;  alias, 1 drivers
v000001fa4a66c4b0_0 .var "hit", 0 0;
v000001fa4a66bb50_0 .var/i "i", 31 0;
v000001fa4a66b970_0 .net "index", 3 0, L_000001fa4a709c40;  1 drivers
v000001fa4a66be70_0 .net "read", 0 0, v000001fa4a70aaa0_0;  alias, 1 drivers
v000001fa4a66bf10_0 .var "read_data", 31 0;
v000001fa4a66cd70_0 .net "rst", 0 0, v000001fa4a70a780_0;  alias, 1 drivers
v000001fa4a66d590_0 .net "tag", 1 0, L_000001fa4a7094c0;  1 drivers
v000001fa4a66b830 .array "tag_array", 15 0, 1 0;
v000001fa4a66c0f0 .array "valid_array", 15 0, 0 0;
L_000001fa4a709c40 .part v000001fa4a66c410_0, 5, 4;
L_000001fa4a7094c0 .part v000001fa4a66c410_0, 9, 2;
    .scope S_000001fa4a5fabd0;
T_2 ;
    %wait E_000001fa4a636bf0;
    %load/vec4 v000001fa4a66caf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a66d450_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001fa4a66d450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fa4a66d450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66cf50, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v000001fa4a66d450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66c550, 0, 4;
    %load/vec4 v000001fa4a66d450_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a66d450_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66bd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a66c050_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fa4a66c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001fa4a66b790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fa4a66cf50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v000001fa4a66b790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fa4a66c550, 4;
    %load/vec4 v000001fa4a66c2d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66bd30_0, 0;
    %pushi/vec4 1011, 0, 32;
    %assign/vec4 v000001fa4a66c050_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66bd30_0, 0;
    %pushi/vec4 1011, 0, 32;
    %assign/vec4 v000001fa4a66c050_0, 0;
    %load/vec4 v000001fa4a66c2d0_0;
    %load/vec4 v000001fa4a66b790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66c550, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a66b790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66cf50, 0, 4;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fa4a5fad60;
T_3 ;
    %wait E_000001fa4a636bf0;
    %load/vec4 v000001fa4a66cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a66bb50_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001fa4a66bb50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fa4a66bb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66c0f0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001fa4a66bb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66b830, 0, 4;
    %load/vec4 v000001fa4a66bb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a66bb50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a66bf10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fa4a66be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001fa4a66b970_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fa4a66c0f0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000001fa4a66b970_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fa4a66b830, 4;
    %load/vec4 v000001fa4a66d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66c4b0_0, 0;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v000001fa4a66bab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fa4a66bf10_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c4b0_0, 0;
    %load/vec4 v000001fa4a66d590_0;
    %load/vec4 v000001fa4a66b970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66b830, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a66b970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a66c0f0, 0, 4;
    %pushi/vec4 1011, 0, 32;
    %assign/vec4 v000001fa4a66bf10_0, 0;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fa4a609030;
T_4 ;
    %wait E_000001fa4a633eb0;
    %load/vec4 v000001fa4a66d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a66c910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fa4a66c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001fa4a66d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66d3b0_0, 0;
    %load/vec4 v000001fa4a66d270_0;
    %assign/vec4 v000001fa4a66c910_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001fa4a66c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66d3b0_0, 0;
    %load/vec4 v000001fa4a66b8d0_0;
    %assign/vec4 v000001fa4a66c910_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66d3b0_0, 0;
    %pushi/vec4 3405691582, 0, 32;
    %assign/vec4 v000001fa4a66c910_0, 0;
T_4.7 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa4a639570;
T_5 ;
    %wait E_000001fa4a633eb0;
    %load/vec4 v000001fa4a665560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a629f10_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fa4a629f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a629650_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001fa4a629650_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a664980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629830, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665240, 0, 4;
    %load/vec4 v000001fa4a629650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a629650_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v000001fa4a629f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a629f10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a629f10_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fa4a629f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6645c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a629650_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001fa4a629650_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6639e0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000001fa4a629f10_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665060, 0, 4;
    %load/vec4 v000001fa4a629650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a629650_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v000001fa4a629f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a629f10_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a629e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a6647a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a663760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fa4a664700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a629e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a6647a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a663760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a664f20_0, 0, 32;
T_5.12 ;
    %load/vec4 v000001fa4a664f20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a664980, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a665240, 4;
    %load/vec4 v000001fa4a629c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a629e70_0, 0;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a629830, 4;
    %assign/vec4 v000001fa4a663760_0, 0;
    %load/vec4 v000001fa4a664f20_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629bf0, 0, 4;
T_5.14 ;
    %load/vec4 v000001fa4a664f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a664f20_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %load/vec4 v000001fa4a629e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a664f20_0, 0, 32;
T_5.19 ;
    %load/vec4 v000001fa4a664f20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.20, 5;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a663c60, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a665060, 4;
    %load/vec4 v000001fa4a664fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a6647a0_0, 0;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6639e0, 4;
    %assign/vec4 v000001fa4a663760_0, 0;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001fa4a629bf0, 4;
    %store/vec4 v000001fa4a629ab0_0, 0, 1;
    %callf/vec4 TD_test_cache_all.cache_2way.lru_select, S_000001fa4a5f6260;
    %store/vec4 v000001fa4a629650_0, 0, 32;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664f20_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6639e0, 4;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629830, 0, 4;
    %load/vec4 v000001fa4a629c90_0;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665240, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a664980, 0, 4;
    %load/vec4 v000001fa4a629650_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629bf0, 0, 4;
T_5.21 ;
    %load/vec4 v000001fa4a664f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a664f20_0, 0, 32;
    %jmp T_5.19;
T_5.20 ;
    %load/vec4 v000001fa4a6647a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %pushi/vec4 1011, 0, 32;
    %store/vec4 v000001fa4a664de0_0, 0, 32;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6645c0, 4;
    %store/vec4 v000001fa4a629ab0_0, 0, 1;
    %callf/vec4 TD_test_cache_all.cache_2way.lru_select, S_000001fa4a5f6260;
    %store/vec4 v000001fa4a629650_0, 0, 32;
    %load/vec4 v000001fa4a664de0_0;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6639e0, 0, 4;
    %load/vec4 v000001fa4a664fc0_0;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665060, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663c60, 0, 4;
    %load/vec4 v000001fa4a629650_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001fa4a664ac0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6645c0, 0, 4;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001fa4a629bf0, 4;
    %store/vec4 v000001fa4a629ab0_0, 0, 1;
    %callf/vec4 TD_test_cache_all.cache_2way.lru_select, S_000001fa4a5f6260;
    %store/vec4 v000001fa4a629650_0, 0, 32;
    %load/vec4 v000001fa4a664de0_0;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629830, 0, 4;
    %load/vec4 v000001fa4a629c90_0;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665240, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001fa4a629650_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a664980, 0, 4;
    %load/vec4 v000001fa4a629650_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001fa4a629b50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a629bf0, 0, 4;
    %load/vec4 v000001fa4a664de0_0;
    %assign/vec4 v000001fa4a663760_0, 0;
T_5.24 ;
T_5.17 ;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fa4a5cfbc0;
T_6 ;
    %wait E_000001fa4a633eb0;
    %load/vec4 v000001fa4a664340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a664d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a663b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a663940_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001fa4a663940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6643e0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6651a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663d00, 0, 4;
    %load/vec4 v000001fa4a663940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a663940_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663da0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fa4a664a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001fa4a663da0, 4;
    %store/vec4 v000001fa4a665600_0, 0, 2;
    %load/vec4 v000001fa4a664840_0;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6651a0, 0, 4;
    %load/vec4 v000001fa4a664200_0;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663d00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6643e0, 0, 4;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663da0, 0, 4;
    %vpi_call 5 55 "$display", "L1 WRITE: Addr = 0x%h | Tag = 0x%h | Data = 0x%h", v000001fa4a663bc0_0, v000001fa4a664840_0, v000001fa4a664200_0 {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001fa4a663e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a664d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a664660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a663940_0, 0, 32;
T_6.8 ;
    %load/vec4 v000001fa4a663940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.9, 5;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6643e0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6651a0, 4;
    %load/vec4 v000001fa4a664840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a664d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa4a664660_0, 0, 1;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a663d00, 4;
    %assign/vec4 v000001fa4a663b20_0, 0;
    %load/vec4 v000001fa4a663940_0;
    %pad/s 2;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663da0, 0, 4;
    %vpi_call 5 67 "$display", "L1 READ HIT: Addr = 0x%h | Tag = 0x%h | Way = %0d | Data = 0x%h", v000001fa4a663bc0_0, v000001fa4a664840_0, v000001fa4a663940_0, v000001fa4a663b20_0 {0 0 0};
T_6.10 ;
    %load/vec4 v000001fa4a663940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a663940_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v000001fa4a664660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001fa4a663da0, 4;
    %store/vec4 v000001fa4a665600_0, 0, 2;
    %load/vec4 v000001fa4a664840_0;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6651a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6643e0, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663d00, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001fa4a663b20_0, 0;
    %load/vec4 v000001fa4a665600_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001fa4a6638a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663da0, 0, 4;
    %vpi_call 5 78 "$display", "L1 MISS: Addr = 0x%h | Inserted Data = 0xD00DFEED", v000001fa4a663bc0_0 {0 0 0};
T_6.13 ;
T_6.6 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fa4a5ca820;
T_7 ;
    %wait E_000001fa4a633eb0;
    %load/vec4 v000001fa4a6640c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a6654c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a664020_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a664b60_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a663a80_0, 0, 32;
T_7.4 ;
    %load/vec4 v000001fa4a663a80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001fa4a663a80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a664160, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001fa4a663a80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6642a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001fa4a663a80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665380, 0, 4;
    %load/vec4 v000001fa4a663a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a663a80_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001fa4a664b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663ee0, 0, 4;
    %load/vec4 v000001fa4a664b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a664b60_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fa4a663f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a6654c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a665100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a664b60_0, 0, 32;
T_7.8 ;
    %load/vec4 v000001fa4a664b60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a664160, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a6642a0, 4;
    %load/vec4 v000001fa4a664e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a6654c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa4a665100_0, 0, 1;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001fa4a665380, 4;
    %assign/vec4 v000001fa4a664020_0, 0;
    %load/vec4 v000001fa4a664b60_0;
    %pad/s 2;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663ee0, 0, 4;
T_7.10 ;
    %load/vec4 v000001fa4a664b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a664b60_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v000001fa4a665100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001fa4a663ee0, 4;
    %store/vec4 v000001fa4a664c00_0, 0, 2;
    %load/vec4 v000001fa4a664e80_0;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664c00_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a6642a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664c00_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a664160, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001fa4a664c00_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a665380, 0, 4;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001fa4a664020_0, 0;
    %load/vec4 v000001fa4a664c00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001fa4a663800_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa4a663ee0, 0, 4;
T_7.13 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fa4a5cfa30;
T_8 ;
    %wait E_000001fa4a633eb0;
    %load/vec4 v000001fa4a66bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a66d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c5f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fa4a66ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66c5f0_0, 0;
    %load/vec4 v000001fa4a6648e0_0;
    %assign/vec4 v000001fa4a66c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa4a66bbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa4a66d090_0, 0;
    %load/vec4 v000001fa4a6648e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001fa4a66ce10_0;
    %assign/vec4 v000001fa4a66d090_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001fa4a66d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66bbf0_0, 0;
    %load/vec4 v000001fa4a66cff0_0;
    %assign/vec4 v000001fa4a66d090_0, 0;
    %load/vec4 v000001fa4a66cff0_0;
    %assign/vec4 v000001fa4a66bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa4a66c5f0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 3490578157, 0, 32;
    %assign/vec4 v000001fa4a66d090_0, 0;
T_8.7 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fa4a5b4d50;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000001fa4a66cc30_0;
    %inv;
    %store/vec4 v000001fa4a66cc30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fa4a5b4d50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a66cc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa4a70a780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a70aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001fa4a66c410_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a66ba10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a70a820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a7097e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a66ccd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a7096a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a70a6e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a70a780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4a709380_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001fa4a709380_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 10000, 0;
    %vpi_func 2 79 "$random" 32 {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %mod/s;
    %pad/s 11;
    %store/vec4 v000001fa4a66c410_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa4a70aaa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa4a70aaa0_0, 0, 1;
    %load/vec4 v000001fa4a70a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001fa4a66ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a66ba10_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fa4a66ccd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a66ccd0_0, 0, 32;
T_10.3 ;
    %load/vec4 v000001fa4a70a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000001fa4a70a820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a70a820_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001fa4a7096a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a7096a0_0, 0, 32;
T_10.5 ;
    %load/vec4 v000001fa4a709420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v000001fa4a7097e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a7097e0_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v000001fa4a70a6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a70a6e0_0, 0, 32;
T_10.7 ;
    %load/vec4 v000001fa4a70a280_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1212765216, 0, 32; draw_string_vec4
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %load/vec4 v000001fa4a70a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 1212765216, 0, 32; draw_string_vec4
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v000001fa4a709420_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1212765216, 0, 32; draw_string_vec4
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %vpi_call 2 92 "$display", "Access %0d: Addr = 0x%03x | Direct: %s | 2-Way: %s | 4-Way: %s", v000001fa4a709380_0, v000001fa4a66c410_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fa4a709380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4a709380_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 100 "$display", "\012--- Simulation Summary ---" {0 0 0};
    %vpi_call 2 101 "$display", "Direct Cache: Hits = %0d, Misses = %0d", v000001fa4a66ba10_0, v000001fa4a66ccd0_0 {0 0 0};
    %vpi_call 2 102 "$display", "2-Way Cache : Hits = %0d, Misses = %0d", v000001fa4a70a820_0, v000001fa4a7096a0_0 {0 0 0};
    %vpi_call 2 103 "$display", "4-Way Cache : Hits = %0d, Misses = %0d", v000001fa4a7097e0_0, v000001fa4a70a6e0_0 {0 0 0};
    %load/vec4 v000001fa4a66ccd0_0;
    %cvt/rv;
    %pushi/real 1310720000, 4079; load=10000.0
    %div/wr;
    %store/real v000001fa4a70a320_0;
    %load/vec4 v000001fa4a7096a0_0;
    %cvt/rv;
    %pushi/real 1310720000, 4079; load=10000.0
    %div/wr;
    %store/real v000001fa4a70a0a0_0;
    %load/vec4 v000001fa4a70a6e0_0;
    %cvt/rv;
    %pushi/real 1310720000, 4079; load=10000.0
    %div/wr;
    %store/real v000001fa4a70a1e0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v000001fa4a709ce0_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001fa4a70a960_0;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v000001fa4a70aa00_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %store/real v000001fa4a7091a0_0;
    %load/real v000001fa4a709ce0_0;
    %load/real v000001fa4a70a320_0;
    %load/real v000001fa4a70a960_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %load/real v000001fa4a7091a0_0;
    %sub/wr;
    %load/real v000001fa4a70aa00_0;
    %mul/wr;
    %add/wr;
    %mul/wr;
    %add/wr;
    %store/real v000001fa4a66ca50_0;
    %load/real v000001fa4a709ce0_0;
    %load/real v000001fa4a70a0a0_0;
    %load/real v000001fa4a70a960_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %load/real v000001fa4a7091a0_0;
    %sub/wr;
    %load/real v000001fa4a70aa00_0;
    %mul/wr;
    %add/wr;
    %mul/wr;
    %add/wr;
    %store/real v000001fa4a66c9b0_0;
    %load/real v000001fa4a709ce0_0;
    %load/real v000001fa4a70a1e0_0;
    %load/real v000001fa4a70a960_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %load/real v000001fa4a7091a0_0;
    %sub/wr;
    %load/real v000001fa4a70aa00_0;
    %mul/wr;
    %add/wr;
    %mul/wr;
    %add/wr;
    %store/real v000001fa4a66cb90_0;
    %vpi_call 2 119 "$display", "\012--- Final AMAT Results ---" {0 0 0};
    %vpi_call 2 120 "$display", "Direct-Mapped AMAT: %.2f cycles", v000001fa4a66ca50_0 {0 0 0};
    %vpi_call 2 121 "$display", "2-Way Set AMAT    : %.2f cycles", v000001fa4a66c9b0_0 {0 0 0};
    %vpi_call 2 122 "$display", "4-Way Set AMAT    : %.2f cycles", v000001fa4a66cb90_0 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test_cache_all.v";
    "../set_associative_2way/cache_system_2way.v";
    "../set_associative_4way/cache_system_4way.v";
    "../set_associative_4way/cache_4way.v";
    "../set_associative_4way/cache_4wayl2.v";
    "../direct_mapped/cache_system_direct.v";
    "../direct_mapped/cache_direct.v";
    "../direct_mapped/cache_directl2.v";
