<module name="MPU_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RM_RSTST_MPU" acronym="RM_RSTST_MPU" offset="0x58" width="32" description="This register logs the different reset sources of the MPU domain. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EMULATION_MPU_RST" width="1" begin="11" end="11" resetval="0x0" description="Emulation reset" range="" rwaccess="RW">
      <bitenum value="0" token="EMULATION_MPU_RST_0_r" description="No emulation reset."/>
      <bitenum value="0" token="EMULATION_MPU_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EMULATION_MPU_RST_1_r" description="MPU domain has been reset upon an emulation reset"/>
      <bitenum value="1" token="EMULATION_MPU_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="10" end="4" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="COREDOMAINWKUP_RST" width="1" begin="3" end="3" resetval="0x0" description="CORE domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_r" description="MPU domain has been reset following a CORE power domain wake-up from OFF to ON."/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="DOMAINWKUP_RST" width="1" begin="2" end="2" resetval="0x0" description="Power domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="DOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="DOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_r" description="MPU domain has been reset following a MPU power domain wake-up."/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALWARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALWARM_RST_0_r" description="No global warm reset."/>
      <bitenum value="0" token="GLOBALWARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_r" description="MPU domain has been reset upon a global warm reset"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALCOLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Global cold reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALCOLD_RST_0_r" description="No global cold reset."/>
      <bitenum value="0" token="GLOBALCOLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_r" description="MPU domain has been reset upon a global cold reset"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKDEP_MPU" acronym="PM_WKDEP_MPU" offset="0xC8" width="32" description="This register allows enabling or disabling the wake-up of the MPU domain upon another domain wakeup events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_PER" width="1" begin="7" end="7" resetval="0x1" description="PER domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_PER_0" description="MPU domain is independent of PER domain wake-up event."/>
      <bitenum value="1" token="EN_PER_1" description="MPU domain is woken-up upon PER domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_DSS" width="1" begin="5" end="5" resetval="0x1" description="DSS domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_DSS_0" description="MPU domain is independent of DSS domain wake-up event."/>
      <bitenum value="1" token="EN_DSS_1" description="MPU domain is woken-up upon DSS domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="2" end="2" resetval="0x1" description="IVA2 domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="MPU domain is independent of IVA2 domain wake-up event."/>
      <bitenum value="1" token="EN_IVA2_1" description="MPU domain is woken-up upon IVA2 domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_CORE" width="1" begin="0" end="0" resetval="0x1" description="CORE domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CORE_0" description="MPU domain is independent of CORE domain wake-up event."/>
      <bitenum value="1" token="EN_CORE_1" description="MPU domain is is woken-up upon CORE domain wake-up event."/>
    </bitfield>
  </register>
  <register id="PM_EVGENCTRL_MPU" acronym="PM_EVGENCTRL_MPU" offset="0xD4" width="32" description="This register allows controlling the feature of the event generator.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility . Read returns 0" range="" rwaccess="R"/>
    <bitfield id="OFFLOADMODE" width="2" begin="4" end="3" resetval="0x2" description="OFF load mode setting" range="" rwaccess="RW">
      <bitenum value="0" token="OFFLOADMODE_0" description="Load on update of"/>
      <bitenum value="1" token="OFFLOADMODE_1" description="Reserved"/>
      <bitenum value="2" token="OFFLOADMODE_2" description="Load on MPU standby signal assertion"/>
      <bitenum value="3" token="OFFLOADMODE_3" description="Auto load"/>
    </bitfield>
    <bitfield id="ONLOADMODE" width="2" begin="2" end="1" resetval="0x1" description="ON load mode setting" range="" rwaccess="RW">
      <bitenum value="0" token="ONLOADMODE_0" description="Load on update of"/>
      <bitenum value="1" token="ONLOADMODE_1" description="Load on MPU standby signal de-assertion"/>
      <bitenum value="2" token="ONLOADMODE_2" description="Reserved"/>
      <bitenum value="3" token="ONLOADMODE_3" description="Auto load"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Event generator control" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="Disable event generator"/>
      <bitenum value="1" token="ENABLE_1" description="Enable event generator"/>
    </bitfield>
  </register>
  <register id="PM_EVGENONTIM_MPU" acronym="PM_EVGENONTIM_MPU" offset="0xD8" width="32" description="This register sets the ON count duration of the event generator (number of system clock cycles).">
    <bitfield id="ONTIMEVAL" width="32" begin="31" end="0" resetval="0x00000000" description="Number of system clock cycles for the ON period." range="" rwaccess="RW"/>
  </register>
  <register id="PM_EVGENOFFTIM_MPU" acronym="PM_EVGENOFFTIM_MPU" offset="0xDC" width="32" description="This register sets the OFF count duration of the event generator (number of system clock cycles).">
    <bitfield id="OFFTIMEVAL" width="32" begin="31" end="0" resetval="0x00000000" description="Number of system clock cycles for the OFF period." range="" rwaccess="RW"/>
  </register>
  <register id="PM_PWSTCTRL_MPU" acronym="PM_PWSTCTRL_MPU" offset="0xE0" width="32" description="This register controls the MPU domain power state transition.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2CACHEONSTATE" width="2" begin="17" end="16" resetval="0x3" description="L2 Cache memory state when domain is ON; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="L2CACHEONSTATE_0" description="L2 Cache memory is OFF when domain is ON."/>
      <bitenum value="1" token="L2CACHEONSTATE_1" description="Reserved"/>
      <bitenum value="2" token="L2CACHEONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="L2CACHEONSTATE_3" description="L2 Cache memory is ON when domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2CACHERETSTATE" width="1" begin="8" end="8" resetval="0x1" description="L2 Cache memory state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="L2CACHERETSTATE_0" description="L2 Cache memory is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="L2CACHERETSTATE_1" description="L2 Cache memory is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEMORYCHANGE" width="1" begin="3" end="3" resetval="0x0" description="Memory change control in ON state" range="" rwaccess="RW">
      <bitenum value="0" token="MEMORYCHANGE_0" description="Disable memory change"/>
      <bitenum value="1" token="MEMORYCHANGE_1" description="Enable memory change state in ON state. This bit is automaticaly cleared when memory state is effectively changed."/>
    </bitfield>
    <bitfield id="LOGICL1CACHERETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic and L1 Cache state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="LOGICL1CACHERETSTATE_0" description="Logic and L1 Cache are OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="LOGICL1CACHERETSTATE_1" description="Logic and L1 Cache are retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" token="POWERSTATE_2" description="Reserved"/>
      <bitenum value="3" token="POWERSTATE_3" description="ON state"/>
    </bitfield>
  </register>
  <register id="PM_PWSTST_MPU" acronym="PM_PWSTST_MPU" offset="0xE4" width="32" description="This register provides a status on the MPU domain power state.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" token="INTRANSITION_0" description="No transition"/>
      <bitenum value="1" token="INTRANSITION_1" description="MPU power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2CACHESTATEST" width="2" begin="7" end="6" resetval="0x3" description="L2 Cache memory state status" range="" rwaccess="R">
      <bitenum value="0" token="L2CACHESTATEST_0" description="L2 Cache memory is OFF"/>
      <bitenum value="1" token="L2CACHESTATEST_1" description="L2 Cache memory is in RETENTION"/>
      <bitenum value="2" token="L2CACHESTATEST_2" description="Reserved"/>
      <bitenum value="3" token="L2CACHESTATEST_3" description="L2 Cache memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICL1CACHESTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic and L1 Cache state status" range="" rwaccess="R">
      <bitenum value="0" token="LOGICL1CACHESTATEST_0" description="MPU domain logic and L1 Cache is OFF"/>
      <bitenum value="1" token="LOGICL1CACHESTATEST_1" description="MPU domain logic and L1 Cache is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" token="POWERSTATEST_2" description="Power domain is INACTIVE"/>
      <bitenum value="3" token="POWERSTATEST_3" description="Power domain is ON"/>
    </bitfield>
  </register>
  <register id="PM_PREPWSTST_MPU" acronym="PM_PREPWSTST_MPU" offset="0xE8" width="32" description="This register provides a status on the MPU domain previous power state. It indicates the state entered during the last sleep transition.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTL2CACHESTATEENTERED" width="2" begin="7" end="6" resetval="0x0" description="Last L2 Cache memory state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTL2CACHESTATEENTERED_0" description="L2 Cache memory was previously OFF"/>
      <bitenum value="1" token="LASTL2CACHESTATEENTERED_1" description="L2 Cache memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTL2CACHESTATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTL2CACHESTATEENTERED_3" description="L2 Cache memory was previously ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTLOGICL1CACHESTATEENTERED" width="1" begin="2" end="2" resetval="0x0" description="Last logic and L1 Cache state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTLOGICL1CACHESTATEENTERED_0" description="MPU domain logic and L1 Cache was previously OFF"/>
      <bitenum value="1" token="LASTLOGICL1CACHESTATEENTERED_1" description="MPU domain logic and L1 Cache was previously ON"/>
    </bitfield>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="1" end="0" resetval="0x0" description="Last power state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTPOWERSTATEENTERED_0" description="MPU domain was previously OFF"/>
      <bitenum value="1" token="LASTPOWERSTATEENTERED_1" description="MPU domain was previously in RETENTION"/>
      <bitenum value="2" token="LASTPOWERSTATEENTERED_2" description="MPU domain was previously INACTIVE"/>
      <bitenum value="3" token="LASTPOWERSTATEENTERED_3" description="MPU domain was previously ON"/>
    </bitfield>
  </register>
</module>
