Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1638
design__instance__area,23394.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00048244750360026956
power__switching__total,0.00009083390614250675
power__leakage__total,5.707211130356882E-7
power__total,0.0005738521576859057
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.30499123534408423
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.8049912075885078
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10100870425978153
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.41814441981353
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101009
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.444077
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.0526171343610817
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.5526171898722345
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5938959492290555
timing__setup__ws__corner:nom_slow_1p08V_125C,12.513762824602853
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.593896
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.718040
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.5764610063572483
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.0764609508460954
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2791866261642493
timing__setup__ws__corner:nom_typ_1p20V_25C,13.718130131242798
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279187
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.795723
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,1.0526171343610817
clock__skew__worst_setup,0.8049912075885078
timing__hold__ws,0.10100870425978153
timing__setup__ws,12.513762824602853
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101009
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.718040
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1638
design__instance__area__stdcell,23394.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.808351
design__instance__utilization__stdcell,0.808351
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,25.4016
design__instance__count__class:inverter,71
design__instance__area__class:inverter,391.91
design__instance__count__class:sequential_cell,169
design__instance__area__class:sequential_cell,7972.47
design__instance__count__class:multi_input_combinational_cell,1043
design__instance__area__class:multi_input_combinational_cell,9915.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,303
design__instance__area__class:timing_repair_buffer,4644.86
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29796.5
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,253
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1826
route__net__special,2
route__drc_errors__iter:0,612
route__wirelength__iter:0,31854
route__drc_errors__iter:1,258
route__wirelength__iter:1,31582
route__drc_errors__iter:2,277
route__wirelength__iter:2,31559
route__drc_errors__iter:3,36
route__wirelength__iter:3,31370
route__drc_errors__iter:4,0
route__wirelength__iter:4,31373
route__drc_errors,0
route__wirelength,31373
route__vias,8927
route__vias__singlecut,8927
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,434.185
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,167
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,167
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,167
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,167
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000118851
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000012627
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000701776
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000012627
design_powergrid__voltage__worst,0.000012627
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000012627
design_powergrid__drop__worst__net:VPWR,0.0000118851
design_powergrid__voltage__worst__net:VGND,0.000012627
design_powergrid__drop__worst__net:VGND,0.000012627
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007250000000000000042500725161431773813092149794101715087890625
ir__drop__worst,0.000011899999999999999567381649134834020742346183396875858306884765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
