
LoRa_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b80  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08002c40  08002c40  00003c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ce4  08002ce4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002ce4  08002ce4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002ce4  08002ce4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ce4  08002ce4  00003ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ce8  08002ce8  00003ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002cec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  2000000c  08002cf8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002cf8  000040dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a12a  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a35  00000000  00000000  0000e15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0000fb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000616  00000000  00000000  00010380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018325  00000000  00000000  00010996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a30b  00000000  00000000  00028cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b2fb  00000000  00000000  00032fc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be2c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b18  00000000  00000000  000be304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000bfe1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c28 	.word	0x08002c28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002c28 	.word	0x08002c28

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b0a7      	sub	sp, #156	@ 0x9c
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fb6f 	bl	8000908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f91b 	bl	8000464 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f9cd 	bl	80005cc <MX_GPIO_Init>
  MX_CAN_Init();
 8000232:	f000 f963 	bl	80004fc <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000236:	f000 f999 	bl	800056c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  CAN_TxHeaderTypeDef txHeader;
  uint32_t txData[2];
  uint32_t txMailbox;

  uint8_t cmd_enter_config[] = {0x2B, 0x2B, 0x2B, 0x0d, 0x0a};
 800023a:	2568      	movs	r5, #104	@ 0x68
 800023c:	197b      	adds	r3, r7, r5
 800023e:	4a7c      	ldr	r2, [pc, #496]	@ (8000430 <main+0x210>)
 8000240:	6811      	ldr	r1, [r2, #0]
 8000242:	6019      	str	r1, [r3, #0]
 8000244:	7912      	ldrb	r2, [r2, #4]
 8000246:	711a      	strb	r2, [r3, #4]

  // AT+MODE0\r\n
  uint8_t cmd_mode1[] = {0x41, 0x54, 0x2B, 0x4D, 0x4F, 0x44, 0x45, 0x31, 0x0D, 0x0A};
 8000248:	265c      	movs	r6, #92	@ 0x5c
 800024a:	19bb      	adds	r3, r7, r6
 800024c:	4a79      	ldr	r2, [pc, #484]	@ (8000434 <main+0x214>)
 800024e:	ca03      	ldmia	r2!, {r0, r1}
 8000250:	c303      	stmia	r3!, {r0, r1}
 8000252:	8812      	ldrh	r2, [r2, #0]
 8000254:	801a      	strh	r2, [r3, #0]

  // AT+LEVEL7\r\n
  uint8_t cmd_level7[] = {0x41, 0x54, 0x2B, 0x4C, 0x45, 0x56, 0x45, 0x4C, 0x37, 0x0D, 0x0A};
 8000256:	2350      	movs	r3, #80	@ 0x50
 8000258:	18fb      	adds	r3, r7, r3
 800025a:	4a77      	ldr	r2, [pc, #476]	@ (8000438 <main+0x218>)
 800025c:	ca03      	ldmia	r2!, {r0, r1}
 800025e:	c303      	stmia	r3!, {r0, r1}
 8000260:	8811      	ldrh	r1, [r2, #0]
 8000262:	8019      	strh	r1, [r3, #0]
 8000264:	7892      	ldrb	r2, [r2, #2]
 8000266:	709a      	strb	r2, [r3, #2]

  // AT+CHANNEL03\r\n
  uint8_t cmd_channel03[] = {0x41, 0x54, 0x2B, 0x43, 0x48, 0x41, 0x4E, 0x4E, 0x45, 0x4C, 0x30, 0x33, 0x0D, 0x0A};
 8000268:	2240      	movs	r2, #64	@ 0x40
 800026a:	18bb      	adds	r3, r7, r2
 800026c:	4a73      	ldr	r2, [pc, #460]	@ (800043c <main+0x21c>)
 800026e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000270:	c313      	stmia	r3!, {r0, r1, r4}
 8000272:	8812      	ldrh	r2, [r2, #0]
 8000274:	801a      	strh	r2, [r3, #0]

  // AT+MAC0a,02\r\n
  uint8_t cmd_mac0a02[] = {0x41, 0x54, 0x2B, 0x4D, 0x41, 0x43, 0x30, 0x61, 0x2C, 0x30, 0x32, 0x0D, 0x0A};
 8000276:	2130      	movs	r1, #48	@ 0x30
 8000278:	187b      	adds	r3, r7, r1
 800027a:	4a71      	ldr	r2, [pc, #452]	@ (8000440 <main+0x220>)
 800027c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800027e:	c313      	stmia	r3!, {r0, r1, r4}
 8000280:	7812      	ldrb	r2, [r2, #0]
 8000282:	701a      	strb	r2, [r3, #0]
  uint8_t cmd_sf12[] = {0x41, 0x54, 0x2B, 0x53, 0x46, 0x31, 0x32, 0x0D, 0x0A};
 8000284:	2424      	movs	r4, #36	@ 0x24
 8000286:	193b      	adds	r3, r7, r4
 8000288:	4a6e      	ldr	r2, [pc, #440]	@ (8000444 <main+0x224>)
 800028a:	ca03      	ldmia	r2!, {r0, r1}
 800028c:	c303      	stmia	r3!, {r0, r1}
 800028e:	7812      	ldrb	r2, [r2, #0]
 8000290:	701a      	strb	r2, [r3, #0]

  // AT+POWE22\r\n
  uint8_t cmd_powe22[] = {0x41, 0x54, 0x2B, 0x50, 0x4F, 0x57, 0x45, 0x32, 0x32, 0x0D, 0x0A};
 8000292:	2018      	movs	r0, #24
 8000294:	183b      	adds	r3, r7, r0
 8000296:	4a6c      	ldr	r2, [pc, #432]	@ (8000448 <main+0x228>)
 8000298:	ca03      	ldmia	r2!, {r0, r1}
 800029a:	c303      	stmia	r3!, {r0, r1}
 800029c:	8811      	ldrh	r1, [r2, #0]
 800029e:	8019      	strh	r1, [r3, #0]
 80002a0:	7892      	ldrb	r2, [r2, #2]
 80002a2:	709a      	strb	r2, [r3, #2]

  // AT


  // AT+RESET\r\n
  uint8_t cmd_reset[] = {0x41, 0x54, 0x2B, 0x52, 0x45, 0x53, 0x45, 0x54, 0x0D, 0x0A};
 80002a4:	230c      	movs	r3, #12
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	4a68      	ldr	r2, [pc, #416]	@ (800044c <main+0x22c>)
 80002aa:	ca03      	ldmia	r2!, {r0, r1}
 80002ac:	c303      	stmia	r3!, {r0, r1}
 80002ae:	8812      	ldrh	r2, [r2, #0]
 80002b0:	801a      	strh	r2, [r3, #0]


  //
  HAL_Delay(3000);
 80002b2:	4b67      	ldr	r3, [pc, #412]	@ (8000450 <main+0x230>)
 80002b4:	0018      	movs	r0, r3
 80002b6:	f000 fb8b 	bl	80009d0 <HAL_Delay>
  send_at_command(cmd_enter_config, sizeof(cmd_enter_config));
 80002ba:	197b      	adds	r3, r7, r5
 80002bc:	2105      	movs	r1, #5
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 f9cc 	bl	800065c <send_at_command>
  HAL_Delay(6000); // A small delay is often good practice after commands
 80002c4:	4b63      	ldr	r3, [pc, #396]	@ (8000454 <main+0x234>)
 80002c6:	0018      	movs	r0, r3
 80002c8:	f000 fb82 	bl	80009d0 <HAL_Delay>

  // Set transmission mode
  send_at_command(cmd_mode1, sizeof(cmd_mode1));
 80002cc:	19bb      	adds	r3, r7, r6
 80002ce:	210a      	movs	r1, #10
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 f9c3 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 80002d6:	4b5f      	ldr	r3, [pc, #380]	@ (8000454 <main+0x234>)
 80002d8:	0018      	movs	r0, r3
 80002da:	f000 fb79 	bl	80009d0 <HAL_Delay>

  // Set air data rate level
  send_at_command(cmd_level7, sizeof(cmd_level7));
 80002de:	2350      	movs	r3, #80	@ 0x50
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	210b      	movs	r1, #11
 80002e4:	0018      	movs	r0, r3
 80002e6:	f000 f9b9 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 80002ea:	4b5a      	ldr	r3, [pc, #360]	@ (8000454 <main+0x234>)
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 fb6f 	bl	80009d0 <HAL_Delay>

  // Set frequency channel
  send_at_command(cmd_channel03, sizeof(cmd_channel03));
 80002f2:	2240      	movs	r2, #64	@ 0x40
 80002f4:	18bb      	adds	r3, r7, r2
 80002f6:	210e      	movs	r1, #14
 80002f8:	0018      	movs	r0, r3
 80002fa:	f000 f9af 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 80002fe:	4b55      	ldr	r3, [pc, #340]	@ (8000454 <main+0x234>)
 8000300:	0018      	movs	r0, r3
 8000302:	f000 fb65 	bl	80009d0 <HAL_Delay>

  // Set device address
  send_at_command(cmd_mac0a02, sizeof(cmd_mac0a02));
 8000306:	2130      	movs	r1, #48	@ 0x30
 8000308:	187b      	adds	r3, r7, r1
 800030a:	210d      	movs	r1, #13
 800030c:	0018      	movs	r0, r3
 800030e:	f000 f9a5 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 8000312:	4b50      	ldr	r3, [pc, #320]	@ (8000454 <main+0x234>)
 8000314:	0018      	movs	r0, r3
 8000316:	f000 fb5b 	bl	80009d0 <HAL_Delay>

  // Set TX power
  send_at_command(cmd_powe22, sizeof(cmd_powe22));
 800031a:	2018      	movs	r0, #24
 800031c:	183b      	adds	r3, r7, r0
 800031e:	210b      	movs	r1, #11
 8000320:	0018      	movs	r0, r3
 8000322:	f000 f99b 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 8000326:	4b4b      	ldr	r3, [pc, #300]	@ (8000454 <main+0x234>)
 8000328:	0018      	movs	r0, r3
 800032a:	f000 fb51 	bl	80009d0 <HAL_Delay>

  //send SF
  send_at_command(cmd_sf12, sizeof(cmd_sf12));
 800032e:	193b      	adds	r3, r7, r4
 8000330:	2109      	movs	r1, #9
 8000332:	0018      	movs	r0, r3
 8000334:	f000 f992 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 8000338:	4b46      	ldr	r3, [pc, #280]	@ (8000454 <main+0x234>)
 800033a:	0018      	movs	r0, r3
 800033c:	f000 fb48 	bl	80009d0 <HAL_Delay>
  // check AT for OK

  // Reset the module to apply settings
  send_at_command(cmd_reset, sizeof(cmd_reset));
 8000340:	230c      	movs	r3, #12
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	210a      	movs	r1, #10
 8000346:	0018      	movs	r0, r3
 8000348:	f000 f988 	bl	800065c <send_at_command>
  HAL_Delay(6000); // A longer delay after reset is recommended
 800034c:	4b41      	ldr	r3, [pc, #260]	@ (8000454 <main+0x234>)
 800034e:	0018      	movs	r0, r3
 8000350:	f000 fb3e 	bl	80009d0 <HAL_Delay>
  send_at_command(cmd_enter_config, sizeof(cmd_enter_config));
 8000354:	197b      	adds	r3, r7, r5
 8000356:	2105      	movs	r1, #5
 8000358:	0018      	movs	r0, r3
 800035a:	f000 f97f 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 800035e:	4b3d      	ldr	r3, [pc, #244]	@ (8000454 <main+0x234>)
 8000360:	0018      	movs	r0, r3
 8000362:	f000 fb35 	bl	80009d0 <HAL_Delay>
  send_at_command(cmd_enter_config, sizeof(cmd_enter_config));
 8000366:	197b      	adds	r3, r7, r5
 8000368:	2105      	movs	r1, #5
 800036a:	0018      	movs	r0, r3
 800036c:	f000 f976 	bl	800065c <send_at_command>
  HAL_Delay(6000);
 8000370:	4b38      	ldr	r3, [pc, #224]	@ (8000454 <main+0x234>)
 8000372:	0018      	movs	r0, r3
 8000374:	f000 fb2c 	bl	80009d0 <HAL_Delay>
  for (int i =0; i < 10; i++){
 8000378:	2300      	movs	r3, #0
 800037a:	2294      	movs	r2, #148	@ 0x94
 800037c:	18ba      	adds	r2, r7, r2
 800037e:	6013      	str	r3, [r2, #0]
 8000380:	e00e      	b.n	80003a0 <main+0x180>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000382:	2390      	movs	r3, #144	@ 0x90
 8000384:	05db      	lsls	r3, r3, #23
 8000386:	2120      	movs	r1, #32
 8000388:	0018      	movs	r0, r3
 800038a:	f000 ff6a 	bl	8001262 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 800038e:	2032      	movs	r0, #50	@ 0x32
 8000390:	f000 fb1e 	bl	80009d0 <HAL_Delay>
  for (int i =0; i < 10; i++){
 8000394:	2294      	movs	r2, #148	@ 0x94
 8000396:	18bb      	adds	r3, r7, r2
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	3301      	adds	r3, #1
 800039c:	18ba      	adds	r2, r7, r2
 800039e:	6013      	str	r3, [r2, #0]
 80003a0:	2394      	movs	r3, #148	@ 0x94
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2b09      	cmp	r3, #9
 80003a8:	ddeb      	ble.n	8000382 <main+0x162>
  }
  txHeader.StdId = 0x123;
 80003aa:	2178      	movs	r1, #120	@ 0x78
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2224      	movs	r2, #36	@ 0x24
 80003b0:	32ff      	adds	r2, #255	@ 0xff
 80003b2:	601a      	str	r2, [r3, #0]
  txHeader.RTR = CAN_RTR_DATA;
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	2200      	movs	r2, #0
 80003b8:	60da      	str	r2, [r3, #12]
  txHeader.IDE = CAN_ID_STD;
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	2200      	movs	r2, #0
 80003be:	609a      	str	r2, [r3, #8]
  txHeader.DLC = 2;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2202      	movs	r2, #2
 80003c4:	611a      	str	r2, [r3, #16]
  txHeader.TransmitGlobalTime = DISABLE;
 80003c6:	187b      	adds	r3, r7, r1
 80003c8:	2200      	movs	r2, #0
 80003ca:	751a      	strb	r2, [r3, #20]

  if (HAL_CAN_Start(&hcan) != HAL_OK)
 80003cc:	4b22      	ldr	r3, [pc, #136]	@ (8000458 <main+0x238>)
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 fc20 	bl	8000c14 <HAL_CAN_Start>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <main+0x1bc>
  {
    Error_Handler();
 80003d8:	f000 f954 	bl	8000684 <Error_Handler>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // 1. Transmit the UART message.
	uint8_t lora_message[] = {0x0a, 0x01, 0x01, 0x74, 0x69, 0x6D};
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	4a1f      	ldr	r2, [pc, #124]	@ (800045c <main+0x23c>)
 80003e0:	6811      	ldr	r1, [r2, #0]
 80003e2:	6019      	str	r1, [r3, #0]
 80003e4:	8892      	ldrh	r2, [r2, #4]
 80003e6:	809a      	strh	r2, [r3, #4]
	for (int i =0; i <5; i++){
 80003e8:	2300      	movs	r3, #0
 80003ea:	2290      	movs	r2, #144	@ 0x90
 80003ec:	18ba      	adds	r2, r7, r2
 80003ee:	6013      	str	r3, [r2, #0]
 80003f0:	e00e      	b.n	8000410 <main+0x1f0>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80003f2:	2390      	movs	r3, #144	@ 0x90
 80003f4:	05db      	lsls	r3, r3, #23
 80003f6:	2120      	movs	r1, #32
 80003f8:	0018      	movs	r0, r3
 80003fa:	f000 ff32 	bl	8001262 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 80003fe:	2064      	movs	r0, #100	@ 0x64
 8000400:	f000 fae6 	bl	80009d0 <HAL_Delay>
	for (int i =0; i <5; i++){
 8000404:	2290      	movs	r2, #144	@ 0x90
 8000406:	18bb      	adds	r3, r7, r2
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	3301      	adds	r3, #1
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	6013      	str	r3, [r2, #0]
 8000410:	2390      	movs	r3, #144	@ 0x90
 8000412:	18fb      	adds	r3, r7, r3
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2b04      	cmp	r3, #4
 8000418:	ddeb      	ble.n	80003f2 <main+0x1d2>
	}
	send_at_command(lora_message, sizeof(lora_message));
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	2106      	movs	r1, #6
 800041e:	0018      	movs	r0, r3
 8000420:	f000 f91c 	bl	800065c <send_at_command>
	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
    HAL_Delay(5000); // Shortened delay for more frequent checks
 8000424:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <main+0x240>)
 8000426:	0018      	movs	r0, r3
 8000428:	f000 fad2 	bl	80009d0 <HAL_Delay>
  {
 800042c:	e7d6      	b.n	80003dc <main+0x1bc>
 800042e:	46c0      	nop			@ (mov r8, r8)
 8000430:	08002c40 	.word	0x08002c40
 8000434:	08002c48 	.word	0x08002c48
 8000438:	08002c54 	.word	0x08002c54
 800043c:	08002c60 	.word	0x08002c60
 8000440:	08002c70 	.word	0x08002c70
 8000444:	08002c80 	.word	0x08002c80
 8000448:	08002c8c 	.word	0x08002c8c
 800044c:	08002c98 	.word	0x08002c98
 8000450:	00000bb8 	.word	0x00000bb8
 8000454:	00001770 	.word	0x00001770
 8000458:	20000028 	.word	0x20000028
 800045c:	08002ca4 	.word	0x08002ca4
 8000460:	00001388 	.word	0x00001388

08000464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000464:	b590      	push	{r4, r7, lr}
 8000466:	b093      	sub	sp, #76	@ 0x4c
 8000468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046a:	2414      	movs	r4, #20
 800046c:	193b      	adds	r3, r7, r4
 800046e:	0018      	movs	r0, r3
 8000470:	2334      	movs	r3, #52	@ 0x34
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f002 fbab 	bl	8002bd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	0018      	movs	r0, r3
 800047e:	2310      	movs	r3, #16
 8000480:	001a      	movs	r2, r3
 8000482:	2100      	movs	r1, #0
 8000484:	f002 fba4 	bl	8002bd0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000488:	0021      	movs	r1, r4
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2202      	movs	r2, #2
 800048e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2201      	movs	r2, #1
 8000494:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2210      	movs	r2, #16
 800049a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2202      	movs	r2, #2
 80004a0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2280      	movs	r2, #128	@ 0x80
 80004a6:	0212      	lsls	r2, r2, #8
 80004a8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2280      	movs	r2, #128	@ 0x80
 80004ae:	0352      	lsls	r2, r2, #13
 80004b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	0018      	movs	r0, r3
 80004bc:	f000 feec 	bl	8001298 <HAL_RCC_OscConfig>
 80004c0:	1e03      	subs	r3, r0, #0
 80004c2:	d001      	beq.n	80004c8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80004c4:	f000 f8de 	bl	8000684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c8:	1d3b      	adds	r3, r7, #4
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	2202      	movs	r2, #2
 80004d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2101      	movs	r1, #1
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 fa5d 	bl	80019a4 <HAL_RCC_ClockConfig>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80004ee:	f000 f8c9 	bl	8000684 <Error_Handler>
  }
}
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b013      	add	sp, #76	@ 0x4c
 80004f8:	bd90      	pop	{r4, r7, pc}
	...

080004fc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000500:	4b18      	ldr	r3, [pc, #96]	@ (8000564 <MX_CAN_Init+0x68>)
 8000502:	4a19      	ldr	r2, [pc, #100]	@ (8000568 <MX_CAN_Init+0x6c>)
 8000504:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8000506:	4b17      	ldr	r3, [pc, #92]	@ (8000564 <MX_CAN_Init+0x68>)
 8000508:	2206      	movs	r2, #6
 800050a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800050c:	4b15      	ldr	r3, [pc, #84]	@ (8000564 <MX_CAN_Init+0x68>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000512:	4b14      	ldr	r3, [pc, #80]	@ (8000564 <MX_CAN_Init+0x68>)
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000518:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <MX_CAN_Init+0x68>)
 800051a:	22c0      	movs	r2, #192	@ 0xc0
 800051c:	0312      	lsls	r2, r2, #12
 800051e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000520:	4b10      	ldr	r3, [pc, #64]	@ (8000564 <MX_CAN_Init+0x68>)
 8000522:	2280      	movs	r2, #128	@ 0x80
 8000524:	0352      	lsls	r2, r2, #13
 8000526:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000528:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <MX_CAN_Init+0x68>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800052e:	4b0d      	ldr	r3, [pc, #52]	@ (8000564 <MX_CAN_Init+0x68>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <MX_CAN_Init+0x68>)
 8000536:	2200      	movs	r2, #0
 8000538:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800053a:	4b0a      	ldr	r3, [pc, #40]	@ (8000564 <MX_CAN_Init+0x68>)
 800053c:	2200      	movs	r2, #0
 800053e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <MX_CAN_Init+0x68>)
 8000542:	2200      	movs	r2, #0
 8000544:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000546:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <MX_CAN_Init+0x68>)
 8000548:	2200      	movs	r2, #0
 800054a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <MX_CAN_Init+0x68>)
 800054e:	0018      	movs	r0, r3
 8000550:	f000 fa62 	bl	8000a18 <HAL_CAN_Init>
 8000554:	1e03      	subs	r3, r0, #0
 8000556:	d001      	beq.n	800055c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000558:	f000 f894 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800055c:	46c0      	nop			@ (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	20000028 	.word	0x20000028
 8000568:	40006400 	.word	0x40006400

0800056c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000570:	4b14      	ldr	r3, [pc, #80]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000572:	4a15      	ldr	r2, [pc, #84]	@ (80005c8 <MX_USART2_UART_Init+0x5c>)
 8000574:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000576:	4b13      	ldr	r3, [pc, #76]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000578:	2296      	movs	r2, #150	@ 0x96
 800057a:	0192      	lsls	r2, r2, #6
 800057c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800057e:	4b11      	ldr	r3, [pc, #68]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000584:	4b0f      	ldr	r3, [pc, #60]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800058a:	4b0e      	ldr	r3, [pc, #56]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000592:	220c      	movs	r2, #12
 8000594:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000596:	4b0b      	ldr	r3, [pc, #44]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 8000598:	2200      	movs	r2, #0
 800059a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800059c:	4b09      	ldr	r3, [pc, #36]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 800059e:	2200      	movs	r2, #0
 80005a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005a2:	4b08      	ldr	r3, [pc, #32]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ae:	4b05      	ldr	r3, [pc, #20]	@ (80005c4 <MX_USART2_UART_Init+0x58>)
 80005b0:	0018      	movs	r0, r3
 80005b2:	f001 fb63 	bl	8001c7c <HAL_UART_Init>
 80005b6:	1e03      	subs	r3, r0, #0
 80005b8:	d001      	beq.n	80005be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005ba:	f000 f863 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000050 	.word	0x20000050
 80005c8:	40004400 	.word	0x40004400

080005cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005cc:	b590      	push	{r4, r7, lr}
 80005ce:	b089      	sub	sp, #36	@ 0x24
 80005d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d2:	240c      	movs	r4, #12
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	0018      	movs	r0, r3
 80005d8:	2314      	movs	r3, #20
 80005da:	001a      	movs	r2, r3
 80005dc:	2100      	movs	r1, #0
 80005de:	f002 faf7 	bl	8002bd0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000658 <MX_GPIO_Init+0x8c>)
 80005e4:	695a      	ldr	r2, [r3, #20]
 80005e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000658 <MX_GPIO_Init+0x8c>)
 80005e8:	2180      	movs	r1, #128	@ 0x80
 80005ea:	03c9      	lsls	r1, r1, #15
 80005ec:	430a      	orrs	r2, r1
 80005ee:	615a      	str	r2, [r3, #20]
 80005f0:	4b19      	ldr	r3, [pc, #100]	@ (8000658 <MX_GPIO_Init+0x8c>)
 80005f2:	695a      	ldr	r2, [r3, #20]
 80005f4:	2380      	movs	r3, #128	@ 0x80
 80005f6:	03db      	lsls	r3, r3, #15
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <MX_GPIO_Init+0x8c>)
 8000600:	695a      	ldr	r2, [r3, #20]
 8000602:	4b15      	ldr	r3, [pc, #84]	@ (8000658 <MX_GPIO_Init+0x8c>)
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	0289      	lsls	r1, r1, #10
 8000608:	430a      	orrs	r2, r1
 800060a:	615a      	str	r2, [r3, #20]
 800060c:	4b12      	ldr	r3, [pc, #72]	@ (8000658 <MX_GPIO_Init+0x8c>)
 800060e:	695a      	ldr	r2, [r3, #20]
 8000610:	2380      	movs	r3, #128	@ 0x80
 8000612:	029b      	lsls	r3, r3, #10
 8000614:	4013      	ands	r3, r2
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800061a:	2390      	movs	r3, #144	@ 0x90
 800061c:	05db      	lsls	r3, r3, #23
 800061e:	2200      	movs	r2, #0
 8000620:	2120      	movs	r1, #32
 8000622:	0018      	movs	r0, r3
 8000624:	f000 fe00 	bl	8001228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000628:	0021      	movs	r1, r4
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2220      	movs	r2, #32
 800062e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2201      	movs	r2, #1
 8000634:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000642:	187a      	adds	r2, r7, r1
 8000644:	2390      	movs	r3, #144	@ 0x90
 8000646:	05db      	lsls	r3, r3, #23
 8000648:	0011      	movs	r1, r2
 800064a:	0018      	movs	r0, r3
 800064c:	f000 fc84 	bl	8000f58 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000650:	46c0      	nop			@ (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	b009      	add	sp, #36	@ 0x24
 8000656:	bd90      	pop	{r4, r7, pc}
 8000658:	40021000 	.word	0x40021000

0800065c <send_at_command>:
  * @param  huart: UART handle
  * @retval None
  */


void send_at_command(const uint8_t* hex_cmd, uint16_t len) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	000a      	movs	r2, r1
 8000666:	1cbb      	adds	r3, r7, #2
 8000668:	801a      	strh	r2, [r3, #0]
    // Buffer to hold the command plus the required "\r\n"
	HAL_UART_Transmit(&huart2, (uint8_t*)hex_cmd, len, 100);
 800066a:	1cbb      	adds	r3, r7, #2
 800066c:	881a      	ldrh	r2, [r3, #0]
 800066e:	6879      	ldr	r1, [r7, #4]
 8000670:	4803      	ldr	r0, [pc, #12]	@ (8000680 <send_at_command+0x24>)
 8000672:	2364      	movs	r3, #100	@ 0x64
 8000674:	f001 fb56 	bl	8001d24 <HAL_UART_Transmit>
}
 8000678:	46c0      	nop			@ (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b002      	add	sp, #8
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20000050 	.word	0x20000050

08000684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000688:	b672      	cpsid	i
}
 800068a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068c:	46c0      	nop			@ (mov r8, r8)
 800068e:	e7fd      	b.n	800068c <Error_Handler+0x8>

08000690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000696:	4b12      	ldr	r3, [pc, #72]	@ (80006e0 <HAL_MspInit+0x50>)
 8000698:	699a      	ldr	r2, [r3, #24]
 800069a:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <HAL_MspInit+0x50>)
 800069c:	2101      	movs	r1, #1
 800069e:	430a      	orrs	r2, r1
 80006a0:	619a      	str	r2, [r3, #24]
 80006a2:	4b0f      	ldr	r3, [pc, #60]	@ (80006e0 <HAL_MspInit+0x50>)
 80006a4:	699b      	ldr	r3, [r3, #24]
 80006a6:	2201      	movs	r2, #1
 80006a8:	4013      	ands	r3, r2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ae:	4b0c      	ldr	r3, [pc, #48]	@ (80006e0 <HAL_MspInit+0x50>)
 80006b0:	69da      	ldr	r2, [r3, #28]
 80006b2:	4b0b      	ldr	r3, [pc, #44]	@ (80006e0 <HAL_MspInit+0x50>)
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	0549      	lsls	r1, r1, #21
 80006b8:	430a      	orrs	r2, r1
 80006ba:	61da      	str	r2, [r3, #28]
 80006bc:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <HAL_MspInit+0x50>)
 80006be:	69da      	ldr	r2, [r3, #28]
 80006c0:	2380      	movs	r3, #128	@ 0x80
 80006c2:	055b      	lsls	r3, r3, #21
 80006c4:	4013      	ands	r3, r2
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <HAL_MspInit+0x54>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <HAL_MspInit+0x54>)
 80006d0:	2110      	movs	r1, #16
 80006d2:	430a      	orrs	r2, r1
 80006d4:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	40021000 	.word	0x40021000
 80006e4:	40010000 	.word	0x40010000

080006e8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b08b      	sub	sp, #44	@ 0x2c
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f0:	2414      	movs	r4, #20
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	0018      	movs	r0, r3
 80006f6:	2314      	movs	r3, #20
 80006f8:	001a      	movs	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	f002 fa68 	bl	8002bd0 <memset>
  if(hcan->Instance==CAN)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a1d      	ldr	r2, [pc, #116]	@ (800077c <HAL_CAN_MspInit+0x94>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d133      	bne.n	8000772 <HAL_CAN_MspInit+0x8a>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800070a:	4b1d      	ldr	r3, [pc, #116]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 800070c:	69da      	ldr	r2, [r3, #28]
 800070e:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 8000710:	2180      	movs	r1, #128	@ 0x80
 8000712:	0489      	lsls	r1, r1, #18
 8000714:	430a      	orrs	r2, r1
 8000716:	61da      	str	r2, [r3, #28]
 8000718:	4b19      	ldr	r3, [pc, #100]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 800071a:	69da      	ldr	r2, [r3, #28]
 800071c:	2380      	movs	r3, #128	@ 0x80
 800071e:	049b      	lsls	r3, r3, #18
 8000720:	4013      	ands	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 8000728:	695a      	ldr	r2, [r3, #20]
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 800072c:	2180      	movs	r1, #128	@ 0x80
 800072e:	0289      	lsls	r1, r1, #10
 8000730:	430a      	orrs	r2, r1
 8000732:	615a      	str	r2, [r3, #20]
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <HAL_CAN_MspInit+0x98>)
 8000736:	695a      	ldr	r2, [r3, #20]
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	029b      	lsls	r3, r3, #10
 800073c:	4013      	ands	r3, r2
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	22c0      	movs	r2, #192	@ 0xc0
 8000746:	0152      	lsls	r2, r2, #5
 8000748:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074a:	0021      	movs	r1, r4
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2202      	movs	r2, #2
 8000750:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2203      	movs	r2, #3
 800075c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2204      	movs	r2, #4
 8000762:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000764:	187a      	adds	r2, r7, r1
 8000766:	2390      	movs	r3, #144	@ 0x90
 8000768:	05db      	lsls	r3, r3, #23
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fbf3 	bl	8000f58 <HAL_GPIO_Init>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b00b      	add	sp, #44	@ 0x2c
 8000778:	bd90      	pop	{r4, r7, pc}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	40006400 	.word	0x40006400
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b08b      	sub	sp, #44	@ 0x2c
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	2414      	movs	r4, #20
 800078e:	193b      	adds	r3, r7, r4
 8000790:	0018      	movs	r0, r3
 8000792:	2314      	movs	r3, #20
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f002 fa1a 	bl	8002bd0 <memset>
  if(huart->Instance==USART2)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a20      	ldr	r2, [pc, #128]	@ (8000824 <HAL_UART_MspInit+0xa0>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d13a      	bne.n	800081c <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007a6:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007a8:	69da      	ldr	r2, [r3, #28]
 80007aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007ac:	2180      	movs	r1, #128	@ 0x80
 80007ae:	0289      	lsls	r1, r1, #10
 80007b0:	430a      	orrs	r2, r1
 80007b2:	61da      	str	r2, [r3, #28]
 80007b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007b6:	69da      	ldr	r2, [r3, #28]
 80007b8:	2380      	movs	r3, #128	@ 0x80
 80007ba:	029b      	lsls	r3, r3, #10
 80007bc:	4013      	ands	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007c4:	695a      	ldr	r2, [r3, #20]
 80007c6:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007c8:	2180      	movs	r1, #128	@ 0x80
 80007ca:	0289      	lsls	r1, r1, #10
 80007cc:	430a      	orrs	r2, r1
 80007ce:	615a      	str	r2, [r3, #20]
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <HAL_UART_MspInit+0xa4>)
 80007d2:	695a      	ldr	r2, [r3, #20]
 80007d4:	2380      	movs	r3, #128	@ 0x80
 80007d6:	029b      	lsls	r3, r3, #10
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007de:	0021      	movs	r1, r4
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	220c      	movs	r2, #12
 80007e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2202      	movs	r2, #2
 80007ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2203      	movs	r2, #3
 80007f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2201      	movs	r2, #1
 80007fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	187a      	adds	r2, r7, r1
 8000800:	2390      	movs	r3, #144	@ 0x90
 8000802:	05db      	lsls	r3, r3, #23
 8000804:	0011      	movs	r1, r2
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fba6 	bl	8000f58 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800080c:	2200      	movs	r2, #0
 800080e:	2100      	movs	r1, #0
 8000810:	201c      	movs	r0, #28
 8000812:	f000 faf1 	bl	8000df8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000816:	201c      	movs	r0, #28
 8000818:	f000 fb03 	bl	8000e22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b00b      	add	sp, #44	@ 0x2c
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	40004400 	.word	0x40004400
 8000828:	40021000 	.word	0x40021000

0800082c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	e7fd      	b.n	8000830 <NMI_Handler+0x4>

08000834 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000838:	46c0      	nop			@ (mov r8, r8)
 800083a:	e7fd      	b.n	8000838 <HardFault_Handler+0x4>

0800083c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000854:	f000 f8a0 	bl	8000998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000858:	46c0      	nop			@ (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000864:	4b03      	ldr	r3, [pc, #12]	@ (8000874 <USART2_IRQHandler+0x14>)
 8000866:	0018      	movs	r0, r3
 8000868:	f001 fafc 	bl	8001e64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	20000050 	.word	0x20000050

08000878 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800087c:	46c0      	nop			@ (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000884:	4813      	ldr	r0, [pc, #76]	@ (80008d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000886:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000888:	f7ff fff6 	bl	8000878 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800088c:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <LoopForever+0x6>)
    LDR R1, [R0]
 800088e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000890:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000892:	4a12      	ldr	r2, [pc, #72]	@ (80008dc <LoopForever+0xa>)
    CMP R1, R2
 8000894:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000896:	d105      	bne.n	80008a4 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000898:	4811      	ldr	r0, [pc, #68]	@ (80008e0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800089a:	4912      	ldr	r1, [pc, #72]	@ (80008e4 <LoopForever+0x12>)
    STR R1, [R0]
 800089c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800089e:	4812      	ldr	r0, [pc, #72]	@ (80008e8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80008a0:	4912      	ldr	r1, [pc, #72]	@ (80008ec <LoopForever+0x1a>)
    STR R1, [R0]
 80008a2:	6001      	str	r1, [r0, #0]

080008a4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008a4:	4812      	ldr	r0, [pc, #72]	@ (80008f0 <LoopForever+0x1e>)
  ldr r1, =_edata
 80008a6:	4913      	ldr	r1, [pc, #76]	@ (80008f4 <LoopForever+0x22>)
  ldr r2, =_sidata
 80008a8:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <LoopForever+0x26>)
  movs r3, #0
 80008aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008ac:	e002      	b.n	80008b4 <LoopCopyDataInit>

080008ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008b2:	3304      	adds	r3, #4

080008b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b8:	d3f9      	bcc.n	80008ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ba:	4a10      	ldr	r2, [pc, #64]	@ (80008fc <LoopForever+0x2a>)
  ldr r4, =_ebss
 80008bc:	4c10      	ldr	r4, [pc, #64]	@ (8000900 <LoopForever+0x2e>)
  movs r3, #0
 80008be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008c0:	e001      	b.n	80008c6 <LoopFillZerobss>

080008c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008c4:	3204      	adds	r2, #4

080008c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c8:	d3fb      	bcc.n	80008c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008ca:	f002 f989 	bl	8002be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ce:	f7ff fca7 	bl	8000220 <main>

080008d2 <LoopForever>:

LoopForever:
    b LoopForever
 80008d2:	e7fe      	b.n	80008d2 <LoopForever>
  ldr   r0, =_estack
 80008d4:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80008d8:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80008dc:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80008e0:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80008e4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80008e8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80008ec:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80008f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008f8:	08002cec 	.word	0x08002cec
  ldr r2, =_sbss
 80008fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000900:	200000dc 	.word	0x200000dc

08000904 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000904:	e7fe      	b.n	8000904 <ADC1_IRQHandler>
	...

08000908 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800090c:	4b07      	ldr	r3, [pc, #28]	@ (800092c <HAL_Init+0x24>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b06      	ldr	r3, [pc, #24]	@ (800092c <HAL_Init+0x24>)
 8000912:	2110      	movs	r1, #16
 8000914:	430a      	orrs	r2, r1
 8000916:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000918:	2003      	movs	r0, #3
 800091a:	f000 f809 	bl	8000930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800091e:	f7ff feb7 	bl	8000690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000922:	2300      	movs	r3, #0
}
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	40022000 	.word	0x40022000

08000930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000938:	4b14      	ldr	r3, [pc, #80]	@ (800098c <HAL_InitTick+0x5c>)
 800093a:	681c      	ldr	r4, [r3, #0]
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <HAL_InitTick+0x60>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	0019      	movs	r1, r3
 8000942:	23fa      	movs	r3, #250	@ 0xfa
 8000944:	0098      	lsls	r0, r3, #2
 8000946:	f7ff fbdf 	bl	8000108 <__udivsi3>
 800094a:	0003      	movs	r3, r0
 800094c:	0019      	movs	r1, r3
 800094e:	0020      	movs	r0, r4
 8000950:	f7ff fbda 	bl	8000108 <__udivsi3>
 8000954:	0003      	movs	r3, r0
 8000956:	0018      	movs	r0, r3
 8000958:	f000 fa73 	bl	8000e42 <HAL_SYSTICK_Config>
 800095c:	1e03      	subs	r3, r0, #0
 800095e:	d001      	beq.n	8000964 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000960:	2301      	movs	r3, #1
 8000962:	e00f      	b.n	8000984 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b03      	cmp	r3, #3
 8000968:	d80b      	bhi.n	8000982 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800096a:	6879      	ldr	r1, [r7, #4]
 800096c:	2301      	movs	r3, #1
 800096e:	425b      	negs	r3, r3
 8000970:	2200      	movs	r2, #0
 8000972:	0018      	movs	r0, r3
 8000974:	f000 fa40 	bl	8000df8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000978:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_InitTick+0x64>)
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	e000      	b.n	8000984 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
}
 8000984:	0018      	movs	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	b003      	add	sp, #12
 800098a:	bd90      	pop	{r4, r7, pc}
 800098c:	20000000 	.word	0x20000000
 8000990:	20000008 	.word	0x20000008
 8000994:	20000004 	.word	0x20000004

08000998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <HAL_IncTick+0x1c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	001a      	movs	r2, r3
 80009a2:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <HAL_IncTick+0x20>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	18d2      	adds	r2, r2, r3
 80009a8:	4b03      	ldr	r3, [pc, #12]	@ (80009b8 <HAL_IncTick+0x20>)
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	46c0      	nop			@ (mov r8, r8)
 80009b4:	20000008 	.word	0x20000008
 80009b8:	200000d8 	.word	0x200000d8

080009bc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  return uwTick;
 80009c0:	4b02      	ldr	r3, [pc, #8]	@ (80009cc <HAL_GetTick+0x10>)
 80009c2:	681b      	ldr	r3, [r3, #0]
}
 80009c4:	0018      	movs	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	200000d8 	.word	0x200000d8

080009d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009d8:	f7ff fff0 	bl	80009bc <HAL_GetTick>
 80009dc:	0003      	movs	r3, r0
 80009de:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	3301      	adds	r3, #1
 80009e8:	d005      	beq.n	80009f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <HAL_Delay+0x44>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	001a      	movs	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	189b      	adds	r3, r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	f7ff ffe0 	bl	80009bc <HAL_GetTick>
 80009fc:	0002      	movs	r2, r0
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d8f7      	bhi.n	80009f8 <HAL_Delay+0x28>
  {
  }
}
 8000a08:	46c0      	nop			@ (mov r8, r8)
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b004      	add	sp, #16
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	20000008 	.word	0x20000008

08000a18 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d101      	bne.n	8000a2a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e0f0      	b.n	8000c0c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2220      	movs	r2, #32
 8000a2e:	5c9b      	ldrb	r3, [r3, r2]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d103      	bne.n	8000a3e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff fe55 	bl	80006e8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2101      	movs	r1, #1
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a4e:	f7ff ffb5 	bl	80009bc <HAL_GetTick>
 8000a52:	0003      	movs	r3, r0
 8000a54:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a56:	e013      	b.n	8000a80 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a58:	f7ff ffb0 	bl	80009bc <HAL_GetTick>
 8000a5c:	0002      	movs	r2, r0
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	2b0a      	cmp	r3, #10
 8000a64:	d90c      	bls.n	8000a80 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	0292      	lsls	r2, r2, #10
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2220      	movs	r2, #32
 8000a78:	2105      	movs	r1, #5
 8000a7a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e0c5      	b.n	8000c0c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	2201      	movs	r2, #1
 8000a88:	4013      	ands	r3, r2
 8000a8a:	d0e5      	beq.n	8000a58 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2102      	movs	r1, #2
 8000a98:	438a      	bics	r2, r1
 8000a9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a9c:	f7ff ff8e 	bl	80009bc <HAL_GetTick>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000aa4:	e013      	b.n	8000ace <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000aa6:	f7ff ff89 	bl	80009bc <HAL_GetTick>
 8000aaa:	0002      	movs	r2, r0
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	2b0a      	cmp	r3, #10
 8000ab2:	d90c      	bls.n	8000ace <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ab8:	2280      	movs	r2, #128	@ 0x80
 8000aba:	0292      	lsls	r2, r2, #10
 8000abc:	431a      	orrs	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2220      	movs	r2, #32
 8000ac6:	2105      	movs	r1, #5
 8000ac8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e09e      	b.n	8000c0c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	2202      	movs	r2, #2
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	d1e5      	bne.n	8000aa6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	7e1b      	ldrb	r3, [r3, #24]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d108      	bne.n	8000af4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2180      	movs	r1, #128	@ 0x80
 8000aee:	430a      	orrs	r2, r1
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	e007      	b.n	8000b04 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2180      	movs	r1, #128	@ 0x80
 8000b00:	438a      	bics	r2, r1
 8000b02:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	7e5b      	ldrb	r3, [r3, #25]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d108      	bne.n	8000b1e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2140      	movs	r1, #64	@ 0x40
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	e007      	b.n	8000b2e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2140      	movs	r1, #64	@ 0x40
 8000b2a:	438a      	bics	r2, r1
 8000b2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	7e9b      	ldrb	r3, [r3, #26]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d108      	bne.n	8000b48 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2120      	movs	r1, #32
 8000b42:	430a      	orrs	r2, r1
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	e007      	b.n	8000b58 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2120      	movs	r1, #32
 8000b54:	438a      	bics	r2, r1
 8000b56:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	7edb      	ldrb	r3, [r3, #27]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d108      	bne.n	8000b72 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2110      	movs	r1, #16
 8000b6c:	438a      	bics	r2, r1
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	e007      	b.n	8000b82 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	7f1b      	ldrb	r3, [r3, #28]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d108      	bne.n	8000b9c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2108      	movs	r1, #8
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	e007      	b.n	8000bac <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2108      	movs	r1, #8
 8000ba8:	438a      	bics	r2, r1
 8000baa:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	7f5b      	ldrb	r3, [r3, #29]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d108      	bne.n	8000bc6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2104      	movs	r1, #4
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	e007      	b.n	8000bd6 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2104      	movs	r1, #4
 8000bd2:	438a      	bics	r2, r1
 8000bd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	689a      	ldr	r2, [r3, #8]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	431a      	orrs	r2, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	691b      	ldr	r3, [r3, #16]
 8000be4:	431a      	orrs	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	431a      	orrs	r2, r3
 8000bec:	0011      	movs	r1, r2
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2220      	movs	r2, #32
 8000c06:	2101      	movs	r1, #1
 8000c08:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b004      	add	sp, #16
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2220      	movs	r2, #32
 8000c20:	5c9b      	ldrb	r3, [r3, r2]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d12f      	bne.n	8000c88 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2220      	movs	r2, #32
 8000c2c:	2102      	movs	r1, #2
 8000c2e:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	438a      	bics	r2, r1
 8000c3e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000c40:	f7ff febc 	bl	80009bc <HAL_GetTick>
 8000c44:	0003      	movs	r3, r0
 8000c46:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c48:	e013      	b.n	8000c72 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c4a:	f7ff feb7 	bl	80009bc <HAL_GetTick>
 8000c4e:	0002      	movs	r2, r0
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	2b0a      	cmp	r3, #10
 8000c56:	d90c      	bls.n	8000c72 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c5c:	2280      	movs	r2, #128	@ 0x80
 8000c5e:	0292      	lsls	r2, r2, #10
 8000c60:	431a      	orrs	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2220      	movs	r2, #32
 8000c6a:	2105      	movs	r1, #5
 8000c6c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e012      	b.n	8000c98 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	2201      	movs	r2, #1
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	d1e5      	bne.n	8000c4a <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000c84:	2300      	movs	r3, #0
 8000c86:	e007      	b.n	8000c98 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c8c:	2280      	movs	r2, #128	@ 0x80
 8000c8e:	0312      	lsls	r2, r2, #12
 8000c90:	431a      	orrs	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
  }
}
 8000c98:	0018      	movs	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b004      	add	sp, #16
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	0002      	movs	r2, r0
 8000ca8:	1dfb      	adds	r3, r7, #7
 8000caa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cb2:	d809      	bhi.n	8000cc8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cb4:	1dfb      	adds	r3, r7, #7
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	001a      	movs	r2, r3
 8000cba:	231f      	movs	r3, #31
 8000cbc:	401a      	ands	r2, r3
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <__NVIC_EnableIRQ+0x30>)
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	4091      	lsls	r1, r2
 8000cc4:	000a      	movs	r2, r1
 8000cc6:	601a      	str	r2, [r3, #0]
  }
}
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	b002      	add	sp, #8
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	e000e100 	.word	0xe000e100

08000cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	0002      	movs	r2, r0
 8000cdc:	6039      	str	r1, [r7, #0]
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ce8:	d828      	bhi.n	8000d3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cea:	4a2f      	ldr	r2, [pc, #188]	@ (8000da8 <__NVIC_SetPriority+0xd4>)
 8000cec:	1dfb      	adds	r3, r7, #7
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b25b      	sxtb	r3, r3
 8000cf2:	089b      	lsrs	r3, r3, #2
 8000cf4:	33c0      	adds	r3, #192	@ 0xc0
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	589b      	ldr	r3, [r3, r2]
 8000cfa:	1dfa      	adds	r2, r7, #7
 8000cfc:	7812      	ldrb	r2, [r2, #0]
 8000cfe:	0011      	movs	r1, r2
 8000d00:	2203      	movs	r2, #3
 8000d02:	400a      	ands	r2, r1
 8000d04:	00d2      	lsls	r2, r2, #3
 8000d06:	21ff      	movs	r1, #255	@ 0xff
 8000d08:	4091      	lsls	r1, r2
 8000d0a:	000a      	movs	r2, r1
 8000d0c:	43d2      	mvns	r2, r2
 8000d0e:	401a      	ands	r2, r3
 8000d10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	019b      	lsls	r3, r3, #6
 8000d16:	22ff      	movs	r2, #255	@ 0xff
 8000d18:	401a      	ands	r2, r3
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	0018      	movs	r0, r3
 8000d20:	2303      	movs	r3, #3
 8000d22:	4003      	ands	r3, r0
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d28:	481f      	ldr	r0, [pc, #124]	@ (8000da8 <__NVIC_SetPriority+0xd4>)
 8000d2a:	1dfb      	adds	r3, r7, #7
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b25b      	sxtb	r3, r3
 8000d30:	089b      	lsrs	r3, r3, #2
 8000d32:	430a      	orrs	r2, r1
 8000d34:	33c0      	adds	r3, #192	@ 0xc0
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d3a:	e031      	b.n	8000da0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dac <__NVIC_SetPriority+0xd8>)
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	0019      	movs	r1, r3
 8000d44:	230f      	movs	r3, #15
 8000d46:	400b      	ands	r3, r1
 8000d48:	3b08      	subs	r3, #8
 8000d4a:	089b      	lsrs	r3, r3, #2
 8000d4c:	3306      	adds	r3, #6
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	18d3      	adds	r3, r2, r3
 8000d52:	3304      	adds	r3, #4
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	1dfa      	adds	r2, r7, #7
 8000d58:	7812      	ldrb	r2, [r2, #0]
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	400a      	ands	r2, r1
 8000d60:	00d2      	lsls	r2, r2, #3
 8000d62:	21ff      	movs	r1, #255	@ 0xff
 8000d64:	4091      	lsls	r1, r2
 8000d66:	000a      	movs	r2, r1
 8000d68:	43d2      	mvns	r2, r2
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	019b      	lsls	r3, r3, #6
 8000d72:	22ff      	movs	r2, #255	@ 0xff
 8000d74:	401a      	ands	r2, r3
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	4003      	ands	r3, r0
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d84:	4809      	ldr	r0, [pc, #36]	@ (8000dac <__NVIC_SetPriority+0xd8>)
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	001c      	movs	r4, r3
 8000d8c:	230f      	movs	r3, #15
 8000d8e:	4023      	ands	r3, r4
 8000d90:	3b08      	subs	r3, #8
 8000d92:	089b      	lsrs	r3, r3, #2
 8000d94:	430a      	orrs	r2, r1
 8000d96:	3306      	adds	r3, #6
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	18c3      	adds	r3, r0, r3
 8000d9c:	3304      	adds	r3, #4
 8000d9e:	601a      	str	r2, [r3, #0]
}
 8000da0:	46c0      	nop			@ (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b003      	add	sp, #12
 8000da6:	bd90      	pop	{r4, r7, pc}
 8000da8:	e000e100 	.word	0xe000e100
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	1e5a      	subs	r2, r3, #1
 8000dbc:	2380      	movs	r3, #128	@ 0x80
 8000dbe:	045b      	lsls	r3, r3, #17
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d301      	bcc.n	8000dc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e010      	b.n	8000dea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <SysTick_Config+0x44>)
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	425b      	negs	r3, r3
 8000dd4:	2103      	movs	r1, #3
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f7ff ff7c 	bl	8000cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ddc:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <SysTick_Config+0x44>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de2:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <SysTick_Config+0x44>)
 8000de4:	2207      	movs	r2, #7
 8000de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	0018      	movs	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b002      	add	sp, #8
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	e000e010 	.word	0xe000e010

08000df8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
 8000e02:	210f      	movs	r1, #15
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	1c02      	adds	r2, r0, #0
 8000e08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	0011      	movs	r1, r2
 8000e14:	0018      	movs	r0, r3
 8000e16:	f7ff ff5d 	bl	8000cd4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	b004      	add	sp, #16
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	0002      	movs	r2, r0
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e2e:	1dfb      	adds	r3, r7, #7
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b25b      	sxtb	r3, r3
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff ff33 	bl	8000ca0 <__NVIC_EnableIRQ>
}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f7ff ffaf 	bl	8000db0 <SysTick_Config>
 8000e52:	0003      	movs	r3, r0
}
 8000e54:	0018      	movs	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b002      	add	sp, #8
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2221      	movs	r2, #33	@ 0x21
 8000e68:	5c9b      	ldrb	r3, [r3, r2]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d008      	beq.n	8000e82 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2204      	movs	r2, #4
 8000e74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2220      	movs	r2, #32
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e020      	b.n	8000ec4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	210e      	movs	r1, #14
 8000e8e:	438a      	bics	r2, r1
 8000e90:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	438a      	bics	r2, r1
 8000ea0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000eaa:	2101      	movs	r1, #1
 8000eac:	4091      	lsls	r1, r2
 8000eae:	000a      	movs	r2, r1
 8000eb0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2221      	movs	r2, #33	@ 0x21
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2220      	movs	r2, #32
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000ec2:	2300      	movs	r3, #0
}
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b002      	add	sp, #8
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ed4:	210f      	movs	r1, #15
 8000ed6:	187b      	adds	r3, r7, r1
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2221      	movs	r2, #33	@ 0x21
 8000ee0:	5c9b      	ldrb	r3, [r3, r2]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d006      	beq.n	8000ef6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2204      	movs	r2, #4
 8000eec:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e028      	b.n	8000f48 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	210e      	movs	r1, #14
 8000f02:	438a      	bics	r2, r1
 8000f04:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2101      	movs	r1, #1
 8000f12:	438a      	bics	r2, r1
 8000f14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f1e:	2101      	movs	r1, #1
 8000f20:	4091      	lsls	r1, r2
 8000f22:	000a      	movs	r2, r1
 8000f24:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2221      	movs	r2, #33	@ 0x21
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2220      	movs	r2, #32
 8000f32:	2100      	movs	r1, #0
 8000f34:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d004      	beq.n	8000f48 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	0010      	movs	r0, r2
 8000f46:	4798      	blx	r3
    }
  }
  return status;
 8000f48:	230f      	movs	r3, #15
 8000f4a:	18fb      	adds	r3, r7, r3
 8000f4c:	781b      	ldrb	r3, [r3, #0]
}
 8000f4e:	0018      	movs	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b004      	add	sp, #16
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f66:	e149      	b.n	80011fc <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4091      	lsls	r1, r2
 8000f72:	000a      	movs	r2, r1
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d100      	bne.n	8000f80 <HAL_GPIO_Init+0x28>
 8000f7e:	e13a      	b.n	80011f6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2203      	movs	r2, #3
 8000f86:	4013      	ands	r3, r2
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d005      	beq.n	8000f98 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2203      	movs	r2, #3
 8000f92:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d130      	bne.n	8000ffa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	409a      	lsls	r2, r3
 8000fa6:	0013      	movs	r3, r2
 8000fa8:	43da      	mvns	r2, r3
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	68da      	ldr	r2, [r3, #12]
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	409a      	lsls	r2, r3
 8000fba:	0013      	movs	r3, r2
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fce:	2201      	movs	r2, #1
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
 8000fd4:	0013      	movs	r3, r2
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	091b      	lsrs	r3, r3, #4
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
 8000fec:	0013      	movs	r3, r2
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2203      	movs	r2, #3
 8001000:	4013      	ands	r3, r2
 8001002:	2b03      	cmp	r3, #3
 8001004:	d017      	beq.n	8001036 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	2203      	movs	r2, #3
 8001012:	409a      	lsls	r2, r3
 8001014:	0013      	movs	r3, r2
 8001016:	43da      	mvns	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	689a      	ldr	r2, [r3, #8]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	409a      	lsls	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2203      	movs	r2, #3
 800103c:	4013      	ands	r3, r2
 800103e:	2b02      	cmp	r3, #2
 8001040:	d123      	bne.n	800108a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	58d3      	ldr	r3, [r2, r3]
 800104e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	2207      	movs	r2, #7
 8001054:	4013      	ands	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	220f      	movs	r2, #15
 800105a:	409a      	lsls	r2, r3
 800105c:	0013      	movs	r3, r2
 800105e:	43da      	mvns	r2, r3
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4013      	ands	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	691a      	ldr	r2, [r3, #16]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	2107      	movs	r1, #7
 800106e:	400b      	ands	r3, r1
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	409a      	lsls	r2, r3
 8001074:	0013      	movs	r3, r2
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	08da      	lsrs	r2, r3, #3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3208      	adds	r2, #8
 8001084:	0092      	lsls	r2, r2, #2
 8001086:	6939      	ldr	r1, [r7, #16]
 8001088:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	409a      	lsls	r2, r3
 8001098:	0013      	movs	r3, r2
 800109a:	43da      	mvns	r2, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	2203      	movs	r2, #3
 80010a8:	401a      	ands	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	409a      	lsls	r2, r3
 80010b0:	0013      	movs	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685a      	ldr	r2, [r3, #4]
 80010c2:	23c0      	movs	r3, #192	@ 0xc0
 80010c4:	029b      	lsls	r3, r3, #10
 80010c6:	4013      	ands	r3, r2
 80010c8:	d100      	bne.n	80010cc <HAL_GPIO_Init+0x174>
 80010ca:	e094      	b.n	80011f6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010cc:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <HAL_GPIO_Init+0x2bc>)
 80010ce:	699a      	ldr	r2, [r3, #24]
 80010d0:	4b50      	ldr	r3, [pc, #320]	@ (8001214 <HAL_GPIO_Init+0x2bc>)
 80010d2:	2101      	movs	r1, #1
 80010d4:	430a      	orrs	r2, r1
 80010d6:	619a      	str	r2, [r3, #24]
 80010d8:	4b4e      	ldr	r3, [pc, #312]	@ (8001214 <HAL_GPIO_Init+0x2bc>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	2201      	movs	r2, #1
 80010de:	4013      	ands	r3, r2
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010e4:	4a4c      	ldr	r2, [pc, #304]	@ (8001218 <HAL_GPIO_Init+0x2c0>)
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	089b      	lsrs	r3, r3, #2
 80010ea:	3302      	adds	r3, #2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	589b      	ldr	r3, [r3, r2]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	2203      	movs	r2, #3
 80010f6:	4013      	ands	r3, r2
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	220f      	movs	r2, #15
 80010fc:	409a      	lsls	r2, r3
 80010fe:	0013      	movs	r3, r2
 8001100:	43da      	mvns	r2, r3
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	2390      	movs	r3, #144	@ 0x90
 800110c:	05db      	lsls	r3, r3, #23
 800110e:	429a      	cmp	r2, r3
 8001110:	d00d      	beq.n	800112e <HAL_GPIO_Init+0x1d6>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a41      	ldr	r2, [pc, #260]	@ (800121c <HAL_GPIO_Init+0x2c4>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d007      	beq.n	800112a <HAL_GPIO_Init+0x1d2>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a40      	ldr	r2, [pc, #256]	@ (8001220 <HAL_GPIO_Init+0x2c8>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d101      	bne.n	8001126 <HAL_GPIO_Init+0x1ce>
 8001122:	2302      	movs	r3, #2
 8001124:	e004      	b.n	8001130 <HAL_GPIO_Init+0x1d8>
 8001126:	2305      	movs	r3, #5
 8001128:	e002      	b.n	8001130 <HAL_GPIO_Init+0x1d8>
 800112a:	2301      	movs	r3, #1
 800112c:	e000      	b.n	8001130 <HAL_GPIO_Init+0x1d8>
 800112e:	2300      	movs	r3, #0
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	2103      	movs	r1, #3
 8001134:	400a      	ands	r2, r1
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	4093      	lsls	r3, r2
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	4313      	orrs	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001140:	4935      	ldr	r1, [pc, #212]	@ (8001218 <HAL_GPIO_Init+0x2c0>)
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114e:	4b35      	ldr	r3, [pc, #212]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	43da      	mvns	r2, r3
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	4013      	ands	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685a      	ldr	r2, [r3, #4]
 8001162:	2380      	movs	r3, #128	@ 0x80
 8001164:	035b      	lsls	r3, r3, #13
 8001166:	4013      	ands	r3, r2
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001172:	4b2c      	ldr	r3, [pc, #176]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001178:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	43da      	mvns	r2, r3
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	4013      	ands	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685a      	ldr	r2, [r3, #4]
 800118c:	2380      	movs	r3, #128	@ 0x80
 800118e:	039b      	lsls	r3, r3, #14
 8001190:	4013      	ands	r3, r2
 8001192:	d003      	beq.n	800119c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	4313      	orrs	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800119c:	4b21      	ldr	r3, [pc, #132]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80011a2:	4b20      	ldr	r3, [pc, #128]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	43da      	mvns	r2, r3
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	4013      	ands	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	2380      	movs	r3, #128	@ 0x80
 80011b8:	029b      	lsls	r3, r3, #10
 80011ba:	4013      	ands	r3, r2
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011c6:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80011cc:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	43da      	mvns	r2, r3
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	025b      	lsls	r3, r3, #9
 80011e4:	4013      	ands	r3, r2
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	3301      	adds	r3, #1
 80011fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	40da      	lsrs	r2, r3
 8001204:	1e13      	subs	r3, r2, #0
 8001206:	d000      	beq.n	800120a <HAL_GPIO_Init+0x2b2>
 8001208:	e6ae      	b.n	8000f68 <HAL_GPIO_Init+0x10>
  } 
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46c0      	nop			@ (mov r8, r8)
 800120e:	46bd      	mov	sp, r7
 8001210:	b006      	add	sp, #24
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40021000 	.word	0x40021000
 8001218:	40010000 	.word	0x40010000
 800121c:	48000400 	.word	0x48000400
 8001220:	48000800 	.word	0x48000800
 8001224:	40010400 	.word	0x40010400

08001228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	0008      	movs	r0, r1
 8001232:	0011      	movs	r1, r2
 8001234:	1cbb      	adds	r3, r7, #2
 8001236:	1c02      	adds	r2, r0, #0
 8001238:	801a      	strh	r2, [r3, #0]
 800123a:	1c7b      	adds	r3, r7, #1
 800123c:	1c0a      	adds	r2, r1, #0
 800123e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001240:	1c7b      	adds	r3, r7, #1
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d004      	beq.n	8001252 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001248:	1cbb      	adds	r3, r7, #2
 800124a:	881a      	ldrh	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001252:	1cbb      	adds	r3, r7, #2
 8001254:	881a      	ldrh	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800125a:	46c0      	nop			@ (mov r8, r8)
 800125c:	46bd      	mov	sp, r7
 800125e:	b002      	add	sp, #8
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	000a      	movs	r2, r1
 800126c:	1cbb      	adds	r3, r7, #2
 800126e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001276:	1cbb      	adds	r3, r7, #2
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	4013      	ands	r3, r2
 800127e:	041a      	lsls	r2, r3, #16
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	43db      	mvns	r3, r3
 8001284:	1cb9      	adds	r1, r7, #2
 8001286:	8809      	ldrh	r1, [r1, #0]
 8001288:	400b      	ands	r3, r1
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	619a      	str	r2, [r3, #24]
}
 8001290:	46c0      	nop			@ (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d102      	bne.n	80012ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	f000 fb76 	bl	8001998 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2201      	movs	r2, #1
 80012b2:	4013      	ands	r3, r2
 80012b4:	d100      	bne.n	80012b8 <HAL_RCC_OscConfig+0x20>
 80012b6:	e08e      	b.n	80013d6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012b8:	4bc5      	ldr	r3, [pc, #788]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	220c      	movs	r2, #12
 80012be:	4013      	ands	r3, r2
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d00e      	beq.n	80012e2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012c4:	4bc2      	ldr	r3, [pc, #776]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	220c      	movs	r2, #12
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d117      	bne.n	8001300 <HAL_RCC_OscConfig+0x68>
 80012d0:	4bbf      	ldr	r3, [pc, #764]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	23c0      	movs	r3, #192	@ 0xc0
 80012d6:	025b      	lsls	r3, r3, #9
 80012d8:	401a      	ands	r2, r3
 80012da:	2380      	movs	r3, #128	@ 0x80
 80012dc:	025b      	lsls	r3, r3, #9
 80012de:	429a      	cmp	r2, r3
 80012e0:	d10e      	bne.n	8001300 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e2:	4bbb      	ldr	r3, [pc, #748]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	2380      	movs	r3, #128	@ 0x80
 80012e8:	029b      	lsls	r3, r3, #10
 80012ea:	4013      	ands	r3, r2
 80012ec:	d100      	bne.n	80012f0 <HAL_RCC_OscConfig+0x58>
 80012ee:	e071      	b.n	80013d4 <HAL_RCC_OscConfig+0x13c>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d000      	beq.n	80012fa <HAL_RCC_OscConfig+0x62>
 80012f8:	e06c      	b.n	80013d4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	f000 fb4c 	bl	8001998 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d107      	bne.n	8001318 <HAL_RCC_OscConfig+0x80>
 8001308:	4bb1      	ldr	r3, [pc, #708]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4bb0      	ldr	r3, [pc, #704]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800130e:	2180      	movs	r1, #128	@ 0x80
 8001310:	0249      	lsls	r1, r1, #9
 8001312:	430a      	orrs	r2, r1
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	e02f      	b.n	8001378 <HAL_RCC_OscConfig+0xe0>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d10c      	bne.n	800133a <HAL_RCC_OscConfig+0xa2>
 8001320:	4bab      	ldr	r3, [pc, #684]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4baa      	ldr	r3, [pc, #680]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001326:	49ab      	ldr	r1, [pc, #684]	@ (80015d4 <HAL_RCC_OscConfig+0x33c>)
 8001328:	400a      	ands	r2, r1
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	4ba8      	ldr	r3, [pc, #672]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4ba7      	ldr	r3, [pc, #668]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001332:	49a9      	ldr	r1, [pc, #676]	@ (80015d8 <HAL_RCC_OscConfig+0x340>)
 8001334:	400a      	ands	r2, r1
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	e01e      	b.n	8001378 <HAL_RCC_OscConfig+0xe0>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2b05      	cmp	r3, #5
 8001340:	d10e      	bne.n	8001360 <HAL_RCC_OscConfig+0xc8>
 8001342:	4ba3      	ldr	r3, [pc, #652]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4ba2      	ldr	r3, [pc, #648]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001348:	2180      	movs	r1, #128	@ 0x80
 800134a:	02c9      	lsls	r1, r1, #11
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	4b9f      	ldr	r3, [pc, #636]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b9e      	ldr	r3, [pc, #632]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	0249      	lsls	r1, r1, #9
 800135a:	430a      	orrs	r2, r1
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	e00b      	b.n	8001378 <HAL_RCC_OscConfig+0xe0>
 8001360:	4b9b      	ldr	r3, [pc, #620]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4b9a      	ldr	r3, [pc, #616]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001366:	499b      	ldr	r1, [pc, #620]	@ (80015d4 <HAL_RCC_OscConfig+0x33c>)
 8001368:	400a      	ands	r2, r1
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	4b98      	ldr	r3, [pc, #608]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b97      	ldr	r3, [pc, #604]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001372:	4999      	ldr	r1, [pc, #612]	@ (80015d8 <HAL_RCC_OscConfig+0x340>)
 8001374:	400a      	ands	r2, r1
 8001376:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d014      	beq.n	80013aa <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fb1c 	bl	80009bc <HAL_GetTick>
 8001384:	0003      	movs	r3, r0
 8001386:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001388:	e008      	b.n	800139c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800138a:	f7ff fb17 	bl	80009bc <HAL_GetTick>
 800138e:	0002      	movs	r2, r0
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b64      	cmp	r3, #100	@ 0x64
 8001396:	d901      	bls.n	800139c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e2fd      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139c:	4b8c      	ldr	r3, [pc, #560]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	029b      	lsls	r3, r3, #10
 80013a4:	4013      	ands	r3, r2
 80013a6:	d0f0      	beq.n	800138a <HAL_RCC_OscConfig+0xf2>
 80013a8:	e015      	b.n	80013d6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013aa:	f7ff fb07 	bl	80009bc <HAL_GetTick>
 80013ae:	0003      	movs	r3, r0
 80013b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b4:	f7ff fb02 	bl	80009bc <HAL_GetTick>
 80013b8:	0002      	movs	r2, r0
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b64      	cmp	r3, #100	@ 0x64
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e2e8      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c6:	4b82      	ldr	r3, [pc, #520]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	2380      	movs	r3, #128	@ 0x80
 80013cc:	029b      	lsls	r3, r3, #10
 80013ce:	4013      	ands	r3, r2
 80013d0:	d1f0      	bne.n	80013b4 <HAL_RCC_OscConfig+0x11c>
 80013d2:	e000      	b.n	80013d6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2202      	movs	r2, #2
 80013dc:	4013      	ands	r3, r2
 80013de:	d100      	bne.n	80013e2 <HAL_RCC_OscConfig+0x14a>
 80013e0:	e06c      	b.n	80014bc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013e2:	4b7b      	ldr	r3, [pc, #492]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	220c      	movs	r2, #12
 80013e8:	4013      	ands	r3, r2
 80013ea:	d00e      	beq.n	800140a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013ec:	4b78      	ldr	r3, [pc, #480]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	220c      	movs	r2, #12
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b08      	cmp	r3, #8
 80013f6:	d11f      	bne.n	8001438 <HAL_RCC_OscConfig+0x1a0>
 80013f8:	4b75      	ldr	r3, [pc, #468]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	23c0      	movs	r3, #192	@ 0xc0
 80013fe:	025b      	lsls	r3, r3, #9
 8001400:	401a      	ands	r2, r3
 8001402:	2380      	movs	r3, #128	@ 0x80
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	429a      	cmp	r2, r3
 8001408:	d116      	bne.n	8001438 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140a:	4b71      	ldr	r3, [pc, #452]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2202      	movs	r2, #2
 8001410:	4013      	ands	r3, r2
 8001412:	d005      	beq.n	8001420 <HAL_RCC_OscConfig+0x188>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d001      	beq.n	8001420 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e2bb      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001420:	4b6b      	ldr	r3, [pc, #428]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	22f8      	movs	r2, #248	@ 0xf8
 8001426:	4393      	bics	r3, r2
 8001428:	0019      	movs	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	00da      	lsls	r2, r3, #3
 8001430:	4b67      	ldr	r3, [pc, #412]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001436:	e041      	b.n	80014bc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d024      	beq.n	800148a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001440:	4b63      	ldr	r3, [pc, #396]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	4b62      	ldr	r3, [pc, #392]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001446:	2101      	movs	r1, #1
 8001448:	430a      	orrs	r2, r1
 800144a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144c:	f7ff fab6 	bl	80009bc <HAL_GetTick>
 8001450:	0003      	movs	r3, r0
 8001452:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001456:	f7ff fab1 	bl	80009bc <HAL_GetTick>
 800145a:	0002      	movs	r2, r0
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e297      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001468:	4b59      	ldr	r3, [pc, #356]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2202      	movs	r2, #2
 800146e:	4013      	ands	r3, r2
 8001470:	d0f1      	beq.n	8001456 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001472:	4b57      	ldr	r3, [pc, #348]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	22f8      	movs	r2, #248	@ 0xf8
 8001478:	4393      	bics	r3, r2
 800147a:	0019      	movs	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	00da      	lsls	r2, r3, #3
 8001482:	4b53      	ldr	r3, [pc, #332]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001484:	430a      	orrs	r2, r1
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e018      	b.n	80014bc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800148a:	4b51      	ldr	r3, [pc, #324]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4b50      	ldr	r3, [pc, #320]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001490:	2101      	movs	r1, #1
 8001492:	438a      	bics	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001496:	f7ff fa91 	bl	80009bc <HAL_GetTick>
 800149a:	0003      	movs	r3, r0
 800149c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a0:	f7ff fa8c 	bl	80009bc <HAL_GetTick>
 80014a4:	0002      	movs	r2, r0
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e272      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b2:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2202      	movs	r2, #2
 80014b8:	4013      	ands	r3, r2
 80014ba:	d1f1      	bne.n	80014a0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2208      	movs	r2, #8
 80014c2:	4013      	ands	r3, r2
 80014c4:	d036      	beq.n	8001534 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d019      	beq.n	8001502 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ce:	4b40      	ldr	r3, [pc, #256]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80014d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014d2:	4b3f      	ldr	r3, [pc, #252]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80014d4:	2101      	movs	r1, #1
 80014d6:	430a      	orrs	r2, r1
 80014d8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014da:	f7ff fa6f 	bl	80009bc <HAL_GetTick>
 80014de:	0003      	movs	r3, r0
 80014e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014e2:	e008      	b.n	80014f6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e4:	f7ff fa6a 	bl	80009bc <HAL_GetTick>
 80014e8:	0002      	movs	r2, r0
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e250      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f6:	4b36      	ldr	r3, [pc, #216]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	2202      	movs	r2, #2
 80014fc:	4013      	ands	r3, r2
 80014fe:	d0f1      	beq.n	80014e4 <HAL_RCC_OscConfig+0x24c>
 8001500:	e018      	b.n	8001534 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001502:	4b33      	ldr	r3, [pc, #204]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001504:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001506:	4b32      	ldr	r3, [pc, #200]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001508:	2101      	movs	r1, #1
 800150a:	438a      	bics	r2, r1
 800150c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff fa55 	bl	80009bc <HAL_GetTick>
 8001512:	0003      	movs	r3, r0
 8001514:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001518:	f7ff fa50 	bl	80009bc <HAL_GetTick>
 800151c:	0002      	movs	r2, r0
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e236      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152a:	4b29      	ldr	r3, [pc, #164]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800152c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152e:	2202      	movs	r2, #2
 8001530:	4013      	ands	r3, r2
 8001532:	d1f1      	bne.n	8001518 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2204      	movs	r2, #4
 800153a:	4013      	ands	r3, r2
 800153c:	d100      	bne.n	8001540 <HAL_RCC_OscConfig+0x2a8>
 800153e:	e0b5      	b.n	80016ac <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001540:	201f      	movs	r0, #31
 8001542:	183b      	adds	r3, r7, r0
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001548:	4b21      	ldr	r3, [pc, #132]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800154a:	69da      	ldr	r2, [r3, #28]
 800154c:	2380      	movs	r3, #128	@ 0x80
 800154e:	055b      	lsls	r3, r3, #21
 8001550:	4013      	ands	r3, r2
 8001552:	d110      	bne.n	8001576 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001556:	69da      	ldr	r2, [r3, #28]
 8001558:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 800155a:	2180      	movs	r1, #128	@ 0x80
 800155c:	0549      	lsls	r1, r1, #21
 800155e:	430a      	orrs	r2, r1
 8001560:	61da      	str	r2, [r3, #28]
 8001562:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 8001564:	69da      	ldr	r2, [r3, #28]
 8001566:	2380      	movs	r3, #128	@ 0x80
 8001568:	055b      	lsls	r3, r3, #21
 800156a:	4013      	ands	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001570:	183b      	adds	r3, r7, r0
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001576:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <HAL_RCC_OscConfig+0x344>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	2380      	movs	r3, #128	@ 0x80
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4013      	ands	r3, r2
 8001580:	d11a      	bne.n	80015b8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001582:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <HAL_RCC_OscConfig+0x344>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <HAL_RCC_OscConfig+0x344>)
 8001588:	2180      	movs	r1, #128	@ 0x80
 800158a:	0049      	lsls	r1, r1, #1
 800158c:	430a      	orrs	r2, r1
 800158e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001590:	f7ff fa14 	bl	80009bc <HAL_GetTick>
 8001594:	0003      	movs	r3, r0
 8001596:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001598:	e008      	b.n	80015ac <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800159a:	f7ff fa0f 	bl	80009bc <HAL_GetTick>
 800159e:	0002      	movs	r2, r0
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b64      	cmp	r3, #100	@ 0x64
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e1f5      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <HAL_RCC_OscConfig+0x344>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	4013      	ands	r3, r2
 80015b6:	d0f0      	beq.n	800159a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d10f      	bne.n	80015e0 <HAL_RCC_OscConfig+0x348>
 80015c0:	4b03      	ldr	r3, [pc, #12]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80015c2:	6a1a      	ldr	r2, [r3, #32]
 80015c4:	4b02      	ldr	r3, [pc, #8]	@ (80015d0 <HAL_RCC_OscConfig+0x338>)
 80015c6:	2101      	movs	r1, #1
 80015c8:	430a      	orrs	r2, r1
 80015ca:	621a      	str	r2, [r3, #32]
 80015cc:	e036      	b.n	800163c <HAL_RCC_OscConfig+0x3a4>
 80015ce:	46c0      	nop			@ (mov r8, r8)
 80015d0:	40021000 	.word	0x40021000
 80015d4:	fffeffff 	.word	0xfffeffff
 80015d8:	fffbffff 	.word	0xfffbffff
 80015dc:	40007000 	.word	0x40007000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d10c      	bne.n	8001602 <HAL_RCC_OscConfig+0x36a>
 80015e8:	4bca      	ldr	r3, [pc, #808]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80015ea:	6a1a      	ldr	r2, [r3, #32]
 80015ec:	4bc9      	ldr	r3, [pc, #804]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	621a      	str	r2, [r3, #32]
 80015f4:	4bc7      	ldr	r3, [pc, #796]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80015f6:	6a1a      	ldr	r2, [r3, #32]
 80015f8:	4bc6      	ldr	r3, [pc, #792]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80015fa:	2104      	movs	r1, #4
 80015fc:	438a      	bics	r2, r1
 80015fe:	621a      	str	r2, [r3, #32]
 8001600:	e01c      	b.n	800163c <HAL_RCC_OscConfig+0x3a4>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	2b05      	cmp	r3, #5
 8001608:	d10c      	bne.n	8001624 <HAL_RCC_OscConfig+0x38c>
 800160a:	4bc2      	ldr	r3, [pc, #776]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800160c:	6a1a      	ldr	r2, [r3, #32]
 800160e:	4bc1      	ldr	r3, [pc, #772]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001610:	2104      	movs	r1, #4
 8001612:	430a      	orrs	r2, r1
 8001614:	621a      	str	r2, [r3, #32]
 8001616:	4bbf      	ldr	r3, [pc, #764]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001618:	6a1a      	ldr	r2, [r3, #32]
 800161a:	4bbe      	ldr	r3, [pc, #760]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800161c:	2101      	movs	r1, #1
 800161e:	430a      	orrs	r2, r1
 8001620:	621a      	str	r2, [r3, #32]
 8001622:	e00b      	b.n	800163c <HAL_RCC_OscConfig+0x3a4>
 8001624:	4bbb      	ldr	r3, [pc, #748]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001626:	6a1a      	ldr	r2, [r3, #32]
 8001628:	4bba      	ldr	r3, [pc, #744]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800162a:	2101      	movs	r1, #1
 800162c:	438a      	bics	r2, r1
 800162e:	621a      	str	r2, [r3, #32]
 8001630:	4bb8      	ldr	r3, [pc, #736]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001632:	6a1a      	ldr	r2, [r3, #32]
 8001634:	4bb7      	ldr	r3, [pc, #732]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001636:	2104      	movs	r1, #4
 8001638:	438a      	bics	r2, r1
 800163a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d014      	beq.n	800166e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001644:	f7ff f9ba 	bl	80009bc <HAL_GetTick>
 8001648:	0003      	movs	r3, r0
 800164a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800164c:	e009      	b.n	8001662 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800164e:	f7ff f9b5 	bl	80009bc <HAL_GetTick>
 8001652:	0002      	movs	r2, r0
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	4aaf      	ldr	r2, [pc, #700]	@ (8001918 <HAL_RCC_OscConfig+0x680>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e19a      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001662:	4bac      	ldr	r3, [pc, #688]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	2202      	movs	r2, #2
 8001668:	4013      	ands	r3, r2
 800166a:	d0f0      	beq.n	800164e <HAL_RCC_OscConfig+0x3b6>
 800166c:	e013      	b.n	8001696 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166e:	f7ff f9a5 	bl	80009bc <HAL_GetTick>
 8001672:	0003      	movs	r3, r0
 8001674:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001676:	e009      	b.n	800168c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001678:	f7ff f9a0 	bl	80009bc <HAL_GetTick>
 800167c:	0002      	movs	r2, r0
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	4aa5      	ldr	r2, [pc, #660]	@ (8001918 <HAL_RCC_OscConfig+0x680>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e185      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800168c:	4ba1      	ldr	r3, [pc, #644]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	2202      	movs	r2, #2
 8001692:	4013      	ands	r3, r2
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001696:	231f      	movs	r3, #31
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d105      	bne.n	80016ac <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a0:	4b9c      	ldr	r3, [pc, #624]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016a2:	69da      	ldr	r2, [r3, #28]
 80016a4:	4b9b      	ldr	r3, [pc, #620]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016a6:	499d      	ldr	r1, [pc, #628]	@ (800191c <HAL_RCC_OscConfig+0x684>)
 80016a8:	400a      	ands	r2, r1
 80016aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2210      	movs	r2, #16
 80016b2:	4013      	ands	r3, r2
 80016b4:	d063      	beq.n	800177e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d12a      	bne.n	8001714 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80016be:	4b95      	ldr	r3, [pc, #596]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016c2:	4b94      	ldr	r3, [pc, #592]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016c4:	2104      	movs	r1, #4
 80016c6:	430a      	orrs	r2, r1
 80016c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80016ca:	4b92      	ldr	r3, [pc, #584]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ce:	4b91      	ldr	r3, [pc, #580]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016d0:	2101      	movs	r1, #1
 80016d2:	430a      	orrs	r2, r1
 80016d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d6:	f7ff f971 	bl	80009bc <HAL_GetTick>
 80016da:	0003      	movs	r3, r0
 80016dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80016e0:	f7ff f96c 	bl	80009bc <HAL_GetTick>
 80016e4:	0002      	movs	r2, r0
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e152      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80016f2:	4b88      	ldr	r3, [pc, #544]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f6:	2202      	movs	r2, #2
 80016f8:	4013      	ands	r3, r2
 80016fa:	d0f1      	beq.n	80016e0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80016fc:	4b85      	ldr	r3, [pc, #532]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80016fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001700:	22f8      	movs	r2, #248	@ 0xf8
 8001702:	4393      	bics	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	00da      	lsls	r2, r3, #3
 800170c:	4b81      	ldr	r3, [pc, #516]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800170e:	430a      	orrs	r2, r1
 8001710:	635a      	str	r2, [r3, #52]	@ 0x34
 8001712:	e034      	b.n	800177e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	695b      	ldr	r3, [r3, #20]
 8001718:	3305      	adds	r3, #5
 800171a:	d111      	bne.n	8001740 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800171c:	4b7d      	ldr	r3, [pc, #500]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800171e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001720:	4b7c      	ldr	r3, [pc, #496]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001722:	2104      	movs	r1, #4
 8001724:	438a      	bics	r2, r1
 8001726:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001728:	4b7a      	ldr	r3, [pc, #488]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800172a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800172c:	22f8      	movs	r2, #248	@ 0xf8
 800172e:	4393      	bics	r3, r2
 8001730:	0019      	movs	r1, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	00da      	lsls	r2, r3, #3
 8001738:	4b76      	ldr	r3, [pc, #472]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800173a:	430a      	orrs	r2, r1
 800173c:	635a      	str	r2, [r3, #52]	@ 0x34
 800173e:	e01e      	b.n	800177e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001740:	4b74      	ldr	r3, [pc, #464]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001742:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001744:	4b73      	ldr	r3, [pc, #460]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001746:	2104      	movs	r1, #4
 8001748:	430a      	orrs	r2, r1
 800174a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800174c:	4b71      	ldr	r3, [pc, #452]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800174e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001750:	4b70      	ldr	r3, [pc, #448]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001752:	2101      	movs	r1, #1
 8001754:	438a      	bics	r2, r1
 8001756:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001758:	f7ff f930 	bl	80009bc <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001762:	f7ff f92b 	bl	80009bc <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e111      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001774:	4b67      	ldr	r3, [pc, #412]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001778:	2202      	movs	r2, #2
 800177a:	4013      	ands	r3, r2
 800177c:	d1f1      	bne.n	8001762 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2220      	movs	r2, #32
 8001784:	4013      	ands	r3, r2
 8001786:	d05c      	beq.n	8001842 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001788:	4b62      	ldr	r3, [pc, #392]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	220c      	movs	r2, #12
 800178e:	4013      	ands	r3, r2
 8001790:	2b0c      	cmp	r3, #12
 8001792:	d00e      	beq.n	80017b2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001794:	4b5f      	ldr	r3, [pc, #380]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	220c      	movs	r2, #12
 800179a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800179c:	2b08      	cmp	r3, #8
 800179e:	d114      	bne.n	80017ca <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80017a0:	4b5c      	ldr	r3, [pc, #368]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	23c0      	movs	r3, #192	@ 0xc0
 80017a6:	025b      	lsls	r3, r3, #9
 80017a8:	401a      	ands	r2, r3
 80017aa:	23c0      	movs	r3, #192	@ 0xc0
 80017ac:	025b      	lsls	r3, r3, #9
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d10b      	bne.n	80017ca <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80017b2:	4b58      	ldr	r3, [pc, #352]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80017b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	029b      	lsls	r3, r3, #10
 80017ba:	4013      	ands	r3, r2
 80017bc:	d040      	beq.n	8001840 <HAL_RCC_OscConfig+0x5a8>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d03c      	beq.n	8001840 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e0e6      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d01b      	beq.n	800180a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80017d2:	4b50      	ldr	r3, [pc, #320]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80017d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80017d8:	2180      	movs	r1, #128	@ 0x80
 80017da:	0249      	lsls	r1, r1, #9
 80017dc:	430a      	orrs	r2, r1
 80017de:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e0:	f7ff f8ec 	bl	80009bc <HAL_GetTick>
 80017e4:	0003      	movs	r3, r0
 80017e6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017ea:	f7ff f8e7 	bl	80009bc <HAL_GetTick>
 80017ee:	0002      	movs	r2, r0
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e0cd      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017fc:	4b45      	ldr	r3, [pc, #276]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80017fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	029b      	lsls	r3, r3, #10
 8001804:	4013      	ands	r3, r2
 8001806:	d0f0      	beq.n	80017ea <HAL_RCC_OscConfig+0x552>
 8001808:	e01b      	b.n	8001842 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800180a:	4b42      	ldr	r3, [pc, #264]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800180c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800180e:	4b41      	ldr	r3, [pc, #260]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001810:	4943      	ldr	r1, [pc, #268]	@ (8001920 <HAL_RCC_OscConfig+0x688>)
 8001812:	400a      	ands	r2, r1
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7ff f8d1 	bl	80009bc <HAL_GetTick>
 800181a:	0003      	movs	r3, r0
 800181c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001820:	f7ff f8cc 	bl	80009bc <HAL_GetTick>
 8001824:	0002      	movs	r2, r0
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e0b2      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001832:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001836:	2380      	movs	r3, #128	@ 0x80
 8001838:	029b      	lsls	r3, r3, #10
 800183a:	4013      	ands	r3, r2
 800183c:	d1f0      	bne.n	8001820 <HAL_RCC_OscConfig+0x588>
 800183e:	e000      	b.n	8001842 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001840:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001846:	2b00      	cmp	r3, #0
 8001848:	d100      	bne.n	800184c <HAL_RCC_OscConfig+0x5b4>
 800184a:	e0a4      	b.n	8001996 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800184c:	4b31      	ldr	r3, [pc, #196]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	220c      	movs	r2, #12
 8001852:	4013      	ands	r3, r2
 8001854:	2b08      	cmp	r3, #8
 8001856:	d100      	bne.n	800185a <HAL_RCC_OscConfig+0x5c2>
 8001858:	e078      	b.n	800194c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185e:	2b02      	cmp	r3, #2
 8001860:	d14c      	bne.n	80018fc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001862:	4b2c      	ldr	r3, [pc, #176]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	4b2b      	ldr	r3, [pc, #172]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001868:	492e      	ldr	r1, [pc, #184]	@ (8001924 <HAL_RCC_OscConfig+0x68c>)
 800186a:	400a      	ands	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186e:	f7ff f8a5 	bl	80009bc <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001878:	f7ff f8a0 	bl	80009bc <HAL_GetTick>
 800187c:	0002      	movs	r2, r0
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e086      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800188a:	4b22      	ldr	r3, [pc, #136]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	2380      	movs	r3, #128	@ 0x80
 8001890:	049b      	lsls	r3, r3, #18
 8001892:	4013      	ands	r3, r2
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001896:	4b1f      	ldr	r3, [pc, #124]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800189a:	220f      	movs	r2, #15
 800189c:	4393      	bics	r3, r2
 800189e:	0019      	movs	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018a6:	430a      	orrs	r2, r1
 80018a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001928 <HAL_RCC_OscConfig+0x690>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018bc:	431a      	orrs	r2, r3
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018c0:	430a      	orrs	r2, r1
 80018c2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4b12      	ldr	r3, [pc, #72]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018ca:	2180      	movs	r1, #128	@ 0x80
 80018cc:	0449      	lsls	r1, r1, #17
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d2:	f7ff f873 	bl	80009bc <HAL_GetTick>
 80018d6:	0003      	movs	r3, r0
 80018d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018dc:	f7ff f86e 	bl	80009bc <HAL_GetTick>
 80018e0:	0002      	movs	r2, r0
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e054      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	2380      	movs	r3, #128	@ 0x80
 80018f4:	049b      	lsls	r3, r3, #18
 80018f6:	4013      	ands	r3, r2
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0x644>
 80018fa:	e04c      	b.n	8001996 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fc:	4b05      	ldr	r3, [pc, #20]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b04      	ldr	r3, [pc, #16]	@ (8001914 <HAL_RCC_OscConfig+0x67c>)
 8001902:	4908      	ldr	r1, [pc, #32]	@ (8001924 <HAL_RCC_OscConfig+0x68c>)
 8001904:	400a      	ands	r2, r1
 8001906:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff f858 	bl	80009bc <HAL_GetTick>
 800190c:	0003      	movs	r3, r0
 800190e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001910:	e015      	b.n	800193e <HAL_RCC_OscConfig+0x6a6>
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	40021000 	.word	0x40021000
 8001918:	00001388 	.word	0x00001388
 800191c:	efffffff 	.word	0xefffffff
 8001920:	fffeffff 	.word	0xfffeffff
 8001924:	feffffff 	.word	0xfeffffff
 8001928:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192c:	f7ff f846 	bl	80009bc <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e02c      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800193e:	4b18      	ldr	r3, [pc, #96]	@ (80019a0 <HAL_RCC_OscConfig+0x708>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	2380      	movs	r3, #128	@ 0x80
 8001944:	049b      	lsls	r3, r3, #18
 8001946:	4013      	ands	r3, r2
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x694>
 800194a:	e024      	b.n	8001996 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e01f      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <HAL_RCC_OscConfig+0x708>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <HAL_RCC_OscConfig+0x708>)
 8001960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001962:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	23c0      	movs	r3, #192	@ 0xc0
 8001968:	025b      	lsls	r3, r3, #9
 800196a:	401a      	ands	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	429a      	cmp	r2, r3
 8001972:	d10e      	bne.n	8001992 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	220f      	movs	r2, #15
 8001978:	401a      	ands	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800197e:	429a      	cmp	r2, r3
 8001980:	d107      	bne.n	8001992 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	23f0      	movs	r3, #240	@ 0xf0
 8001986:	039b      	lsls	r3, r3, #14
 8001988:	401a      	ands	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800198e:	429a      	cmp	r2, r3
 8001990:	d001      	beq.n	8001996 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001996:	2300      	movs	r3, #0
}
 8001998:	0018      	movs	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	b008      	add	sp, #32
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40021000 	.word	0x40021000

080019a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0bf      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019b8:	4b61      	ldr	r3, [pc, #388]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2201      	movs	r2, #1
 80019be:	4013      	ands	r3, r2
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d911      	bls.n	80019ea <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c6:	4b5e      	ldr	r3, [pc, #376]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2201      	movs	r2, #1
 80019cc:	4393      	bics	r3, r2
 80019ce:	0019      	movs	r1, r3
 80019d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	430a      	orrs	r2, r1
 80019d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d8:	4b59      	ldr	r3, [pc, #356]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2201      	movs	r2, #1
 80019de:	4013      	ands	r3, r2
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d001      	beq.n	80019ea <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e0a6      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2202      	movs	r2, #2
 80019f0:	4013      	ands	r3, r2
 80019f2:	d015      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2204      	movs	r2, #4
 80019fa:	4013      	ands	r3, r2
 80019fc:	d006      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80019fe:	4b51      	ldr	r3, [pc, #324]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	4b50      	ldr	r3, [pc, #320]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a04:	21e0      	movs	r1, #224	@ 0xe0
 8001a06:	00c9      	lsls	r1, r1, #3
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a0c:	4b4d      	ldr	r3, [pc, #308]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	22f0      	movs	r2, #240	@ 0xf0
 8001a12:	4393      	bics	r3, r2
 8001a14:	0019      	movs	r1, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2201      	movs	r2, #1
 8001a26:	4013      	ands	r3, r2
 8001a28:	d04c      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a32:	4b44      	ldr	r3, [pc, #272]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	029b      	lsls	r3, r3, #10
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d120      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e07a      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	2380      	movs	r3, #128	@ 0x80
 8001a50:	049b      	lsls	r3, r3, #18
 8001a52:	4013      	ands	r3, r2
 8001a54:	d114      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e06e      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001a62:	4b38      	ldr	r3, [pc, #224]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a66:	2380      	movs	r3, #128	@ 0x80
 8001a68:	029b      	lsls	r3, r3, #10
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d108      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e062      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a72:	4b34      	ldr	r3, [pc, #208]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2202      	movs	r2, #2
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e05b      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a80:	4b30      	ldr	r3, [pc, #192]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001a90:	430a      	orrs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a94:	f7fe ff92 	bl	80009bc <HAL_GetTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9e:	f7fe ff8d 	bl	80009bc <HAL_GetTick>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	4a27      	ldr	r2, [pc, #156]	@ (8001b48 <HAL_RCC_ClockConfig+0x1a4>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e042      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b24      	ldr	r3, [pc, #144]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	401a      	ands	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1ec      	bne.n	8001a9e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d211      	bcs.n	8001af6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4393      	bics	r3, r2
 8001ada:	0019      	movs	r1, r3
 8001adc:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae4:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <HAL_RCC_ClockConfig+0x19c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e020      	b.n	8001b38 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2204      	movs	r2, #4
 8001afc:	4013      	ands	r3, r2
 8001afe:	d009      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b00:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4a11      	ldr	r2, [pc, #68]	@ (8001b4c <HAL_RCC_ClockConfig+0x1a8>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	0019      	movs	r1, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001b10:	430a      	orrs	r2, r1
 8001b12:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b14:	f000 f820 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 8001b18:	0001      	movs	r1, r0
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b44 <HAL_RCC_ClockConfig+0x1a0>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	220f      	movs	r2, #15
 8001b22:	4013      	ands	r3, r2
 8001b24:	4a0a      	ldr	r2, [pc, #40]	@ (8001b50 <HAL_RCC_ClockConfig+0x1ac>)
 8001b26:	5cd3      	ldrb	r3, [r2, r3]
 8001b28:	000a      	movs	r2, r1
 8001b2a:	40da      	lsrs	r2, r3
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <HAL_RCC_ClockConfig+0x1b0>)
 8001b2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b30:	2003      	movs	r0, #3
 8001b32:	f7fe fefd 	bl	8000930 <HAL_InitTick>
  
  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	0018      	movs	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b004      	add	sp, #16
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40022000 	.word	0x40022000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	00001388 	.word	0x00001388
 8001b4c:	fffff8ff 	.word	0xfffff8ff
 8001b50:	08002cac 	.word	0x08002cac
 8001b54:	20000000 	.word	0x20000000

08001b58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001b72:	4b2d      	ldr	r3, [pc, #180]	@ (8001c28 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b0c      	cmp	r3, #12
 8001b80:	d046      	beq.n	8001c10 <HAL_RCC_GetSysClockFreq+0xb8>
 8001b82:	d848      	bhi.n	8001c16 <HAL_RCC_GetSysClockFreq+0xbe>
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d002      	beq.n	8001b8e <HAL_RCC_GetSysClockFreq+0x36>
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d003      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0x3c>
 8001b8c:	e043      	b.n	8001c16 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b8e:	4b27      	ldr	r3, [pc, #156]	@ (8001c2c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001b90:	613b      	str	r3, [r7, #16]
      break;
 8001b92:	e043      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	0c9b      	lsrs	r3, r3, #18
 8001b98:	220f      	movs	r2, #15
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	4a24      	ldr	r2, [pc, #144]	@ (8001c30 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ba2:	4b21      	ldr	r3, [pc, #132]	@ (8001c28 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba6:	220f      	movs	r2, #15
 8001ba8:	4013      	ands	r3, r2
 8001baa:	4a22      	ldr	r2, [pc, #136]	@ (8001c34 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001bac:	5cd3      	ldrb	r3, [r2, r3]
 8001bae:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	23c0      	movs	r3, #192	@ 0xc0
 8001bb4:	025b      	lsls	r3, r3, #9
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d109      	bne.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001bc0:	68b9      	ldr	r1, [r7, #8]
 8001bc2:	481a      	ldr	r0, [pc, #104]	@ (8001c2c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001bc4:	f7fe faa0 	bl	8000108 <__udivsi3>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	001a      	movs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4353      	muls	r3, r2
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e01a      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	23c0      	movs	r3, #192	@ 0xc0
 8001bd8:	025b      	lsls	r3, r3, #9
 8001bda:	401a      	ands	r2, r3
 8001bdc:	23c0      	movs	r3, #192	@ 0xc0
 8001bde:	025b      	lsls	r3, r3, #9
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d109      	bne.n	8001bf8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001be4:	68b9      	ldr	r1, [r7, #8]
 8001be6:	4814      	ldr	r0, [pc, #80]	@ (8001c38 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001be8:	f7fe fa8e 	bl	8000108 <__udivsi3>
 8001bec:	0003      	movs	r3, r0
 8001bee:	001a      	movs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4353      	muls	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	480c      	ldr	r0, [pc, #48]	@ (8001c2c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001bfc:	f7fe fa84 	bl	8000108 <__udivsi3>
 8001c00:	0003      	movs	r3, r0
 8001c02:	001a      	movs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4353      	muls	r3, r2
 8001c08:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	613b      	str	r3, [r7, #16]
      break;
 8001c0e:	e005      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001c10:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001c12:	613b      	str	r3, [r7, #16]
      break;
 8001c14:	e002      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c16:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001c18:	613b      	str	r3, [r7, #16]
      break;
 8001c1a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c1c:	693b      	ldr	r3, [r7, #16]
}
 8001c1e:	0018      	movs	r0, r3
 8001c20:	46bd      	mov	sp, r7
 8001c22:	b006      	add	sp, #24
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	46c0      	nop			@ (mov r8, r8)
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	007a1200 	.word	0x007a1200
 8001c30:	08002cc4 	.word	0x08002cc4
 8001c34:	08002cd4 	.word	0x08002cd4
 8001c38:	02dc6c00 	.word	0x02dc6c00

08001c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c40:	4b02      	ldr	r3, [pc, #8]	@ (8001c4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c42:	681b      	ldr	r3, [r3, #0]
}
 8001c44:	0018      	movs	r0, r3
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	20000000 	.word	0x20000000

08001c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c54:	f7ff fff2 	bl	8001c3c <HAL_RCC_GetHCLKFreq>
 8001c58:	0001      	movs	r1, r0
 8001c5a:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	0a1b      	lsrs	r3, r3, #8
 8001c60:	2207      	movs	r2, #7
 8001c62:	4013      	ands	r3, r2
 8001c64:	4a04      	ldr	r2, [pc, #16]	@ (8001c78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c66:	5cd3      	ldrb	r3, [r2, r3]
 8001c68:	40d9      	lsrs	r1, r3
 8001c6a:	000b      	movs	r3, r1
}    
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	46c0      	nop			@ (mov r8, r8)
 8001c74:	40021000 	.word	0x40021000
 8001c78:	08002cbc 	.word	0x08002cbc

08001c7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e044      	b.n	8001d18 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2278      	movs	r2, #120	@ 0x78
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7fe fd6f 	bl	8000784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2224      	movs	r2, #36	@ 0x24
 8001caa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	438a      	bics	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d003      	beq.n	8001ccc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 fd08 	bl	80026dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f000 fbc4 	bl	800245c <UART_SetConfig>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e01c      	b.n	8001d18 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	490d      	ldr	r1, [pc, #52]	@ (8001d20 <HAL_UART_Init+0xa4>)
 8001cea:	400a      	ands	r2, r1
 8001cec:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	212a      	movs	r1, #42	@ 0x2a
 8001cfa:	438a      	bics	r2, r1
 8001cfc:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f000 fd97 	bl	8002844 <UART_CheckIdleState>
 8001d16:	0003      	movs	r3, r0
}
 8001d18:	0018      	movs	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b002      	add	sp, #8
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	ffffb7ff 	.word	0xffffb7ff

08001d24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	@ 0x28
 8001d28:	af02      	add	r7, sp, #8
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	1dbb      	adds	r3, r7, #6
 8001d32:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001d38:	2b20      	cmp	r3, #32
 8001d3a:	d000      	beq.n	8001d3e <HAL_UART_Transmit+0x1a>
 8001d3c:	e08c      	b.n	8001e58 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_UART_Transmit+0x28>
 8001d44:	1dbb      	adds	r3, r7, #6
 8001d46:	881b      	ldrh	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e084      	b.n	8001e5a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	2380      	movs	r3, #128	@ 0x80
 8001d56:	015b      	lsls	r3, r3, #5
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d109      	bne.n	8001d70 <HAL_UART_Transmit+0x4c>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2201      	movs	r2, #1
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d001      	beq.n	8001d70 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e074      	b.n	8001e5a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2284      	movs	r2, #132	@ 0x84
 8001d74:	2100      	movs	r1, #0
 8001d76:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2221      	movs	r2, #33	@ 0x21
 8001d7c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d7e:	f7fe fe1d 	bl	80009bc <HAL_GetTick>
 8001d82:	0003      	movs	r3, r0
 8001d84:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1dba      	adds	r2, r7, #6
 8001d8a:	2150      	movs	r1, #80	@ 0x50
 8001d8c:	8812      	ldrh	r2, [r2, #0]
 8001d8e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	1dba      	adds	r2, r7, #6
 8001d94:	2152      	movs	r1, #82	@ 0x52
 8001d96:	8812      	ldrh	r2, [r2, #0]
 8001d98:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	2380      	movs	r3, #128	@ 0x80
 8001da0:	015b      	lsls	r3, r3, #5
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d108      	bne.n	8001db8 <HAL_UART_Transmit+0x94>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d104      	bne.n	8001db8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	61bb      	str	r3, [r7, #24]
 8001db6:	e003      	b.n	8001dc0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001dc0:	e02f      	b.n	8001e22 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	0013      	movs	r3, r2
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2180      	movs	r1, #128	@ 0x80
 8001dd0:	f000 fde0 	bl	8002994 <UART_WaitOnFlagUntilTimeout>
 8001dd4:	1e03      	subs	r3, r0, #0
 8001dd6:	d004      	beq.n	8001de2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2220      	movs	r2, #32
 8001ddc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e03b      	b.n	8001e5a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10b      	bne.n	8001e00 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	881a      	ldrh	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	05d2      	lsls	r2, r2, #23
 8001df2:	0dd2      	lsrs	r2, r2, #23
 8001df4:	b292      	uxth	r2, r2
 8001df6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	3302      	adds	r3, #2
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	e007      	b.n	8001e10 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2252      	movs	r2, #82	@ 0x52
 8001e14:	5a9b      	ldrh	r3, [r3, r2]
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b299      	uxth	r1, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2252      	movs	r2, #82	@ 0x52
 8001e20:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2252      	movs	r2, #82	@ 0x52
 8001e26:	5a9b      	ldrh	r3, [r3, r2]
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1c9      	bne.n	8001dc2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	0013      	movs	r3, r2
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2140      	movs	r1, #64	@ 0x40
 8001e3c:	f000 fdaa 	bl	8002994 <UART_WaitOnFlagUntilTimeout>
 8001e40:	1e03      	subs	r3, r0, #0
 8001e42:	d004      	beq.n	8001e4e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2220      	movs	r2, #32
 8001e48:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e005      	b.n	8001e5a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2220      	movs	r2, #32
 8001e52:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	e000      	b.n	8001e5a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001e58:	2302      	movs	r3, #2
  }
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b008      	add	sp, #32
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e64:	b590      	push	{r4, r7, lr}
 8001e66:	b0ab      	sub	sp, #172	@ 0xac
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	22a4      	movs	r2, #164	@ 0xa4
 8001e74:	18b9      	adds	r1, r7, r2
 8001e76:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	20a0      	movs	r0, #160	@ 0xa0
 8001e80:	1839      	adds	r1, r7, r0
 8001e82:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	219c      	movs	r1, #156	@ 0x9c
 8001e8c:	1879      	adds	r1, r7, r1
 8001e8e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001e90:	0011      	movs	r1, r2
 8001e92:	18bb      	adds	r3, r7, r2
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a99      	ldr	r2, [pc, #612]	@ (80020fc <HAL_UART_IRQHandler+0x298>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	2298      	movs	r2, #152	@ 0x98
 8001e9c:	18bc      	adds	r4, r7, r2
 8001e9e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001ea0:	18bb      	adds	r3, r7, r2
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d114      	bne.n	8001ed2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001ea8:	187b      	adds	r3, r7, r1
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2220      	movs	r2, #32
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d00f      	beq.n	8001ed2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001eb2:	183b      	adds	r3, r7, r0
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d00a      	beq.n	8001ed2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d100      	bne.n	8001ec6 <HAL_UART_IRQHandler+0x62>
 8001ec4:	e29e      	b.n	8002404 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	0010      	movs	r0, r2
 8001ece:	4798      	blx	r3
      }
      return;
 8001ed0:	e298      	b.n	8002404 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001ed2:	2398      	movs	r3, #152	@ 0x98
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d100      	bne.n	8001ede <HAL_UART_IRQHandler+0x7a>
 8001edc:	e114      	b.n	8002108 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001ede:	239c      	movs	r3, #156	@ 0x9c
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d106      	bne.n	8001ef8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001eea:	23a0      	movs	r3, #160	@ 0xa0
 8001eec:	18fb      	adds	r3, r7, r3
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a83      	ldr	r2, [pc, #524]	@ (8002100 <HAL_UART_IRQHandler+0x29c>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d100      	bne.n	8001ef8 <HAL_UART_IRQHandler+0x94>
 8001ef6:	e107      	b.n	8002108 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001ef8:	23a4      	movs	r3, #164	@ 0xa4
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2201      	movs	r2, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	d012      	beq.n	8001f2a <HAL_UART_IRQHandler+0xc6>
 8001f04:	23a0      	movs	r3, #160	@ 0xa0
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	2380      	movs	r3, #128	@ 0x80
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d00b      	beq.n	8001f2a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2201      	movs	r2, #1
 8001f18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2284      	movs	r2, #132	@ 0x84
 8001f1e:	589b      	ldr	r3, [r3, r2]
 8001f20:	2201      	movs	r2, #1
 8001f22:	431a      	orrs	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2184      	movs	r1, #132	@ 0x84
 8001f28:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f2a:	23a4      	movs	r3, #164	@ 0xa4
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2202      	movs	r2, #2
 8001f32:	4013      	ands	r3, r2
 8001f34:	d011      	beq.n	8001f5a <HAL_UART_IRQHandler+0xf6>
 8001f36:	239c      	movs	r3, #156	@ 0x9c
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	4013      	ands	r3, r2
 8001f40:	d00b      	beq.n	8001f5a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2202      	movs	r2, #2
 8001f48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2284      	movs	r2, #132	@ 0x84
 8001f4e:	589b      	ldr	r3, [r3, r2]
 8001f50:	2204      	movs	r2, #4
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2184      	movs	r1, #132	@ 0x84
 8001f58:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f5a:	23a4      	movs	r3, #164	@ 0xa4
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2204      	movs	r2, #4
 8001f62:	4013      	ands	r3, r2
 8001f64:	d011      	beq.n	8001f8a <HAL_UART_IRQHandler+0x126>
 8001f66:	239c      	movs	r3, #156	@ 0x9c
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d00b      	beq.n	8001f8a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2204      	movs	r2, #4
 8001f78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2284      	movs	r2, #132	@ 0x84
 8001f7e:	589b      	ldr	r3, [r3, r2]
 8001f80:	2202      	movs	r2, #2
 8001f82:	431a      	orrs	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2184      	movs	r1, #132	@ 0x84
 8001f88:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001f8a:	23a4      	movs	r3, #164	@ 0xa4
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2208      	movs	r2, #8
 8001f92:	4013      	ands	r3, r2
 8001f94:	d017      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001f96:	23a0      	movs	r3, #160	@ 0xa0
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2220      	movs	r2, #32
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d105      	bne.n	8001fae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001fa2:	239c      	movs	r3, #156	@ 0x9c
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001fac:	d00b      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2208      	movs	r2, #8
 8001fb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2284      	movs	r2, #132	@ 0x84
 8001fba:	589b      	ldr	r3, [r3, r2]
 8001fbc:	2208      	movs	r2, #8
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2184      	movs	r1, #132	@ 0x84
 8001fc4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001fc6:	23a4      	movs	r3, #164	@ 0xa4
 8001fc8:	18fb      	adds	r3, r7, r3
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d013      	beq.n	8001ffc <HAL_UART_IRQHandler+0x198>
 8001fd4:	23a0      	movs	r3, #160	@ 0xa0
 8001fd6:	18fb      	adds	r3, r7, r3
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	04db      	lsls	r3, r3, #19
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d00c      	beq.n	8001ffc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2280      	movs	r2, #128	@ 0x80
 8001fe8:	0112      	lsls	r2, r2, #4
 8001fea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2284      	movs	r2, #132	@ 0x84
 8001ff0:	589b      	ldr	r3, [r3, r2]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2184      	movs	r1, #132	@ 0x84
 8001ffa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2284      	movs	r2, #132	@ 0x84
 8002000:	589b      	ldr	r3, [r3, r2]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d100      	bne.n	8002008 <HAL_UART_IRQHandler+0x1a4>
 8002006:	e1ff      	b.n	8002408 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002008:	23a4      	movs	r3, #164	@ 0xa4
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2220      	movs	r2, #32
 8002010:	4013      	ands	r3, r2
 8002012:	d00e      	beq.n	8002032 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002014:	23a0      	movs	r3, #160	@ 0xa0
 8002016:	18fb      	adds	r3, r7, r3
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2220      	movs	r2, #32
 800201c:	4013      	ands	r3, r2
 800201e:	d008      	beq.n	8002032 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	0010      	movs	r0, r2
 8002030:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2284      	movs	r2, #132	@ 0x84
 8002036:	589b      	ldr	r3, [r3, r2]
 8002038:	2194      	movs	r1, #148	@ 0x94
 800203a:	187a      	adds	r2, r7, r1
 800203c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2240      	movs	r2, #64	@ 0x40
 8002046:	4013      	ands	r3, r2
 8002048:	2b40      	cmp	r3, #64	@ 0x40
 800204a:	d004      	beq.n	8002056 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800204c:	187b      	adds	r3, r7, r1
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2228      	movs	r2, #40	@ 0x28
 8002052:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002054:	d047      	beq.n	80020e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	0018      	movs	r0, r3
 800205a:	f000 fd0b 	bl	8002a74 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2240      	movs	r2, #64	@ 0x40
 8002066:	4013      	ands	r3, r2
 8002068:	2b40      	cmp	r3, #64	@ 0x40
 800206a:	d137      	bne.n	80020dc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800206c:	f3ef 8310 	mrs	r3, PRIMASK
 8002070:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002072:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002074:	2090      	movs	r0, #144	@ 0x90
 8002076:	183a      	adds	r2, r7, r0
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	2301      	movs	r3, #1
 800207c:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800207e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002080:	f383 8810 	msr	PRIMASK, r3
}
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2140      	movs	r1, #64	@ 0x40
 8002092:	438a      	bics	r2, r1
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	183b      	adds	r3, r7, r0
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800209c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800209e:	f383 8810 	msr	PRIMASK, r3
}
 80020a2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d012      	beq.n	80020d2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b0:	4a14      	ldr	r2, [pc, #80]	@ (8002104 <HAL_UART_IRQHandler+0x2a0>)
 80020b2:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b8:	0018      	movs	r0, r3
 80020ba:	f7fe ff07 	bl	8000ecc <HAL_DMA_Abort_IT>
 80020be:	1e03      	subs	r3, r0, #0
 80020c0:	d01a      	beq.n	80020f8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020cc:	0018      	movs	r0, r3
 80020ce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020d0:	e012      	b.n	80020f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f000 f9ad 	bl	8002434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020da:	e00d      	b.n	80020f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 f9a8 	bl	8002434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020e4:	e008      	b.n	80020f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f000 f9a3 	bl	8002434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2284      	movs	r2, #132	@ 0x84
 80020f2:	2100      	movs	r1, #0
 80020f4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80020f6:	e187      	b.n	8002408 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f8:	46c0      	nop			@ (mov r8, r8)
    return;
 80020fa:	e185      	b.n	8002408 <HAL_UART_IRQHandler+0x5a4>
 80020fc:	0000080f 	.word	0x0000080f
 8002100:	04000120 	.word	0x04000120
 8002104:	08002b3d 	.word	0x08002b3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210c:	2b01      	cmp	r3, #1
 800210e:	d000      	beq.n	8002112 <HAL_UART_IRQHandler+0x2ae>
 8002110:	e139      	b.n	8002386 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002112:	23a4      	movs	r3, #164	@ 0xa4
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2210      	movs	r2, #16
 800211a:	4013      	ands	r3, r2
 800211c:	d100      	bne.n	8002120 <HAL_UART_IRQHandler+0x2bc>
 800211e:	e132      	b.n	8002386 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002120:	23a0      	movs	r3, #160	@ 0xa0
 8002122:	18fb      	adds	r3, r7, r3
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2210      	movs	r2, #16
 8002128:	4013      	ands	r3, r2
 800212a:	d100      	bne.n	800212e <HAL_UART_IRQHandler+0x2ca>
 800212c:	e12b      	b.n	8002386 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2210      	movs	r2, #16
 8002134:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2240      	movs	r2, #64	@ 0x40
 800213e:	4013      	ands	r3, r2
 8002140:	2b40      	cmp	r3, #64	@ 0x40
 8002142:	d000      	beq.n	8002146 <HAL_UART_IRQHandler+0x2e2>
 8002144:	e09f      	b.n	8002286 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	217e      	movs	r1, #126	@ 0x7e
 8002150:	187b      	adds	r3, r7, r1
 8002152:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002154:	187b      	adds	r3, r7, r1
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d100      	bne.n	800215e <HAL_UART_IRQHandler+0x2fa>
 800215c:	e156      	b.n	800240c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2258      	movs	r2, #88	@ 0x58
 8002162:	5a9b      	ldrh	r3, [r3, r2]
 8002164:	187a      	adds	r2, r7, r1
 8002166:	8812      	ldrh	r2, [r2, #0]
 8002168:	429a      	cmp	r2, r3
 800216a:	d300      	bcc.n	800216e <HAL_UART_IRQHandler+0x30a>
 800216c:	e14e      	b.n	800240c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	187a      	adds	r2, r7, r1
 8002172:	215a      	movs	r1, #90	@ 0x5a
 8002174:	8812      	ldrh	r2, [r2, #0]
 8002176:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	2b20      	cmp	r3, #32
 8002180:	d06f      	beq.n	8002262 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002182:	f3ef 8310 	mrs	r3, PRIMASK
 8002186:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800218a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800218c:	2301      	movs	r3, #1
 800218e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002192:	f383 8810 	msr	PRIMASK, r3
}
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	499e      	ldr	r1, [pc, #632]	@ (800241c <HAL_UART_IRQHandler+0x5b8>)
 80021a4:	400a      	ands	r2, r1
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80021aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021ae:	f383 8810 	msr	PRIMASK, r3
}
 80021b2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021b4:	f3ef 8310 	mrs	r3, PRIMASK
 80021b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80021ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80021be:	2301      	movs	r3, #1
 80021c0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021c4:	f383 8810 	msr	PRIMASK, r3
}
 80021c8:	46c0      	nop			@ (mov r8, r8)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2101      	movs	r1, #1
 80021d6:	438a      	bics	r2, r1
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021dc:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021e0:	f383 8810 	msr	PRIMASK, r3
}
 80021e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e6:	f3ef 8310 	mrs	r3, PRIMASK
 80021ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80021ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80021f0:	2301      	movs	r3, #1
 80021f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021f6:	f383 8810 	msr	PRIMASK, r3
}
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2140      	movs	r1, #64	@ 0x40
 8002208:	438a      	bics	r2, r1
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800220e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002212:	f383 8810 	msr	PRIMASK, r3
}
 8002216:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	2120      	movs	r1, #32
 800221e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002226:	f3ef 8310 	mrs	r3, PRIMASK
 800222a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800222c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800222e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002230:	2301      	movs	r3, #1
 8002232:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002234:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002236:	f383 8810 	msr	PRIMASK, r3
}
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2110      	movs	r1, #16
 8002248:	438a      	bics	r2, r1
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800224e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002252:	f383 8810 	msr	PRIMASK, r3
}
 8002256:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800225c:	0018      	movs	r0, r3
 800225e:	f7fe fdfd 	bl	8000e5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2258      	movs	r2, #88	@ 0x58
 800226c:	5a9a      	ldrh	r2, [r3, r2]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	215a      	movs	r1, #90	@ 0x5a
 8002272:	5a5b      	ldrh	r3, [r3, r1]
 8002274:	b29b      	uxth	r3, r3
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	b29a      	uxth	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	0011      	movs	r1, r2
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f8e0 	bl	8002444 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002284:	e0c2      	b.n	800240c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2258      	movs	r2, #88	@ 0x58
 800228a:	5a99      	ldrh	r1, [r3, r2]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	225a      	movs	r2, #90	@ 0x5a
 8002290:	5a9b      	ldrh	r3, [r3, r2]
 8002292:	b29a      	uxth	r2, r3
 8002294:	208e      	movs	r0, #142	@ 0x8e
 8002296:	183b      	adds	r3, r7, r0
 8002298:	1a8a      	subs	r2, r1, r2
 800229a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	225a      	movs	r2, #90	@ 0x5a
 80022a0:	5a9b      	ldrh	r3, [r3, r2]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d100      	bne.n	80022aa <HAL_UART_IRQHandler+0x446>
 80022a8:	e0b2      	b.n	8002410 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80022aa:	183b      	adds	r3, r7, r0
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d100      	bne.n	80022b4 <HAL_UART_IRQHandler+0x450>
 80022b2:	e0ad      	b.n	8002410 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022b4:	f3ef 8310 	mrs	r3, PRIMASK
 80022b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80022ba:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022bc:	2488      	movs	r4, #136	@ 0x88
 80022be:	193a      	adds	r2, r7, r4
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	2301      	movs	r3, #1
 80022c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	f383 8810 	msr	PRIMASK, r3
}
 80022cc:	46c0      	nop			@ (mov r8, r8)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4951      	ldr	r1, [pc, #324]	@ (8002420 <HAL_UART_IRQHandler+0x5bc>)
 80022da:	400a      	ands	r2, r1
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	193b      	adds	r3, r7, r4
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f383 8810 	msr	PRIMASK, r3
}
 80022ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022ec:	f3ef 8310 	mrs	r3, PRIMASK
 80022f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80022f2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f4:	2484      	movs	r4, #132	@ 0x84
 80022f6:	193a      	adds	r2, r7, r4
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	2301      	movs	r3, #1
 80022fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	f383 8810 	msr	PRIMASK, r3
}
 8002304:	46c0      	nop			@ (mov r8, r8)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2101      	movs	r1, #1
 8002312:	438a      	bics	r2, r1
 8002314:	609a      	str	r2, [r3, #8]
 8002316:	193b      	adds	r3, r7, r4
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800231c:	6a3b      	ldr	r3, [r7, #32]
 800231e:	f383 8810 	msr	PRIMASK, r3
}
 8002322:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2280      	movs	r2, #128	@ 0x80
 8002328:	2120      	movs	r1, #32
 800232a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002338:	f3ef 8310 	mrs	r3, PRIMASK
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002340:	2480      	movs	r4, #128	@ 0x80
 8002342:	193a      	adds	r2, r7, r4
 8002344:	6013      	str	r3, [r2, #0]
 8002346:	2301      	movs	r3, #1
 8002348:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800234a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234c:	f383 8810 	msr	PRIMASK, r3
}
 8002350:	46c0      	nop			@ (mov r8, r8)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2110      	movs	r1, #16
 800235e:	438a      	bics	r2, r1
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	193b      	adds	r3, r7, r4
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236a:	f383 8810 	msr	PRIMASK, r3
}
 800236e:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2202      	movs	r2, #2
 8002374:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002376:	183b      	adds	r3, r7, r0
 8002378:	881a      	ldrh	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0011      	movs	r1, r2
 800237e:	0018      	movs	r0, r3
 8002380:	f000 f860 	bl	8002444 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002384:	e044      	b.n	8002410 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002386:	23a4      	movs	r3, #164	@ 0xa4
 8002388:	18fb      	adds	r3, r7, r3
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	2380      	movs	r3, #128	@ 0x80
 800238e:	035b      	lsls	r3, r3, #13
 8002390:	4013      	ands	r3, r2
 8002392:	d010      	beq.n	80023b6 <HAL_UART_IRQHandler+0x552>
 8002394:	239c      	movs	r3, #156	@ 0x9c
 8002396:	18fb      	adds	r3, r7, r3
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	2380      	movs	r3, #128	@ 0x80
 800239c:	03db      	lsls	r3, r3, #15
 800239e:	4013      	ands	r3, r2
 80023a0:	d009      	beq.n	80023b6 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2280      	movs	r2, #128	@ 0x80
 80023a8:	0352      	lsls	r2, r2, #13
 80023aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	0018      	movs	r0, r3
 80023b0:	f000 fc06 	bl	8002bc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80023b4:	e02f      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80023b6:	23a4      	movs	r3, #164	@ 0xa4
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2280      	movs	r2, #128	@ 0x80
 80023be:	4013      	ands	r3, r2
 80023c0:	d00f      	beq.n	80023e2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80023c2:	23a0      	movs	r3, #160	@ 0xa0
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2280      	movs	r2, #128	@ 0x80
 80023ca:	4013      	ands	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d01e      	beq.n	8002414 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	0010      	movs	r0, r2
 80023de:	4798      	blx	r3
    }
    return;
 80023e0:	e018      	b.n	8002414 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80023e2:	23a4      	movs	r3, #164	@ 0xa4
 80023e4:	18fb      	adds	r3, r7, r3
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2240      	movs	r2, #64	@ 0x40
 80023ea:	4013      	ands	r3, r2
 80023ec:	d013      	beq.n	8002416 <HAL_UART_IRQHandler+0x5b2>
 80023ee:	23a0      	movs	r3, #160	@ 0xa0
 80023f0:	18fb      	adds	r3, r7, r3
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2240      	movs	r2, #64	@ 0x40
 80023f6:	4013      	ands	r3, r2
 80023f8:	d00d      	beq.n	8002416 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	0018      	movs	r0, r3
 80023fe:	f000 fbb4 	bl	8002b6a <UART_EndTransmit_IT>
    return;
 8002402:	e008      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
      return;
 8002404:	46c0      	nop			@ (mov r8, r8)
 8002406:	e006      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
    return;
 8002408:	46c0      	nop			@ (mov r8, r8)
 800240a:	e004      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
      return;
 800240c:	46c0      	nop			@ (mov r8, r8)
 800240e:	e002      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
      return;
 8002410:	46c0      	nop			@ (mov r8, r8)
 8002412:	e000      	b.n	8002416 <HAL_UART_IRQHandler+0x5b2>
    return;
 8002414:	46c0      	nop			@ (mov r8, r8)
  }

}
 8002416:	46bd      	mov	sp, r7
 8002418:	b02b      	add	sp, #172	@ 0xac
 800241a:	bd90      	pop	{r4, r7, pc}
 800241c:	fffffeff 	.word	0xfffffeff
 8002420:	fffffedf 	.word	0xfffffedf

08002424 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800242c:	46c0      	nop			@ (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	b002      	add	sp, #8
 8002432:	bd80      	pop	{r7, pc}

08002434 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800243c:	46c0      	nop			@ (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	b002      	add	sp, #8
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	000a      	movs	r2, r1
 800244e:	1cbb      	adds	r3, r7, #2
 8002450:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b002      	add	sp, #8
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002464:	231e      	movs	r3, #30
 8002466:	18fb      	adds	r3, r7, r3
 8002468:	2200      	movs	r2, #0
 800246a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	4313      	orrs	r3, r2
 8002482:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a8d      	ldr	r2, [pc, #564]	@ (80026c0 <UART_SetConfig+0x264>)
 800248c:	4013      	ands	r3, r2
 800248e:	0019      	movs	r1, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	430a      	orrs	r2, r1
 8002498:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4a88      	ldr	r2, [pc, #544]	@ (80026c4 <UART_SetConfig+0x268>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	0019      	movs	r1, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	4313      	orrs	r3, r2
 80024c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	4a7f      	ldr	r2, [pc, #508]	@ (80026c8 <UART_SetConfig+0x26c>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	0019      	movs	r1, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a7b      	ldr	r2, [pc, #492]	@ (80026cc <UART_SetConfig+0x270>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d127      	bne.n	8002532 <UART_SetConfig+0xd6>
 80024e2:	4b7b      	ldr	r3, [pc, #492]	@ (80026d0 <UART_SetConfig+0x274>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	2203      	movs	r2, #3
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b03      	cmp	r3, #3
 80024ec:	d00d      	beq.n	800250a <UART_SetConfig+0xae>
 80024ee:	d81b      	bhi.n	8002528 <UART_SetConfig+0xcc>
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d014      	beq.n	800251e <UART_SetConfig+0xc2>
 80024f4:	d818      	bhi.n	8002528 <UART_SetConfig+0xcc>
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <UART_SetConfig+0xa4>
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d00a      	beq.n	8002514 <UART_SetConfig+0xb8>
 80024fe:	e013      	b.n	8002528 <UART_SetConfig+0xcc>
 8002500:	231f      	movs	r3, #31
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	2200      	movs	r2, #0
 8002506:	701a      	strb	r2, [r3, #0]
 8002508:	e021      	b.n	800254e <UART_SetConfig+0xf2>
 800250a:	231f      	movs	r3, #31
 800250c:	18fb      	adds	r3, r7, r3
 800250e:	2202      	movs	r2, #2
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e01c      	b.n	800254e <UART_SetConfig+0xf2>
 8002514:	231f      	movs	r3, #31
 8002516:	18fb      	adds	r3, r7, r3
 8002518:	2204      	movs	r2, #4
 800251a:	701a      	strb	r2, [r3, #0]
 800251c:	e017      	b.n	800254e <UART_SetConfig+0xf2>
 800251e:	231f      	movs	r3, #31
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	2208      	movs	r2, #8
 8002524:	701a      	strb	r2, [r3, #0]
 8002526:	e012      	b.n	800254e <UART_SetConfig+0xf2>
 8002528:	231f      	movs	r3, #31
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	2210      	movs	r2, #16
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	e00d      	b.n	800254e <UART_SetConfig+0xf2>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a67      	ldr	r2, [pc, #412]	@ (80026d4 <UART_SetConfig+0x278>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d104      	bne.n	8002546 <UART_SetConfig+0xea>
 800253c:	231f      	movs	r3, #31
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	2200      	movs	r2, #0
 8002542:	701a      	strb	r2, [r3, #0]
 8002544:	e003      	b.n	800254e <UART_SetConfig+0xf2>
 8002546:	231f      	movs	r3, #31
 8002548:	18fb      	adds	r3, r7, r3
 800254a:	2210      	movs	r2, #16
 800254c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69da      	ldr	r2, [r3, #28]
 8002552:	2380      	movs	r3, #128	@ 0x80
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	429a      	cmp	r2, r3
 8002558:	d15c      	bne.n	8002614 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800255a:	231f      	movs	r3, #31
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b08      	cmp	r3, #8
 8002562:	d015      	beq.n	8002590 <UART_SetConfig+0x134>
 8002564:	dc18      	bgt.n	8002598 <UART_SetConfig+0x13c>
 8002566:	2b04      	cmp	r3, #4
 8002568:	d00d      	beq.n	8002586 <UART_SetConfig+0x12a>
 800256a:	dc15      	bgt.n	8002598 <UART_SetConfig+0x13c>
 800256c:	2b00      	cmp	r3, #0
 800256e:	d002      	beq.n	8002576 <UART_SetConfig+0x11a>
 8002570:	2b02      	cmp	r3, #2
 8002572:	d005      	beq.n	8002580 <UART_SetConfig+0x124>
 8002574:	e010      	b.n	8002598 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002576:	f7ff fb6b 	bl	8001c50 <HAL_RCC_GetPCLK1Freq>
 800257a:	0003      	movs	r3, r0
 800257c:	61bb      	str	r3, [r7, #24]
        break;
 800257e:	e012      	b.n	80025a6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002580:	4b55      	ldr	r3, [pc, #340]	@ (80026d8 <UART_SetConfig+0x27c>)
 8002582:	61bb      	str	r3, [r7, #24]
        break;
 8002584:	e00f      	b.n	80025a6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002586:	f7ff fae7 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 800258a:	0003      	movs	r3, r0
 800258c:	61bb      	str	r3, [r7, #24]
        break;
 800258e:	e00a      	b.n	80025a6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002590:	2380      	movs	r3, #128	@ 0x80
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	61bb      	str	r3, [r7, #24]
        break;
 8002596:	e006      	b.n	80025a6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800259c:	231e      	movs	r3, #30
 800259e:	18fb      	adds	r3, r7, r3
 80025a0:	2201      	movs	r2, #1
 80025a2:	701a      	strb	r2, [r3, #0]
        break;
 80025a4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d100      	bne.n	80025ae <UART_SetConfig+0x152>
 80025ac:	e07a      	b.n	80026a4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	005a      	lsls	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	085b      	lsrs	r3, r3, #1
 80025b8:	18d2      	adds	r2, r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	0019      	movs	r1, r3
 80025c0:	0010      	movs	r0, r2
 80025c2:	f7fd fda1 	bl	8000108 <__udivsi3>
 80025c6:	0003      	movs	r3, r0
 80025c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	2b0f      	cmp	r3, #15
 80025ce:	d91c      	bls.n	800260a <UART_SetConfig+0x1ae>
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	025b      	lsls	r3, r3, #9
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d217      	bcs.n	800260a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	b29a      	uxth	r2, r3
 80025de:	200e      	movs	r0, #14
 80025e0:	183b      	adds	r3, r7, r0
 80025e2:	210f      	movs	r1, #15
 80025e4:	438a      	bics	r2, r1
 80025e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	2207      	movs	r2, #7
 80025f0:	4013      	ands	r3, r2
 80025f2:	b299      	uxth	r1, r3
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	183a      	adds	r2, r7, r0
 80025f8:	8812      	ldrh	r2, [r2, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	183a      	adds	r2, r7, r0
 8002604:	8812      	ldrh	r2, [r2, #0]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	e04c      	b.n	80026a4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800260a:	231e      	movs	r3, #30
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	2201      	movs	r2, #1
 8002610:	701a      	strb	r2, [r3, #0]
 8002612:	e047      	b.n	80026a4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002614:	231f      	movs	r3, #31
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2b08      	cmp	r3, #8
 800261c:	d015      	beq.n	800264a <UART_SetConfig+0x1ee>
 800261e:	dc18      	bgt.n	8002652 <UART_SetConfig+0x1f6>
 8002620:	2b04      	cmp	r3, #4
 8002622:	d00d      	beq.n	8002640 <UART_SetConfig+0x1e4>
 8002624:	dc15      	bgt.n	8002652 <UART_SetConfig+0x1f6>
 8002626:	2b00      	cmp	r3, #0
 8002628:	d002      	beq.n	8002630 <UART_SetConfig+0x1d4>
 800262a:	2b02      	cmp	r3, #2
 800262c:	d005      	beq.n	800263a <UART_SetConfig+0x1de>
 800262e:	e010      	b.n	8002652 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002630:	f7ff fb0e 	bl	8001c50 <HAL_RCC_GetPCLK1Freq>
 8002634:	0003      	movs	r3, r0
 8002636:	61bb      	str	r3, [r7, #24]
        break;
 8002638:	e012      	b.n	8002660 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800263a:	4b27      	ldr	r3, [pc, #156]	@ (80026d8 <UART_SetConfig+0x27c>)
 800263c:	61bb      	str	r3, [r7, #24]
        break;
 800263e:	e00f      	b.n	8002660 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002640:	f7ff fa8a 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 8002644:	0003      	movs	r3, r0
 8002646:	61bb      	str	r3, [r7, #24]
        break;
 8002648:	e00a      	b.n	8002660 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	61bb      	str	r3, [r7, #24]
        break;
 8002650:	e006      	b.n	8002660 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002656:	231e      	movs	r3, #30
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2201      	movs	r2, #1
 800265c:	701a      	strb	r2, [r3, #0]
        break;
 800265e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d01e      	beq.n	80026a4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	085a      	lsrs	r2, r3, #1
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	18d2      	adds	r2, r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	0019      	movs	r1, r3
 8002676:	0010      	movs	r0, r2
 8002678:	f7fd fd46 	bl	8000108 <__udivsi3>
 800267c:	0003      	movs	r3, r0
 800267e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	2b0f      	cmp	r3, #15
 8002684:	d90a      	bls.n	800269c <UART_SetConfig+0x240>
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	2380      	movs	r3, #128	@ 0x80
 800268a:	025b      	lsls	r3, r3, #9
 800268c:	429a      	cmp	r2, r3
 800268e:	d205      	bcs.n	800269c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	b29a      	uxth	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	60da      	str	r2, [r3, #12]
 800269a:	e003      	b.n	80026a4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800269c:	231e      	movs	r3, #30
 800269e:	18fb      	adds	r3, r7, r3
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80026b0:	231e      	movs	r3, #30
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	781b      	ldrb	r3, [r3, #0]
}
 80026b6:	0018      	movs	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b008      	add	sp, #32
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	46c0      	nop			@ (mov r8, r8)
 80026c0:	efff69f3 	.word	0xefff69f3
 80026c4:	ffffcfff 	.word	0xffffcfff
 80026c8:	fffff4ff 	.word	0xfffff4ff
 80026cc:	40013800 	.word	0x40013800
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40004400 	.word	0x40004400
 80026d8:	007a1200 	.word	0x007a1200

080026dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	2208      	movs	r2, #8
 80026ea:	4013      	ands	r3, r2
 80026ec:	d00b      	beq.n	8002706 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002820 <UART_AdvFeatureConfig+0x144>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	0019      	movs	r1, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270a:	2201      	movs	r2, #1
 800270c:	4013      	ands	r3, r2
 800270e:	d00b      	beq.n	8002728 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	4a43      	ldr	r2, [pc, #268]	@ (8002824 <UART_AdvFeatureConfig+0x148>)
 8002718:	4013      	ands	r3, r2
 800271a:	0019      	movs	r1, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	2202      	movs	r2, #2
 800272e:	4013      	ands	r3, r2
 8002730:	d00b      	beq.n	800274a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	4a3b      	ldr	r2, [pc, #236]	@ (8002828 <UART_AdvFeatureConfig+0x14c>)
 800273a:	4013      	ands	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274e:	2204      	movs	r2, #4
 8002750:	4013      	ands	r3, r2
 8002752:	d00b      	beq.n	800276c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4a34      	ldr	r2, [pc, #208]	@ (800282c <UART_AdvFeatureConfig+0x150>)
 800275c:	4013      	ands	r3, r2
 800275e:	0019      	movs	r1, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002770:	2210      	movs	r2, #16
 8002772:	4013      	ands	r3, r2
 8002774:	d00b      	beq.n	800278e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	4a2c      	ldr	r2, [pc, #176]	@ (8002830 <UART_AdvFeatureConfig+0x154>)
 800277e:	4013      	ands	r3, r2
 8002780:	0019      	movs	r1, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	2220      	movs	r2, #32
 8002794:	4013      	ands	r3, r2
 8002796:	d00b      	beq.n	80027b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	4a25      	ldr	r2, [pc, #148]	@ (8002834 <UART_AdvFeatureConfig+0x158>)
 80027a0:	4013      	ands	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b4:	2240      	movs	r2, #64	@ 0x40
 80027b6:	4013      	ands	r3, r2
 80027b8:	d01d      	beq.n	80027f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <UART_AdvFeatureConfig+0x15c>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	0019      	movs	r1, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027d6:	2380      	movs	r3, #128	@ 0x80
 80027d8:	035b      	lsls	r3, r3, #13
 80027da:	429a      	cmp	r2, r3
 80027dc:	d10b      	bne.n	80027f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	4a15      	ldr	r2, [pc, #84]	@ (800283c <UART_AdvFeatureConfig+0x160>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fa:	2280      	movs	r2, #128	@ 0x80
 80027fc:	4013      	ands	r3, r2
 80027fe:	d00b      	beq.n	8002818 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	4a0e      	ldr	r2, [pc, #56]	@ (8002840 <UART_AdvFeatureConfig+0x164>)
 8002808:	4013      	ands	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	605a      	str	r2, [r3, #4]
  }
}
 8002818:	46c0      	nop			@ (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b002      	add	sp, #8
 800281e:	bd80      	pop	{r7, pc}
 8002820:	ffff7fff 	.word	0xffff7fff
 8002824:	fffdffff 	.word	0xfffdffff
 8002828:	fffeffff 	.word	0xfffeffff
 800282c:	fffbffff 	.word	0xfffbffff
 8002830:	ffffefff 	.word	0xffffefff
 8002834:	ffffdfff 	.word	0xffffdfff
 8002838:	ffefffff 	.word	0xffefffff
 800283c:	ff9fffff 	.word	0xff9fffff
 8002840:	fff7ffff 	.word	0xfff7ffff

08002844 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b092      	sub	sp, #72	@ 0x48
 8002848:	af02      	add	r7, sp, #8
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2284      	movs	r2, #132	@ 0x84
 8002850:	2100      	movs	r1, #0
 8002852:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002854:	f7fe f8b2 	bl	80009bc <HAL_GetTick>
 8002858:	0003      	movs	r3, r0
 800285a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2208      	movs	r2, #8
 8002864:	4013      	ands	r3, r2
 8002866:	2b08      	cmp	r3, #8
 8002868:	d12c      	bne.n	80028c4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800286a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800286c:	2280      	movs	r2, #128	@ 0x80
 800286e:	0391      	lsls	r1, r2, #14
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	4a46      	ldr	r2, [pc, #280]	@ (800298c <UART_CheckIdleState+0x148>)
 8002874:	9200      	str	r2, [sp, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	f000 f88c 	bl	8002994 <UART_WaitOnFlagUntilTimeout>
 800287c:	1e03      	subs	r3, r0, #0
 800287e:	d021      	beq.n	80028c4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002880:	f3ef 8310 	mrs	r3, PRIMASK
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002888:	63bb      	str	r3, [r7, #56]	@ 0x38
 800288a:	2301      	movs	r3, #1
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800288e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002890:	f383 8810 	msr	PRIMASK, r3
}
 8002894:	46c0      	nop			@ (mov r8, r8)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2180      	movs	r1, #128	@ 0x80
 80028a2:	438a      	bics	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ac:	f383 8810 	msr	PRIMASK, r3
}
 80028b0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2278      	movs	r2, #120	@ 0x78
 80028bc:	2100      	movs	r1, #0
 80028be:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e05f      	b.n	8002984 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2204      	movs	r2, #4
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d146      	bne.n	8002960 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028d4:	2280      	movs	r2, #128	@ 0x80
 80028d6:	03d1      	lsls	r1, r2, #15
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4a2c      	ldr	r2, [pc, #176]	@ (800298c <UART_CheckIdleState+0x148>)
 80028dc:	9200      	str	r2, [sp, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	f000 f858 	bl	8002994 <UART_WaitOnFlagUntilTimeout>
 80028e4:	1e03      	subs	r3, r0, #0
 80028e6:	d03b      	beq.n	8002960 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e8:	f3ef 8310 	mrs	r3, PRIMASK
 80028ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80028ee:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80028f2:	2301      	movs	r3, #1
 80028f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	f383 8810 	msr	PRIMASK, r3
}
 80028fc:	46c0      	nop			@ (mov r8, r8)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4921      	ldr	r1, [pc, #132]	@ (8002990 <UART_CheckIdleState+0x14c>)
 800290a:	400a      	ands	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f383 8810 	msr	PRIMASK, r3
}
 8002918:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800291a:	f3ef 8310 	mrs	r3, PRIMASK
 800291e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002920:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002922:	633b      	str	r3, [r7, #48]	@ 0x30
 8002924:	2301      	movs	r3, #1
 8002926:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f383 8810 	msr	PRIMASK, r3
}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2101      	movs	r1, #1
 800293c:	438a      	bics	r2, r1
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002942:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	f383 8810 	msr	PRIMASK, r3
}
 800294a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2280      	movs	r2, #128	@ 0x80
 8002950:	2120      	movs	r1, #32
 8002952:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2278      	movs	r2, #120	@ 0x78
 8002958:	2100      	movs	r1, #0
 800295a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e011      	b.n	8002984 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2280      	movs	r2, #128	@ 0x80
 800296a:	2120      	movs	r1, #32
 800296c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2278      	movs	r2, #120	@ 0x78
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b010      	add	sp, #64	@ 0x40
 800298a:	bd80      	pop	{r7, pc}
 800298c:	01ffffff 	.word	0x01ffffff
 8002990:	fffffedf 	.word	0xfffffedf

08002994 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	1dfb      	adds	r3, r7, #7
 80029a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a4:	e051      	b.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	3301      	adds	r3, #1
 80029aa:	d04e      	beq.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ac:	f7fe f806 	bl	80009bc <HAL_GetTick>
 80029b0:	0002      	movs	r2, r0
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d302      	bcc.n	80029c2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e051      	b.n	8002a6a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2204      	movs	r2, #4
 80029ce:	4013      	ands	r3, r2
 80029d0:	d03b      	beq.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2b80      	cmp	r3, #128	@ 0x80
 80029d6:	d038      	beq.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b40      	cmp	r3, #64	@ 0x40
 80029dc:	d035      	beq.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	2208      	movs	r2, #8
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d111      	bne.n	8002a10 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2208      	movs	r2, #8
 80029f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f000 f83c 	bl	8002a74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2284      	movs	r2, #132	@ 0x84
 8002a00:	2108      	movs	r1, #8
 8002a02:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2278      	movs	r2, #120	@ 0x78
 8002a08:	2100      	movs	r1, #0
 8002a0a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e02c      	b.n	8002a6a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	69da      	ldr	r2, [r3, #28]
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	011b      	lsls	r3, r3, #4
 8002a1a:	401a      	ands	r2, r3
 8002a1c:	2380      	movs	r3, #128	@ 0x80
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d112      	bne.n	8002a4a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2280      	movs	r2, #128	@ 0x80
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	0018      	movs	r0, r3
 8002a32:	f000 f81f 	bl	8002a74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2284      	movs	r2, #132	@ 0x84
 8002a3a:	2120      	movs	r1, #32
 8002a3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2278      	movs	r2, #120	@ 0x78
 8002a42:	2100      	movs	r1, #0
 8002a44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e00f      	b.n	8002a6a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	4013      	ands	r3, r2
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	425a      	negs	r2, r3
 8002a5a:	4153      	adcs	r3, r2
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	001a      	movs	r2, r3
 8002a60:	1dfb      	adds	r3, r7, #7
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d09e      	beq.n	80029a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	b004      	add	sp, #16
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08e      	sub	sp, #56	@ 0x38
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a80:	617b      	str	r3, [r7, #20]
  return(result);
 8002a82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a86:	2301      	movs	r3, #1
 8002a88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	f383 8810 	msr	PRIMASK, r3
}
 8002a90:	46c0      	nop			@ (mov r8, r8)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4926      	ldr	r1, [pc, #152]	@ (8002b38 <UART_EndRxTransfer+0xc4>)
 8002a9e:	400a      	ands	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	f383 8810 	msr	PRIMASK, r3
}
 8002aac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aae:	f3ef 8310 	mrs	r3, PRIMASK
 8002ab2:	623b      	str	r3, [r7, #32]
  return(result);
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ab8:	2301      	movs	r3, #1
 8002aba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	f383 8810 	msr	PRIMASK, r3
}
 8002ac2:	46c0      	nop			@ (mov r8, r8)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2101      	movs	r1, #1
 8002ad0:	438a      	bics	r2, r1
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ada:	f383 8810 	msr	PRIMASK, r3
}
 8002ade:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d118      	bne.n	8002b1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8002aec:	60bb      	str	r3, [r7, #8]
  return(result);
 8002aee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af2:	2301      	movs	r3, #1
 8002af4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f383 8810 	msr	PRIMASK, r3
}
 8002afc:	46c0      	nop			@ (mov r8, r8)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2110      	movs	r1, #16
 8002b0a:	438a      	bics	r2, r1
 8002b0c:	601a      	str	r2, [r3, #0]
 8002b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f383 8810 	msr	PRIMASK, r3
}
 8002b18:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2280      	movs	r2, #128	@ 0x80
 8002b1e:	2120      	movs	r1, #32
 8002b20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002b2e:	46c0      	nop			@ (mov r8, r8)
 8002b30:	46bd      	mov	sp, r7
 8002b32:	b00e      	add	sp, #56	@ 0x38
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	fffffedf 	.word	0xfffffedf

08002b3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	225a      	movs	r2, #90	@ 0x5a
 8002b4e:	2100      	movs	r1, #0
 8002b50:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2252      	movs	r2, #82	@ 0x52
 8002b56:	2100      	movs	r1, #0
 8002b58:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f7ff fc69 	bl	8002434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b62:	46c0      	nop			@ (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b004      	add	sp, #16
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b72:	f3ef 8310 	mrs	r3, PRIMASK
 8002b76:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b78:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b7a:	617b      	str	r3, [r7, #20]
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f383 8810 	msr	PRIMASK, r3
}
 8002b86:	46c0      	nop			@ (mov r8, r8)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2140      	movs	r1, #64	@ 0x40
 8002b94:	438a      	bics	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ba2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f7ff fc36 	bl	8002424 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bb8:	46c0      	nop			@ (mov r8, r8)
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b006      	add	sp, #24
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002bc8:	46c0      	nop			@ (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <memset>:
 8002bd0:	0003      	movs	r3, r0
 8002bd2:	1882      	adds	r2, r0, r2
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d100      	bne.n	8002bda <memset+0xa>
 8002bd8:	4770      	bx	lr
 8002bda:	7019      	strb	r1, [r3, #0]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	e7f9      	b.n	8002bd4 <memset+0x4>

08002be0 <__libc_init_array>:
 8002be0:	b570      	push	{r4, r5, r6, lr}
 8002be2:	2600      	movs	r6, #0
 8002be4:	4c0c      	ldr	r4, [pc, #48]	@ (8002c18 <__libc_init_array+0x38>)
 8002be6:	4d0d      	ldr	r5, [pc, #52]	@ (8002c1c <__libc_init_array+0x3c>)
 8002be8:	1b64      	subs	r4, r4, r5
 8002bea:	10a4      	asrs	r4, r4, #2
 8002bec:	42a6      	cmp	r6, r4
 8002bee:	d109      	bne.n	8002c04 <__libc_init_array+0x24>
 8002bf0:	2600      	movs	r6, #0
 8002bf2:	f000 f819 	bl	8002c28 <_init>
 8002bf6:	4c0a      	ldr	r4, [pc, #40]	@ (8002c20 <__libc_init_array+0x40>)
 8002bf8:	4d0a      	ldr	r5, [pc, #40]	@ (8002c24 <__libc_init_array+0x44>)
 8002bfa:	1b64      	subs	r4, r4, r5
 8002bfc:	10a4      	asrs	r4, r4, #2
 8002bfe:	42a6      	cmp	r6, r4
 8002c00:	d105      	bne.n	8002c0e <__libc_init_array+0x2e>
 8002c02:	bd70      	pop	{r4, r5, r6, pc}
 8002c04:	00b3      	lsls	r3, r6, #2
 8002c06:	58eb      	ldr	r3, [r5, r3]
 8002c08:	4798      	blx	r3
 8002c0a:	3601      	adds	r6, #1
 8002c0c:	e7ee      	b.n	8002bec <__libc_init_array+0xc>
 8002c0e:	00b3      	lsls	r3, r6, #2
 8002c10:	58eb      	ldr	r3, [r5, r3]
 8002c12:	4798      	blx	r3
 8002c14:	3601      	adds	r6, #1
 8002c16:	e7f2      	b.n	8002bfe <__libc_init_array+0x1e>
 8002c18:	08002ce4 	.word	0x08002ce4
 8002c1c:	08002ce4 	.word	0x08002ce4
 8002c20:	08002ce8 	.word	0x08002ce8
 8002c24:	08002ce4 	.word	0x08002ce4

08002c28 <_init>:
 8002c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c2a:	46c0      	nop			@ (mov r8, r8)
 8002c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2e:	bc08      	pop	{r3}
 8002c30:	469e      	mov	lr, r3
 8002c32:	4770      	bx	lr

08002c34 <_fini>:
 8002c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c36:	46c0      	nop			@ (mov r8, r8)
 8002c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c3a:	bc08      	pop	{r3}
 8002c3c:	469e      	mov	lr, r3
 8002c3e:	4770      	bx	lr
