
56. Printing statistics.

=== rr_3x3_66 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_7x7_65 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_4                          1
     NR_4_3                          1
     NR_4_4                          1
     customAdder10_2                 1
     customAdder7_0                  1
     rr_3x3_66                       1

   Area for cell type \NR_4_3 is unknown!
   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_3_4 is unknown!
   Area for cell type \customAdder10_2 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \rr_3x3_66 is unknown!

=== rr_8x8_61 ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:          16
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_7                          1
     NR_7_1                          1
     customAdder7_0                  1
     customAdder8_0                  1
     rr_7x7_65                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_7_1 is unknown!
   Area for cell type \NR_1_7 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \rr_7x7_65 is unknown!

=== rr_3x3_53 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_4x4_49 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder4_0                  1
     rr_3x3_53                       1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \rr_3x3_53 is unknown!

=== rr_3x3_41 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_4x4_40 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder7_3                  1
     rr_3x3_41                       1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \rr_3x3_41 is unknown!

=== rr_3x3_32 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_4x4_31 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder7_3                  1
     rr_3x3_32                       1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \rr_3x3_32 is unknown!

=== rr_8x8_30 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_4                          1
     customAdder12_3                 1
     customAdder8_0                  1
     rr_4x4_31                       1
     rr_4x4_40                       1
     rr_4x4_49                       1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \customAdder12_3 is unknown!
   Area for cell type \rr_4x4_31 is unknown!
   Area for cell type \rr_4x4_40 is unknown!
   Area for cell type \rr_4x4_49 is unknown!

=== rr_10x10_26 ===

   Number of wires:                 16
   Number of wire bits:            152
   Number of public wires:          16
   Number of public wire bits:     152
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_8                          1
     NR_8_2                          1
     customAdder10_0                 1
     customAdder12_1                 1
     rr_8x8_30                       1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_8 is unknown!
   Area for cell type \NR_8_2 is unknown!
   Area for cell type \customAdder10_0 is unknown!
   Area for cell type \customAdder12_1 is unknown!
   Area for cell type \rr_8x8_30 is unknown!

=== rr_4x4_19 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_14x14_18 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_4                         1
     NR_4_10                         1
     customAdder14_0                 1
     customAdder18_3                 1
     rr_10x10_26                     1
     rr_4x4_19                       1

   Area for cell type \NR_4_10 is unknown!
   Area for cell type \NR_10_4 is unknown!
   Area for cell type \customAdder18_3 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \rr_4x4_19 is unknown!
   Area for cell type \rr_10x10_26 is unknown!

=== rr_22x22_17 ===

   Number of wires:                 16
   Number of wire bits:            332
   Number of public wires:          16
   Number of public wire bits:     332
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_8                         1
     NR_8_14                         1
     customAdder22_0                 1
     customAdder36_13                1
     rr_14x14_18                     1
     rr_8x8_61                       1

   Area for cell type \NR_8_14 is unknown!
   Area for cell type \NR_14_8 is unknown!
   Area for cell type \customAdder22_0 is unknown!
   Area for cell type \customAdder36_13 is unknown!
   Area for cell type \rr_14x14_18 is unknown!
   Area for cell type \rr_8x8_61 is unknown!

=== rr_23x23_16 ===

   Number of wires:                 16
   Number of wire bits:            343
   Number of public wires:          16
   Number of public wire bits:     343
   Number of ports:                  3
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_22                         1
     NR_22_1                         1
     customAdder22_0                 1
     customAdder45_22                1
     rr_22x22_17                     1

   Area for cell type \NR_22_1 is unknown!
   Area for cell type \NR_1_22 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder22_0 is unknown!
   Area for cell type \customAdder45_22 is unknown!
   Area for cell type \rr_22x22_17 is unknown!

=== rr_25x25_12 ===

   Number of wires:                 16
   Number of wire bits:            377
   Number of public wires:          16
   Number of public wire bits:     377
   Number of ports:                  3
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_23_2                         1
     NR_2_2                          1
     NR_2_23                         1
     customAdder25_0                 1
     customAdder27_1                 1
     rr_23x23_16                     1

   Area for cell type \NR_2_23 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_23_2 is unknown!
   Area for cell type \customAdder27_1 is unknown!
   Area for cell type \customAdder25_0 is unknown!
   Area for cell type \rr_23x23_16 is unknown!

=== rr_5x5_5 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     NR_3_3                          1
     customAdder5_0                  1
     customAdder8_2                  1

   Area for cell type \NR_3_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_2_3 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder8_2 is unknown!

=== rr_7x7_1 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_5                          1
     NR_5_2                          1
     customAdder7_0                  1
     customAdder9_1                  1
     rr_5x5_5                        1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_5_2 is unknown!
   Area for cell type \NR_2_5 is unknown!
   Area for cell type \customAdder9_1 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \rr_5x5_5 is unknown!

=== multiplier32bit_17 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_25_7                         1
     NR_7_25                         1
     customAdder32_0                 1
     customAdder39_6                 1
     rr_25x25_12                     1
     rr_7x7_1                        1

   Area for cell type \NR_25_7 is unknown!
   Area for cell type \NR_7_25 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \customAdder39_6 is unknown!
   Area for cell type \rr_7x7_1 is unknown!
   Area for cell type \rr_25x25_12 is unknown!

=== unsignedBrentKungAdder39bit ===

   Number of wires:                197
   Number of wire bits:            312
   Number of public wires:         197
   Number of public wire bits:     312
   Number of ports:                  3
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     BitwisePG                      39
     BlackCell                      30
     GrayCell                       38
     XorGate                        38

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder39_6 ===

   Number of wires:                  3
   Number of wire bits:            112
   Number of public wires:           3
   Number of public wire bits:     112
   Number of ports:                  3
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder39bit      1

   Area for cell type \unsignedBrentKungAdder39bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder25_0 ===

   Number of wires:                  3
   Number of wire bits:             76
   Number of public wires:           3
   Number of public wire bits:      76
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder25bit      1

   Area for cell type \unsignedBrentKungAdder25bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder25bit ===

   Number of wires:                137
   Number of wire bits:            210
   Number of public wires:         137
   Number of public wire bits:     210
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     BitwisePG                      25
     BlackCell                      18
     GrayCell                       24
     XorGate                        24

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== customAdder9_1 ===

   Number of wires:                  3
   Number of wire bits:             27
   Number of public wires:           3
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder27_1 ===

   Number of wires:                  3
   Number of wire bits:             81
   Number of public wires:           3
   Number of public wire bits:      81
   Number of ports:                  3
   Number of port bits:             81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder27bit      1

   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== customAdder12_3 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== customAdder36_13 ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder36bit      1

   Area for cell type \unsignedBrentKungAdder36bit is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder45_22 ===

   Number of wires:                  3
   Number of wire bits:            114
   Number of public wires:           3
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder45bit      1

   Area for cell type \unsignedBrentKungAdder45bit is unknown!

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder36bit ===

   Number of wires:                183
   Number of wire bits:            289
   Number of public wires:         183
   Number of public wire bits:     289
   Number of ports:                  3
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     BitwisePG                      36
     BlackCell                      29
     GrayCell                       35
     XorGate                        35

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder45bit ===

   Number of wires:                233
   Number of wire bits:            366
   Number of public wires:         233
   Number of public wire bits:     366
   Number of ports:                  3
   Number of port bits:            136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                169
     BitwisePG                      45
     BlackCell                      36
     GrayCell                       44
     XorGate                        44

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder18_3 ===

   Number of wires:                  3
   Number of wire bits:             52
   Number of public wires:           3
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== customAdder8_2 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder10_2 ===

   Number of wires:                  3
   Number of wire bits:             29
   Number of public wires:           3
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder12_1 ===

   Number of wires:                  3
   Number of wire bits:             36
   Number of public wires:           3
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder20bit ===

   Number of wires:                109
   Number of wire bits:            167
   Number of public wires:         109
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     BitwisePG                      20
     BlackCell                      14
     GrayCell                       19
     XorGate                        19

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_3 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_4_10 ===

   Number of wires:                 79
   Number of wire bits:            104
   Number of public wires:          79
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     AndGate                        40
     FullAdder                      15
     HalfAdder                       3
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_1_7 ===

   Number of wires:                  3
   Number of wire bits:             15
   Number of public wires:           3
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AND2x2_ASAP7_75t_R              7

   Chip area for module '\NR_1_7': 0.612360
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_14_8 ===

   Number of wires:                271
   Number of wire bits:            312
   Number of public wires:         271
   Number of public wire bits:     312
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                191
     AndGate                       112
     FullAdder                      71
     HalfAdder                       7
     unsignedBrentKungAdder20bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== NR_8_14 ===

   Number of wires:                271
   Number of wire bits:            312
   Number of public wires:         271
   Number of public wire bits:     312
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                191
     AndGate                       112
     FullAdder                      71
     HalfAdder                       7
     unsignedBrentKungAdder20bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== NR_7_1 ===

   Number of wires:                  3
   Number of wire bits:             15
   Number of public wires:           3
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AND2x2_ASAP7_75t_R              7

   Chip area for module '\NR_7_1': 0.612360
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_4 ===

   Number of wires:                 79
   Number of wire bits:            104
   Number of public wires:          79
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     AndGate                        40
     FullAdder                      15
     HalfAdder                       3
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_8_2 ===

   Number of wires:                 19
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     AndGate                        16
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_8 ===

   Number of wires:                 19
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     AndGate                        16
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== customAdder10_0 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== NR_25_7 ===

   Number of wires:                418
   Number of wire bits:            479
   Number of public wires:         418
   Number of public wire bits:     479
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     AndGate                       175
     FullAdder                     114
     HalfAdder                       6
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder7_3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_23_2 ===

   Number of wires:                 49
   Number of wire bits:             96
   Number of public wires:          49
   Number of public wire bits:      96
   Number of ports:                  3
   Number of port bits:             50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     AndGate                        46
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_4 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_3 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_7_25 ===

   Number of wires:                418
   Number of wire bits:            479
   Number of public wires:         418
   Number of public wire bits:     479
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     AndGate                       175
     FullAdder                     114
     HalfAdder                       6
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_5_2 ===

   Number of wires:                 13
   Number of wire bits:             24
   Number of public wires:          13
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AndGate                        10
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_2_23 ===

   Number of wires:                 49
   Number of wire bits:             96
   Number of public wires:          49
   Number of public wire bits:      96
   Number of ports:                  3
   Number of port bits:             50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     AndGate                        46
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_3_2 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== customAdder22_0 ===

   Number of wires:                  3
   Number of wire bits:             67
   Number of public wires:           3
   Number of public wire bits:      67
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder22bit      1

   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        16
     FullAdder                       3
     HalfAdder                       3
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_2_5 ===

   Number of wires:                 13
   Number of wire bits:             24
   Number of public wires:          13
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AndGate                        10
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_1_22 ===

   Number of wires:                  3
   Number of wire bits:             45
   Number of public wires:           3
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2x2_ASAP7_75t_R             22

   Chip area for module '\NR_1_22': 1.924560
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_22_1 ===

   Number of wires:                  3
   Number of wire bits:             45
   Number of public wires:           3
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2x2_ASAP7_75t_R             22

   Chip area for module '\NR_22_1': 1.924560
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier32bit_17                1
     NR_25_7                         1
       AndGate                     175
       FullAdder                   114
       HalfAdder                     6
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_7_25                         1
       AndGate                     175
       FullAdder                   114
       HalfAdder                     6
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder39_6                 1
       unsignedBrentKungAdder39bit      1
         BitwisePG                  39
         BlackCell                  30
         GrayCell                   38
         XorGate                    38
     rr_25x25_12                     1
       NR_23_2                       1
         AndGate                    46
         unsignedBrentKungAdder22bit      1
           BitwisePG                22
           BlackCell                15
           GrayCell                 21
           XorGate                  21
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_23                       1
         AndGate                    46
         unsignedBrentKungAdder22bit      1
           BitwisePG                22
           BlackCell                15
           GrayCell                 21
           XorGate                  21
       customAdder25_0               1
         unsignedBrentKungAdder25bit      1
           BitwisePG                25
           BlackCell                18
           GrayCell                 24
           XorGate                  24
       customAdder27_1               1
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       rr_23x23_16                   1
         NR_1_1                      1
         NR_1_22                     1
         NR_22_1                     1
         customAdder22_0             1
           unsignedBrentKungAdder22bit      1
             BitwisePG              22
             BlackCell              15
             GrayCell               21
             XorGate                21
         customAdder45_22            1
           unsignedBrentKungAdder45bit      1
             BitwisePG              45
             BlackCell              36
             GrayCell               44
             XorGate                44
         rr_22x22_17                 1
           NR_14_8                   1
             AndGate               112
             FullAdder              71
             HalfAdder               7
             unsignedBrentKungAdder20bit      1
               BitwisePG            20
               BlackCell            14
               GrayCell             19
               XorGate              19
           NR_8_14                   1
             AndGate               112
             FullAdder              71
             HalfAdder               7
             unsignedBrentKungAdder20bit      1
               BitwisePG            20
               BlackCell            14
               GrayCell             19
               XorGate              19
           customAdder22_0           1
             unsignedBrentKungAdder22bit      1
               BitwisePG            22
               BlackCell            15
               GrayCell             21
               XorGate              21
           customAdder36_13          1
             unsignedBrentKungAdder36bit      1
               BitwisePG            36
               BlackCell            29
               GrayCell             35
               XorGate              35
           rr_14x14_18               1
             NR_10_4                 1
               AndGate              40
               FullAdder            15
               HalfAdder             3
               unsignedBrentKungAdder12bit      1
                 BitwisePG          12
                 BlackCell           7
                 GrayCell           11
                 XorGate            11
             NR_4_10                 1
               AndGate              40
               FullAdder            15
               HalfAdder             3
               unsignedBrentKungAdder12bit      1
                 BitwisePG          12
                 BlackCell           7
                 GrayCell           11
                 XorGate            11
             customAdder14_0         1
               unsignedBrentKungAdder14bit      1
                 BitwisePG          14
                 BlackCell           8
                 GrayCell           13
                 XorGate            13
             customAdder18_3         1
               unsignedBrentKungAdder18bit      1
                 BitwisePG          18
                 BlackCell          12
                 GrayCell           17
                 XorGate            17
             rr_10x10_26             1
               NR_2_2                1
                 AndGate             4
                 unsignedBrentKungAdder1bit      1
               NR_2_8                1
                 AndGate            16
                 unsignedBrentKungAdder7bit      1
                   BitwisePG         7
                   BlackCell         2
                   GrayCell          6
                   XorGate           6
               NR_8_2                1
                 AndGate            16
                 unsignedBrentKungAdder7bit      1
                   BitwisePG         7
                   BlackCell         2
                   GrayCell          6
                   XorGate           6
               customAdder10_0       1
                 unsignedBrentKungAdder10bit      1
                   BitwisePG        10
                   BlackCell         5
                   GrayCell          9
                   XorGate           9
               customAdder12_1       1
                 unsignedBrentKungAdder12bit      1
                   BitwisePG        12
                   BlackCell         7
                   GrayCell         11
                   XorGate          11
               rr_8x8_30             1
                 NR_4_4              1
                   AndGate          16
                   FullAdder         3
                   HalfAdder         3
                   unsignedBrentKungAdder6bit      1
                     BitwisePG       6
                     BlackCell       2
                     GrayCell        5
                     XorGate         5
                 customAdder12_3      1
                   unsignedBrentKungAdder12bit      1
                     BitwisePG      12
                     BlackCell       7
                     GrayCell       11
                     XorGate        11
                 customAdder8_0      1
                   unsignedBrentKungAdder8bit      1
                     BitwisePG       8
                     BlackCell       4
                     GrayCell        7
                     XorGate         7
                 rr_4x4_31           1
                   NR_1_1            1
                   NR_1_3            1
                   NR_3_1            1
                   customAdder3_0      1
                     unsignedBrentKungAdder3bit      1
                       BitwisePG      3
                       GrayCell      2
                       XorGate       2
                   customAdder7_3      1
                     unsignedBrentKungAdder7bit      1
                       BitwisePG      7
                       BlackCell      2
                       GrayCell      6
                       XorGate       6
                   rr_3x3_32         1
                     NR_1_1          1
                     NR_1_2          1
                     NR_2_1          1
                     NR_2_2          1
                       AndGate       4
                       unsignedBrentKungAdder1bit      1
                     customAdder2_0      1
                       unsignedBrentKungAdder2bit      1
                         BitwisePG      2
                         GrayCell      1
                         XorGate      1
                     customAdder5_2      1
                       unsignedBrentKungAdder5bit      1
                         BitwisePG      5
                         BlackCell      1
                         GrayCell      4
                         XorGate      4
                 rr_4x4_40           1
                   NR_1_1            1
                   NR_1_3            1
                   NR_3_1            1
                   customAdder3_0      1
                     unsignedBrentKungAdder3bit      1
                       BitwisePG      3
                       GrayCell      2
                       XorGate       2
                   customAdder7_3      1
                     unsignedBrentKungAdder7bit      1
                       BitwisePG      7
                       BlackCell      2
                       GrayCell      6
                       XorGate       6
                   rr_3x3_41         1
                     NR_1_1          1
                     NR_1_2          1
                     NR_2_1          1
                     NR_2_2          1
                       AndGate       4
                       unsignedBrentKungAdder1bit      1
                     customAdder2_0      1
                       unsignedBrentKungAdder2bit      1
                         BitwisePG      2
                         GrayCell      1
                         XorGate      1
                     customAdder3_0      1
                       unsignedBrentKungAdder3bit      1
                         BitwisePG      3
                         GrayCell      2
                         XorGate      2
                 rr_4x4_49           1
                   NR_1_1            1
                   NR_1_3            1
                   NR_3_1            1
                   customAdder3_0      1
                     unsignedBrentKungAdder3bit      1
                       BitwisePG      3
                       GrayCell      2
                       XorGate       2
                   customAdder4_0      1
                     unsignedBrentKungAdder4bit      1
                       BitwisePG      4
                       BlackCell      1
                       GrayCell      3
                       XorGate       3
                   rr_3x3_53         1
                     NR_1_1          1
                     NR_1_2          1
                     NR_2_1          1
                     NR_2_2          1
                       AndGate       4
                       unsignedBrentKungAdder1bit      1
                     customAdder2_0      1
                       unsignedBrentKungAdder2bit      1
                         BitwisePG      2
                         GrayCell      1
                         XorGate      1
                     customAdder5_2      1
                       unsignedBrentKungAdder5bit      1
                         BitwisePG      5
                         BlackCell      1
                         GrayCell      4
                         XorGate      4
             rr_4x4_19               1
               NR_2_2                4
                 AndGate             4
                 unsignedBrentKungAdder1bit      1
               customAdder4_0        1
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               customAdder6_1        1
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
           rr_8x8_61                 1
             NR_1_1                  1
             NR_1_7                  1
             NR_7_1                  1
             customAdder7_0          1
               unsignedBrentKungAdder7bit      1
                 BitwisePG           7
                 BlackCell           2
                 GrayCell            6
                 XorGate             6
             customAdder8_0          1
               unsignedBrentKungAdder8bit      1
                 BitwisePG           8
                 BlackCell           4
                 GrayCell            7
                 XorGate             7
             rr_7x7_65               1
               NR_3_4                1
                 AndGate            12
                 FullAdder           1
                 HalfAdder           2
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
               NR_4_3                1
                 AndGate            12
                 FullAdder           1
                 HalfAdder           2
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
               NR_4_4                1
                 AndGate            16
                 FullAdder           3
                 HalfAdder           3
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
               customAdder10_2       1
                 unsignedBrentKungAdder10bit      1
                   BitwisePG        10
                   BlackCell         5
                   GrayCell          9
                   XorGate           9
               customAdder7_0        1
                 unsignedBrentKungAdder7bit      1
                   BitwisePG         7
                   BlackCell         2
                   GrayCell          6
                   XorGate           6
               rr_3x3_66             1
                 NR_1_1              1
                 NR_1_2              1
                 NR_2_1              1
                 NR_2_2              1
                   AndGate           4
                   unsignedBrentKungAdder1bit      1
                 customAdder2_0      1
                   unsignedBrentKungAdder2bit      1
                     BitwisePG       2
                     GrayCell        1
                     XorGate         1
                 customAdder3_0      1
                   unsignedBrentKungAdder3bit      1
                     BitwisePG       3
                     GrayCell        2
                     XorGate         2
     rr_7x7_1                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_5                        1
         AndGate                    10
         unsignedBrentKungAdder4bit      1
           BitwisePG                 4
           BlackCell                 1
           GrayCell                  3
           XorGate                   3
       NR_5_2                        1
         AndGate                    10
         unsignedBrentKungAdder4bit      1
           BitwisePG                 4
           BlackCell                 1
           GrayCell                  3
           XorGate                   3
       customAdder7_0                1
         unsignedBrentKungAdder7bit      1
           BitwisePG                 7
           BlackCell                 2
           GrayCell                  6
           XorGate                   6
       customAdder9_1                1
         unsignedBrentKungAdder9bit      1
           BitwisePG                 9
           BlackCell                 4
           GrayCell                  8
           XorGate                   8
       rr_5x5_5                      1
         NR_2_2                      1
           AndGate                   4
           unsignedBrentKungAdder1bit      1
         NR_2_3                      1
           AndGate                   6
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         NR_3_2                      1
           AndGate                   6
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         NR_3_3                      1
           AndGate                   9
           HalfAdder                 2
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder8_2              1
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7

   Number of wires:              21573
   Number of wire bits:          27862
   Number of public wires:       21573
   Number of public wire bits:   27862
   Number of ports:              15413
   Number of port bits:          19876
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6098
     AND2x2_ASAP7_75t_R           2138
     AO21x1_ASAP7_75t_R           1001
     MAJx2_ASAP7_75t_R             408
     NAND3xp33_ASAP7_75t_R         408
     NOR3xp33_ASAP7_75t_R          408
     OAI21xp33_ASAP7_75t_R         408
     XOR2xp5_ASAP7_75t_R          1327

   Chip area for top module '\multiplier32bit_17': 591.496020
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.01e-04   6.38e-04   5.57e-07   1.14e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.01e-04   6.38e-04   5.57e-07   1.14e-03 100.0%
                          44.0%      56.0%       0.0%
Startpoint: B[1] (input port clocked by clk)
Endpoint: P[56] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 119.46  119.46 v B[1] (in)
  68.22  187.68 v M4/M4/M1/M2/uut7/_0_/Y (AND2x2_ASAP7_75t_R)
  34.88  222.57 v M4/M4/M1/M2/uut113/_2_/Y (MAJx2_ASAP7_75t_R)
  32.75  255.32 v M4/M4/M1/M2/uut137/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  288.01 ^ M4/M4/M1/M2/uut137/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  323.18 ^ M4/M4/M1/M2/uut161/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  349.27 v M4/M4/M1/M2/uut161/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  387.32 v M4/M4/M1/M2/uut178/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  414.30 ^ M4/M4/M1/M2/uut178/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.07  456.37 ^ M4/M4/M1/M2/uut190/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.87  483.25 ^ M4/M4/M1/M2/uut190/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.98  502.22 ^ M4/M4/M1/M2/uut190/uut31/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  530.59 ^ M4/M4/M1/M2/uut190/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  35.27  565.86 ^ M4/M4/M1/M2/uut190/uut60/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.26  605.12 ^ M4/M4/M1/adder1/adder_module/uut9/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.95  632.07 ^ M4/M4/M1/adder1/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  654.53 ^ M4/M4/M1/adder1/adder_module/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83  675.35 ^ M4/M4/M1/adder1/adder_module/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.27  705.63 ^ M4/M4/M1/adder1/adder_module/uut68/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.31  745.93 ^ M4/M4/M1/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.18  775.11 ^ M4/M4/M1/adder2/adder_module/uut41/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  29.90  805.01 ^ M4/M4/M1/adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.37  826.38 ^ M4/M4/M1/adder2/adder_module/uut83/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.42  851.80 ^ M4/M4/M1/adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  36.49  888.30 ^ M4/M4/M1/adder2/adder_module/uut103/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.91  917.21 v M4/M4/adder2/adder_module/uut13/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.35  946.56 v M4/M4/adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  25.15  971.71 v M4/M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.98  998.69 v M4/M4/adder2/adder_module/uut104/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60 1024.29 v M4/M4/adder2/adder_module/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.12 1048.41 v M4/M4/adder2/adder_module/uut105/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40 1077.81 v M4/M4/adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.89 1105.71 v M4/M4/adder2/adder_module/uut106/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.61 1131.31 v M4/M4/adder2/adder_module/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.08 1157.39 v M4/M4/adder2/adder_module/uut71/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81 1181.20 v M4/M4/adder2/adder_module/uut80/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.07 1211.27 v M4/M4/adder2/adder_module/uut86/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1241.71 v M4/M4/adder2/adder_module/uut90/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.09 1266.80 v M4/M4/adder2/adder_module/uut116/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.20 1289.01 ^ M4/M4/adder2/adder_module/uut153/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98 1327.98 ^ M4/adder2/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1354.53 ^ M4/adder2/adder_module/uut30/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.96 1373.49 ^ M4/adder2/adder_module/uut41/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37 1401.86 ^ M4/adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.02 1429.88 ^ M4/adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.65 1451.53 ^ M4/adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1482.14 ^ M4/adder2/adder_module/uut84/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.29 1509.43 v adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.70 1540.13 v adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.71 1570.84 v adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1595.98 v adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46 1624.43 v adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.97 1651.40 v adder2/adder_module/uut89/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60 1677.00 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.78 1700.78 v adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27 1722.04 v adder2/adder_module/uut68/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94 1754.98 v adder2/adder_module/uut71/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1789.33 v adder2/adder_module/uut74/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1819.77 v adder2/adder_module/uut77/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1847.12 v adder2/adder_module/uut85/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1871.06 v adder2/adder_module/uut102/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1900.82 ^ adder2/adder_module/uut137/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1900.82 ^ P[56] (out)
        1900.82   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1900.82   data arrival time
---------------------------------------------------------
        8099.18   slack (MET)


