{"sha": "5b281c53c79520591674dfcc90b3856f15167ce3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWIyODFjNTNjNzk1MjA1OTE2NzRkZmNjOTBiMzg1NmYxNTE2N2NlMw==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-09-21T18:03:52Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-09-21T18:03:52Z"}, "message": "2014-09-21  Segher Boessenkool  <segher@kernel.crashing.org>\n\n\t* config/rs6000/rs6000.md (ashr<mode>3, *ashr<mode>3, *ashrsi3_64,\n\t*ashr<mode>3_dot, *ashr<mode>3_dot2): Clobber CA_REGNO.\n\t(floatdisf2_internal2): Ditto.\n\t(ashrdi3_no_power): Ditto.  Fix formatting.\n\nFrom-SVN: r215436", "tree": {"sha": "c18d91e761c6ad464797746d5acadb29394c53ce", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c18d91e761c6ad464797746d5acadb29394c53ce"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5b281c53c79520591674dfcc90b3856f15167ce3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b281c53c79520591674dfcc90b3856f15167ce3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5b281c53c79520591674dfcc90b3856f15167ce3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b281c53c79520591674dfcc90b3856f15167ce3/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f4e0b104a60a18ed1512caaae61871afa333e368", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4e0b104a60a18ed1512caaae61871afa333e368", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f4e0b104a60a18ed1512caaae61871afa333e368"}], "stats": {"total": 51, "additions": 33, "deletions": 18}, "files": [{"sha": "96e5094f3364da4e15d8b885a207979e0b90a24f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b281c53c79520591674dfcc90b3856f15167ce3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b281c53c79520591674dfcc90b3856f15167ce3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5b281c53c79520591674dfcc90b3856f15167ce3", "patch": "@@ -1,3 +1,10 @@\n+2014-09-21  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (ashr<mode>3, *ashr<mode>3, *ashrsi3_64,\n+\t*ashr<mode>3_dot, *ashr<mode>3_dot2): Clobber CA_REGNO.\n+\t(floatdisf2_internal2): Ditto.\n+\t(ashrdi3_no_power): Ditto.  Fix formatting.\n+\n 2014-09-21  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/rs6000.md (ctz<mode>2, ffs<mode>2, popcount<mode>2,"}, {"sha": "91bdb7d9d286bfcb38f93fc66d0e327b00c0a937", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 26, "deletions": 18, "changes": 44, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b281c53c79520591674dfcc90b3856f15167ce3/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b281c53c79520591674dfcc90b3856f15167ce3/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=5b281c53c79520591674dfcc90b3856f15167ce3", "patch": "@@ -4634,9 +4634,10 @@\n \n \n (define_expand \"ashr<mode>3\"\n-  [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"\")\n-\t(ashiftrt:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"\")\n-\t\t      (match_operand:SI 2 \"reg_or_cint_operand\" \"\")))]\n+  [(parallel [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"\")\n+\t\t   (ashiftrt:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"\")\n+\t\t\t\t (match_operand:SI 2 \"reg_or_cint_operand\" \"\")))\n+\t      (clobber (reg:GPR CA_REGNO))])]\n   \"\"\n {\n   /* The generic code does not generate optimal code for the low word\n@@ -4658,7 +4659,8 @@\n (define_insn \"*ashr<mode>3\"\n   [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r\")\n \t(ashiftrt:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r\")\n-\t\t      (match_operand:SI 2 \"reg_or_cint_operand\" \"rn\")))]\n+\t\t      (match_operand:SI 2 \"reg_or_cint_operand\" \"rn\")))\n+   (clobber (reg:GPR CA_REGNO))]\n   \"\"\n   \"sra<wd>%I2 %0,%1,%<hH>2\"\n   [(set_attr \"type\" \"shift\")\n@@ -4668,7 +4670,8 @@\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n \t(sign_extend:DI\n \t    (ashiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n-\t\t\t (match_operand:SI 2 \"reg_or_cint_operand\" \"rn\"))))]\n+\t\t\t (match_operand:SI 2 \"reg_or_cint_operand\" \"rn\"))))\n+   (clobber (reg:SI CA_REGNO))]\n   \"TARGET_POWERPC64\"\n   \"sraw%I2 %0,%1,%h2\"\n   [(set_attr \"type\" \"shift\")\n@@ -4679,15 +4682,17 @@\n \t(compare:CC (ashiftrt:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r\")\n \t\t\t\t  (match_operand:SI 2 \"reg_or_cint_operand\" \"rn,rn\"))\n \t\t    (const_int 0)))\n-   (clobber (match_scratch:GPR 0 \"=r,r\"))]\n+   (clobber (match_scratch:GPR 0 \"=r,r\"))\n+   (clobber (reg:GPR CA_REGNO))]\n   \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n    sra<wd>%I2. %0,%1,%<hH>2\n    #\"\n   \"&& reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode)\"\n-  [(set (match_dup 0)\n-\t(ashiftrt:GPR (match_dup 1)\n-\t\t      (match_dup 2)))\n+  [(parallel [(set (match_dup 0)\n+\t\t   (ashiftrt:GPR (match_dup 1)\n+\t\t\t\t (match_dup 2)))\n+\t      (clobber (reg:GPR CA_REGNO))])\n    (set (match_dup 3)\n \t(compare:CC (match_dup 0)\n \t\t    (const_int 0)))]\n@@ -4704,15 +4709,17 @@\n \t\t    (const_int 0)))\n    (set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r,r\")\n \t(ashiftrt:GPR (match_dup 1)\n-\t\t      (match_dup 2)))]\n+\t\t      (match_dup 2)))\n+   (clobber (reg:GPR CA_REGNO))]\n   \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n    sra<wd>%I2. %0,%1,%<hH>2\n    #\"\n   \"&& reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode)\"\n-  [(set (match_dup 0)\n-\t(ashiftrt:GPR (match_dup 1)\n-\t\t      (match_dup 2)))\n+  [(parallel [(set (match_dup 0)\n+\t\t   (ashiftrt:GPR (match_dup 1)\n+\t\t\t\t (match_dup 2)))\n+\t      (clobber (reg:GPR CA_REGNO))])\n    (set (match_dup 3)\n \t(compare:CC (match_dup 0)\n \t\t    (const_int 0)))]\n@@ -6153,8 +6160,9 @@\n ;; by a bit that won't be lost at that stage, but is below the SFmode\n ;; rounding position.\n (define_expand \"floatdisf2_internal2\"\n-  [(set (match_dup 3) (ashiftrt:DI (match_operand:DI 1 \"\" \"\")\n-\t\t\t\t   (const_int 53)))\n+  [(parallel [(set (match_dup 3) (ashiftrt:DI (match_operand:DI 1 \"\" \"\")\n+\t\t\t\t\t      (const_int 53)))\n+\t      (clobber (reg:DI CA_REGNO))])\n    (set (match_operand:DI 0 \"\" \"\") (and:DI (match_dup 1)\n \t\t\t\t\t   (const_int 2047)))\n    (set (match_dup 3) (plus:DI (match_dup 3)\n@@ -6317,9 +6325,9 @@\n (define_insn \"ashrdi3_no_power\"\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=&r,&r\")\n \t(ashiftrt:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t     (match_operand:SI 2 \"const_int_operand\" \"M,i\")))]\n+\t\t     (match_operand:SI 2 \"const_int_operand\" \"M,i\")))\n+   (clobber (reg:SI CA_REGNO))]\n   \"!TARGET_POWERPC64\"\n-  \"*\n {\n   switch (which_alternative)\n     {\n@@ -6336,7 +6344,7 @@\n       else\n \treturn \\\"srwi %0,%1,%h2\\;insrwi %0,%L1,%h2,0\\;srawi %L0,%L1,%h2\\\";\n     }\n-}\"\n+}\n   [(set_attr \"type\" \"two,three\")\n    (set_attr \"length\" \"8,12\")])\n "}]}