{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727520317569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727520317569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 20:45:17 2024 " "Processing started: Sat Sep 28 20:45:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727520317569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520317569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520317569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727520318162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727520318162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer.sv 1 1 " "Found 1 design units, including 1 entities, in source file programmer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programmer " "Found entity 1: programmer" {  } { { "programmer.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/programmer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_A _a lcd_inst_pkg.sv(53) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(53): object \"_A\" differs only in case from object \"_a\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_B _b lcd_inst_pkg.sv(54) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(54): object \"_B\" differs only in case from object \"_b\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_C _c lcd_inst_pkg.sv(55) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(55): object \"_C\" differs only in case from object \"_c\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_D _d lcd_inst_pkg.sv(56) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(56): object \"_D\" differs only in case from object \"_d\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_E _e lcd_inst_pkg.sv(57) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(57): object \"_E\" differs only in case from object \"_e\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_F _f lcd_inst_pkg.sv(58) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(58): object \"_F\" differs only in case from object \"_f\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_G _g lcd_inst_pkg.sv(59) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(59): object \"_G\" differs only in case from object \"_g\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_H _h lcd_inst_pkg.sv(60) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(60): object \"_H\" differs only in case from object \"_h\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_I _i lcd_inst_pkg.sv(61) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(61): object \"_I\" differs only in case from object \"_i\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_J _j lcd_inst_pkg.sv(62) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(62): object \"_J\" differs only in case from object \"_j\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_K _k lcd_inst_pkg.sv(63) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(63): object \"_K\" differs only in case from object \"_k\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_L _l lcd_inst_pkg.sv(64) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(64): object \"_L\" differs only in case from object \"_l\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_M _m lcd_inst_pkg.sv(65) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(65): object \"_M\" differs only in case from object \"_m\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_N _n lcd_inst_pkg.sv(66) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(66): object \"_N\" differs only in case from object \"_n\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_O _o lcd_inst_pkg.sv(67) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(67): object \"_O\" differs only in case from object \"_o\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_P _p lcd_inst_pkg.sv(68) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(68): object \"_P\" differs only in case from object \"_p\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Q _q lcd_inst_pkg.sv(69) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(69): object \"_Q\" differs only in case from object \"_q\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_R _r lcd_inst_pkg.sv(70) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(70): object \"_R\" differs only in case from object \"_r\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_S _s lcd_inst_pkg.sv(71) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(71): object \"_S\" differs only in case from object \"_s\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_T _t lcd_inst_pkg.sv(72) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(72): object \"_T\" differs only in case from object \"_t\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_U _u lcd_inst_pkg.sv(73) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(73): object \"_U\" differs only in case from object \"_u\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_V _v lcd_inst_pkg.sv(74) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(74): object \"_V\" differs only in case from object \"_v\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_W _w lcd_inst_pkg.sv(75) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(75): object \"_W\" differs only in case from object \"_w\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_X _x lcd_inst_pkg.sv(76) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(76): object \"_X\" differs only in case from object \"_x\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Y _y lcd_inst_pkg.sv(77) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(77): object \"_Y\" differs only in case from object \"_y\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Z _z lcd_inst_pkg.sv(78) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(78): object \"_Z\" differs only in case from object \"_z\" in the same scope" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727520327906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_inst_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file lcd_inst_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_inst_pkg (SystemVerilog) " "Found design unit 1: lcd_inst_pkg (SystemVerilog)" {  } { { "lcd_inst_pkg.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter " "Found entity 1: vga_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_avalon_st_adapter_channel_adapter_0" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_scaler_0 " "Found entity 1: vga_video_scaler_0" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_display/synthesis/char_display.v 1 1 " "Found 1 design units, including 1 entities, in source file char_display/synthesis/char_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_display " "Found entity 1: char_display" {  } { { "char_display/synthesis/char_display.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/char_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_display/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "char_display/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_display/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_display/synthesis/submodules/char_display_character_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/char_display_character_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_display_character_lcd_0 " "Found entity 1: char_display_character_lcd_0" {  } { { "char_display/synthesis/submodules/char_display_character_lcd_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/char_display_character_lcd_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327939 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" top_level.v(212) " "Verilog HDL syntax error at top_level.v(212) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top_level.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier top_level.v(215) " "Verilog HDL syntax error at top_level.v(215) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top_level.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v" 215 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier top_level.v(217) " "Verilog HDL syntax error at top_level.v(217) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top_level.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v" 217 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_level.v(228) " "Verilog HDL information at top_level.v(228): always construct contains both blocking and non-blocking assignments" {  } { { "top_level.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v" 228 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_level top_level.v(39) " "Ignored design unit \"top_level\" at top_level.v(39) due to previous errors" {  } { { "top_level.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v" 39 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 0 0 " "Found 0 design units, including 0 entities, in source file top_level.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_capture.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_frame_buffer_15to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_camera/frame_buffer.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727520327963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520327963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leban/MTRX3700/assignment_2_camera/output_files/VerilogCam.map.smsg " "Generated suppressed messages file C:/Users/leban/MTRX3700/assignment_2_camera/output_files/VerilogCam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520328004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727520328141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 28 20:45:28 2024 " "Processing ended: Sat Sep 28 20:45:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727520328141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727520328141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727520328141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520328141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727520328862 ""}
