\hypertarget{group___l_s_m6_d_s_l__interrupt__pins}{}\doxysection{LSM6\+DSL\+\_\+interrupt\+\_\+pins}
\label{group___l_s_m6_d_s_l__interrupt__pins}\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}


This section groups all the functions that manage interrup pins.  


\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gaf8f9deb58383374a1d286d96777ca7ae}{lsm6dsl\+\_\+pin\+\_\+int1\+\_\+route\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{structlsm6dsl__int1__route__t}{lsm6dsl\+\_\+int1\+\_\+route\+\_\+t}} val)
\begin{DoxyCompactList}\small\item\em Select the signal that need to route on int1 pad\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gaf7712a77b72afc6debc6a5727a5a0ed0}{lsm6dsl\+\_\+pin\+\_\+int1\+\_\+route\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{structlsm6dsl__int1__route__t}{lsm6dsl\+\_\+int1\+\_\+route\+\_\+t}} $\ast$val)
\begin{DoxyCompactList}\small\item\em Select the signal that need to route on int1 pad\mbox{[}get\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gaae7168b769397e57716932f5d9400d61}{lsm6dsl\+\_\+pin\+\_\+int2\+\_\+route\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{structlsm6dsl__int2__route__t}{lsm6dsl\+\_\+int2\+\_\+route\+\_\+t}} val)
\begin{DoxyCompactList}\small\item\em Select the signal that need to route on int2 pad\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga144d37031a9e1578175a0ab58d02b6a3}{lsm6dsl\+\_\+pin\+\_\+int2\+\_\+route\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{structlsm6dsl__int2__route__t}{lsm6dsl\+\_\+int2\+\_\+route\+\_\+t}} $\ast$val)
\begin{DoxyCompactList}\small\item\em Select the signal that need to route on int2 pad\mbox{[}get\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gae3087c44f426d56fb9915eb1065d15f0}{lsm6dsl\+\_\+pin\+\_\+mode\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga09e20616d6fed7403f47e5108624bf91}{lsm6dsl\+\_\+pp\+\_\+od\+\_\+t}} val)
\begin{DoxyCompactList}\small\item\em Push-\/pull/open drain selection on interrupt pads.\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga361fab6aad7c48742ac49fae59683f4e}{lsm6dsl\+\_\+pin\+\_\+mode\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga09e20616d6fed7403f47e5108624bf91}{lsm6dsl\+\_\+pp\+\_\+od\+\_\+t}} $\ast$val)
\begin{DoxyCompactList}\small\item\em Push-\/pull/open drain selection on interrupt pads.\mbox{[}get\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga1502a09f6d46db23ffbf37b3b3e8f7c5}{lsm6dsl\+\_\+pin\+\_\+polarity\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga56ed966b0014e1865e07346121f39843}{lsm6dsl\+\_\+h\+\_\+lactive\+\_\+t}} val)
\begin{DoxyCompactList}\small\item\em Interrupt active-\/high/low.\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga80711174086efbc0f30464adb4f0502a}{lsm6dsl\+\_\+pin\+\_\+polarity\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga56ed966b0014e1865e07346121f39843}{lsm6dsl\+\_\+h\+\_\+lactive\+\_\+t}} $\ast$val)
\begin{DoxyCompactList}\small\item\em Interrupt active-\/high/low.\mbox{[}get\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gad1fcf9ce06af0e68aa1185ec2e66af8a}{lsm6dsl\+\_\+all\+\_\+on\+\_\+int1\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, uint8\+\_\+t val)
\begin{DoxyCompactList}\small\item\em All interrupt signals become available on INT1 pin.\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga445a9bd4b9be13ece8dfe4ff0cfee6e4}{lsm6dsl\+\_\+all\+\_\+on\+\_\+int1\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, uint8\+\_\+t $\ast$val)
\begin{DoxyCompactList}\small\item\em All interrupt signals become available on INT1 pin.\mbox{[}get\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_ga62ef9a260562797d02a89cb58e391a85}{lsm6dsl\+\_\+int\+\_\+notification\+\_\+set}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga9d92f8ebd4412e79d7d3316c5ae8b309}{lsm6dsl\+\_\+lir\+\_\+t}} val)
\begin{DoxyCompactList}\small\item\em Latched/pulsed interrupt.\mbox{[}set\mbox{]}. \end{DoxyCompactList}\item 
int32\+\_\+t \mbox{\hyperlink{group___l_s_m6_d_s_l__interrupt__pins_gaaa781be48ada334d8701a5c9319eb024}{lsm6dsl\+\_\+int\+\_\+notification\+\_\+get}} (\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$ctx, \mbox{\hyperlink{group___l_s_m6_d_s_l_ga9d92f8ebd4412e79d7d3316c5ae8b309}{lsm6dsl\+\_\+lir\+\_\+t}} $\ast$val)
\begin{DoxyCompactList}\small\item\em Latched/pulsed interrupt.\mbox{[}get\mbox{]}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This section groups all the functions that manage interrup pins. 



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga445a9bd4b9be13ece8dfe4ff0cfee6e4}\label{group___l_s_m6_d_s_l__interrupt__pins_ga445a9bd4b9be13ece8dfe4ff0cfee6e4}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_all\_on\_int1\_get@{lsm6dsl\_all\_on\_int1\_get}}
\index{lsm6dsl\_all\_on\_int1\_get@{lsm6dsl\_all\_on\_int1\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_all\_on\_int1\_get()}{lsm6dsl\_all\_on\_int1\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+all\+\_\+on\+\_\+int1\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{uint8\+\_\+t $\ast$}]{val }\end{DoxyParamCaption})}



All interrupt signals become available on INT1 pin.\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Change the values of int2\+\_\+on\+\_\+int1 in reg CTRL4\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gad1fcf9ce06af0e68aa1185ec2e66af8a}\label{group___l_s_m6_d_s_l__interrupt__pins_gad1fcf9ce06af0e68aa1185ec2e66af8a}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_all\_on\_int1\_set@{lsm6dsl\_all\_on\_int1\_set}}
\index{lsm6dsl\_all\_on\_int1\_set@{lsm6dsl\_all\_on\_int1\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_all\_on\_int1\_set()}{lsm6dsl\_all\_on\_int1\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+all\+\_\+on\+\_\+int1\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{uint8\+\_\+t}]{val }\end{DoxyParamCaption})}



All interrupt signals become available on INT1 pin.\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Change the values of int2\+\_\+on\+\_\+int1 in reg CTRL4\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gaaa781be48ada334d8701a5c9319eb024}\label{group___l_s_m6_d_s_l__interrupt__pins_gaaa781be48ada334d8701a5c9319eb024}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_int\_notification\_get@{lsm6dsl\_int\_notification\_get}}
\index{lsm6dsl\_int\_notification\_get@{lsm6dsl\_int\_notification\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_int\_notification\_get()}{lsm6dsl\_int\_notification\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+int\+\_\+notification\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga9d92f8ebd4412e79d7d3316c5ae8b309}{lsm6dsl\+\_\+lir\+\_\+t}} $\ast$}]{val }\end{DoxyParamCaption})}



Latched/pulsed interrupt.\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Get the values of lir in reg TAP\+\_\+\+CFG \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga62ef9a260562797d02a89cb58e391a85}\label{group___l_s_m6_d_s_l__interrupt__pins_ga62ef9a260562797d02a89cb58e391a85}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_int\_notification\_set@{lsm6dsl\_int\_notification\_set}}
\index{lsm6dsl\_int\_notification\_set@{lsm6dsl\_int\_notification\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_int\_notification\_set()}{lsm6dsl\_int\_notification\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+int\+\_\+notification\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga9d92f8ebd4412e79d7d3316c5ae8b309}{lsm6dsl\+\_\+lir\+\_\+t}}}]{val }\end{DoxyParamCaption})}



Latched/pulsed interrupt.\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Change the values of lir in reg TAP\+\_\+\+CFG \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gaf7712a77b72afc6debc6a5727a5a0ed0}\label{group___l_s_m6_d_s_l__interrupt__pins_gaf7712a77b72afc6debc6a5727a5a0ed0}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_int1\_route\_get@{lsm6dsl\_pin\_int1\_route\_get}}
\index{lsm6dsl\_pin\_int1\_route\_get@{lsm6dsl\_pin\_int1\_route\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_int1\_route\_get()}{lsm6dsl\_pin\_int1\_route\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+int1\+\_\+route\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{structlsm6dsl__int1__route__t}{lsm6dsl\+\_\+int1\+\_\+route\+\_\+t}} $\ast$}]{val }\end{DoxyParamCaption})}



Select the signal that need to route on int1 pad\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & read INT1\+\_\+\+CTRL, MD1\+\_\+\+CFG, CTRL4\+\_\+\+C(den\+\_\+drdy\+\_\+int1), MASTER\+\_\+\+CONFIG(drdy\+\_\+on\+\_\+int1) \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gaf8f9deb58383374a1d286d96777ca7ae}\label{group___l_s_m6_d_s_l__interrupt__pins_gaf8f9deb58383374a1d286d96777ca7ae}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_int1\_route\_set@{lsm6dsl\_pin\_int1\_route\_set}}
\index{lsm6dsl\_pin\_int1\_route\_set@{lsm6dsl\_pin\_int1\_route\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_int1\_route\_set()}{lsm6dsl\_pin\_int1\_route\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+int1\+\_\+route\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{structlsm6dsl__int1__route__t}{lsm6dsl\+\_\+int1\+\_\+route\+\_\+t}}}]{val }\end{DoxyParamCaption})}



Select the signal that need to route on int1 pad\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & configure INT1\+\_\+\+CTRL, MD1\+\_\+\+CFG, CTRL4\+\_\+\+C(den\+\_\+drdy\+\_\+int1), MASTER\+\_\+\+CONFIG(drdy\+\_\+on\+\_\+int1) \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga144d37031a9e1578175a0ab58d02b6a3}\label{group___l_s_m6_d_s_l__interrupt__pins_ga144d37031a9e1578175a0ab58d02b6a3}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_int2\_route\_get@{lsm6dsl\_pin\_int2\_route\_get}}
\index{lsm6dsl\_pin\_int2\_route\_get@{lsm6dsl\_pin\_int2\_route\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_int2\_route\_get()}{lsm6dsl\_pin\_int2\_route\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+int2\+\_\+route\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{structlsm6dsl__int2__route__t}{lsm6dsl\+\_\+int2\+\_\+route\+\_\+t}} $\ast$}]{val }\end{DoxyParamCaption})}



Select the signal that need to route on int2 pad\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & INT2\+\_\+\+CTRL, DRDY\+\_\+\+PULSE\+\_\+\+CFG(int2\+\_\+wrist\+\_\+tilt), MD2\+\_\+\+CFG \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gaae7168b769397e57716932f5d9400d61}\label{group___l_s_m6_d_s_l__interrupt__pins_gaae7168b769397e57716932f5d9400d61}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_int2\_route\_set@{lsm6dsl\_pin\_int2\_route\_set}}
\index{lsm6dsl\_pin\_int2\_route\_set@{lsm6dsl\_pin\_int2\_route\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_int2\_route\_set()}{lsm6dsl\_pin\_int2\_route\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+int2\+\_\+route\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{structlsm6dsl__int2__route__t}{lsm6dsl\+\_\+int2\+\_\+route\+\_\+t}}}]{val }\end{DoxyParamCaption})}



Select the signal that need to route on int2 pad\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & INT2\+\_\+\+CTRL, DRDY\+\_\+\+PULSE\+\_\+\+CFG(int2\+\_\+wrist\+\_\+tilt), MD2\+\_\+\+CFG \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga361fab6aad7c48742ac49fae59683f4e}\label{group___l_s_m6_d_s_l__interrupt__pins_ga361fab6aad7c48742ac49fae59683f4e}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_mode\_get@{lsm6dsl\_pin\_mode\_get}}
\index{lsm6dsl\_pin\_mode\_get@{lsm6dsl\_pin\_mode\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_mode\_get()}{lsm6dsl\_pin\_mode\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+mode\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga09e20616d6fed7403f47e5108624bf91}{lsm6dsl\+\_\+pp\+\_\+od\+\_\+t}} $\ast$}]{val }\end{DoxyParamCaption})}



Push-\/pull/open drain selection on interrupt pads.\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Get the values of pp\+\_\+od in reg CTRL3\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_gae3087c44f426d56fb9915eb1065d15f0}\label{group___l_s_m6_d_s_l__interrupt__pins_gae3087c44f426d56fb9915eb1065d15f0}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_mode\_set@{lsm6dsl\_pin\_mode\_set}}
\index{lsm6dsl\_pin\_mode\_set@{lsm6dsl\_pin\_mode\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_mode\_set()}{lsm6dsl\_pin\_mode\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+mode\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga09e20616d6fed7403f47e5108624bf91}{lsm6dsl\+\_\+pp\+\_\+od\+\_\+t}}}]{val }\end{DoxyParamCaption})}



Push-\/pull/open drain selection on interrupt pads.\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Change the values of pp\+\_\+od in reg CTRL3\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga80711174086efbc0f30464adb4f0502a}\label{group___l_s_m6_d_s_l__interrupt__pins_ga80711174086efbc0f30464adb4f0502a}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_polarity\_get@{lsm6dsl\_pin\_polarity\_get}}
\index{lsm6dsl\_pin\_polarity\_get@{lsm6dsl\_pin\_polarity\_get}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_polarity\_get()}{lsm6dsl\_pin\_polarity\_get()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+polarity\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga56ed966b0014e1865e07346121f39843}{lsm6dsl\+\_\+h\+\_\+lactive\+\_\+t}} $\ast$}]{val }\end{DoxyParamCaption})}



Interrupt active-\/high/low.\mbox{[}get\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Get the values of h\+\_\+lactive in reg CTRL3\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___l_s_m6_d_s_l__interrupt__pins_ga1502a09f6d46db23ffbf37b3b3e8f7c5}\label{group___l_s_m6_d_s_l__interrupt__pins_ga1502a09f6d46db23ffbf37b3b3e8f7c5}} 
\index{LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}!lsm6dsl\_pin\_polarity\_set@{lsm6dsl\_pin\_polarity\_set}}
\index{lsm6dsl\_pin\_polarity\_set@{lsm6dsl\_pin\_polarity\_set}!LSM6DSL\_interrupt\_pins@{LSM6DSL\_interrupt\_pins}}
\doxysubsubsection{\texorpdfstring{lsm6dsl\_pin\_polarity\_set()}{lsm6dsl\_pin\_polarity\_set()}}
{\footnotesize\ttfamily int32\+\_\+t lsm6dsl\+\_\+pin\+\_\+polarity\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} $\ast$}]{ctx,  }\item[{\mbox{\hyperlink{group___l_s_m6_d_s_l_ga56ed966b0014e1865e07346121f39843}{lsm6dsl\+\_\+h\+\_\+lactive\+\_\+t}}}]{val }\end{DoxyParamCaption})}



Interrupt active-\/high/low.\mbox{[}set\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em ctx} & Read / write interface definitions \\
\hline
{\em val} & Change the values of h\+\_\+lactive in reg CTRL3\+\_\+C \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Interface} & status (MANDATORY\+: return 0 -\/\texorpdfstring{$>$}{>} no Error). \\
\hline
\end{DoxyRetVals}
