# Generated by Yosys 0.12+3 (git sha1 675c9ac43, clang 10.0.0-4ubuntu1 -O0 -fPIC)
autoidx 25
attribute \cells_not_processed 1
attribute \src "unary_ops.sv:1.1-54.10"
module \UnaryOps
  attribute \src "unary_ops.sv:46.25-46.27"
  wire $logic_not$unary_ops.sv:46$16_Y
  attribute \src "unary_ops.sv:52.28-52.30"
  wire $logic_not$unary_ops.sv:52$23_Y
  attribute \src "unary_ops.sv:31.19-31.21"
  wire width 4 $neg$unary_ops.sv:31$3_Y
  attribute \src "unary_ops.sv:35.25-35.36"
  wire width 4 signed $neg$unary_ops.sv:35$6_Y
  attribute \src "unary_ops.sv:39.27-39.38"
  wire width 6 signed $neg$unary_ops.sv:39$9_Y
  attribute \src "unary_ops.sv:29.19-29.21"
  wire width 4 $not$unary_ops.sv:29$1_Y
  attribute \src "unary_ops.sv:33.25-33.36"
  wire width 4 signed $not$unary_ops.sv:33$4_Y
  attribute \src "unary_ops.sv:37.27-37.38"
  wire width 6 signed $not$unary_ops.sv:37$7_Y
  attribute \src "unary_ops.sv:30.19-30.21"
  wire width 4 $pos$unary_ops.sv:30$2_Y
  attribute \src "unary_ops.sv:34.25-34.36"
  wire width 4 signed $pos$unary_ops.sv:34$5_Y
  attribute \src "unary_ops.sv:38.27-38.38"
  wire width 6 signed $pos$unary_ops.sv:38$8_Y
  attribute \src "unary_ops.sv:41.26-41.28"
  wire width 4 $reduce_and$unary_ops.sv:41$10_Y
  attribute \src "unary_ops.sv:42.25-42.27"
  wire width 4 $reduce_or$unary_ops.sv:42$11_Y
  attribute \src "unary_ops.sv:45.27-45.29"
  wire $reduce_or$unary_ops.sv:45$14_Y
  attribute \src "unary_ops.sv:48.28-48.30"
  wire $reduce_or$unary_ops.sv:48$18_Y
  attribute \src "unary_ops.sv:51.30-51.32"
  wire $reduce_or$unary_ops.sv:51$21_Y
  attribute \src "unary_ops.sv:44.27-44.30"
  wire width 4 $reduce_xnor$unary_ops.sv:44$13_Y
  attribute \src "unary_ops.sv:50.30-50.33"
  wire $reduce_xnor$unary_ops.sv:50$20_Y
  attribute \src "unary_ops.sv:43.26-43.28"
  wire width 4 $reduce_xor$unary_ops.sv:43$12_Y
  attribute \src "unary_ops.sv:49.29-49.31"
  wire $reduce_xor$unary_ops.sv:49$19_Y
  attribute \src "unary_ops.sv:45.27-45.43"
  wire $ternary$unary_ops.sv:45$15_Y
  attribute \src "unary_ops.sv:46.25-46.41"
  wire $ternary$unary_ops.sv:46$17_Y
  attribute \src "unary_ops.sv:51.30-51.46"
  wire $ternary$unary_ops.sv:51$22_Y
  attribute \src "unary_ops.sv:52.28-52.44"
  wire $ternary$unary_ops.sv:52$24_Y
  attribute \MASM_DEBUG_SYMBOL "\\a"
  attribute \src "unary_ops.sv:2.17-2.18"
  wire width 4 input 1 \a
  attribute \MASM_DEBUG_SYMBOL "\\logic_not_"
  attribute \src "unary_ops.sv:20.18-20.28"
  wire width 4 output 16 \logic_not_
  attribute \MASM_DEBUG_SYMBOL "\\logic_not_bit"
  attribute \src "unary_ops.sv:26.18-26.31"
  wire output 22 \logic_not_bit
  attribute \MASM_DEBUG_SYMBOL "\\neg_"
  attribute \src "unary_ops.sv:5.18-5.22"
  wire width 4 output 4 \neg_
  attribute \MASM_DEBUG_SYMBOL "\\neg_signed"
  attribute \src "unary_ops.sv:9.18-9.28"
  wire width 4 output 7 \neg_signed
  attribute \MASM_DEBUG_SYMBOL "\\neg_signed_w"
  attribute \src "unary_ops.sv:13.18-13.30"
  wire width 6 output 10 \neg_signed_w
  attribute \MASM_DEBUG_SYMBOL "\\not_"
  attribute \src "unary_ops.sv:3.17-3.21"
  wire width 4 output 2 \not_
  attribute \MASM_DEBUG_SYMBOL "\\not_signed"
  attribute \src "unary_ops.sv:7.17-7.27"
  wire width 4 output 5 \not_signed
  attribute \MASM_DEBUG_SYMBOL "\\not_signed_w"
  attribute \src "unary_ops.sv:11.17-11.29"
  wire width 6 output 8 \not_signed_w
  attribute \MASM_DEBUG_SYMBOL "\\pos_"
  attribute \src "unary_ops.sv:4.18-4.22"
  wire width 4 output 3 \pos_
  attribute \MASM_DEBUG_SYMBOL "\\pos_signed"
  attribute \src "unary_ops.sv:8.18-8.28"
  wire width 4 output 6 \pos_signed
  attribute \MASM_DEBUG_SYMBOL "\\pos_signed_w"
  attribute \src "unary_ops.sv:12.18-12.30"
  wire width 6 output 9 \pos_signed_w
  attribute \MASM_DEBUG_SYMBOL "\\reduce_and_"
  attribute \src "unary_ops.sv:15.18-15.29"
  wire width 4 output 11 \reduce_and_
  attribute \MASM_DEBUG_SYMBOL "\\reduce_and_bit"
  attribute \src "unary_ops.sv:21.18-21.32"
  wire output 17 \reduce_and_bit
  attribute \MASM_DEBUG_SYMBOL "\\reduce_bool_"
  attribute \src "unary_ops.sv:19.18-19.30"
  wire width 4 output 15 \reduce_bool_
  attribute \MASM_DEBUG_SYMBOL "\\reduce_bool_bit"
  attribute \src "unary_ops.sv:25.18-25.33"
  wire output 21 \reduce_bool_bit
  attribute \MASM_DEBUG_SYMBOL "\\reduce_or_"
  attribute \src "unary_ops.sv:16.18-16.28"
  wire width 4 output 12 \reduce_or_
  attribute \MASM_DEBUG_SYMBOL "\\reduce_or_bit"
  attribute \src "unary_ops.sv:22.18-22.31"
  wire output 18 \reduce_or_bit
  attribute \MASM_DEBUG_SYMBOL "\\reduce_xnor_"
  attribute \src "unary_ops.sv:18.18-18.30"
  wire width 4 output 14 \reduce_xnor_
  attribute \MASM_DEBUG_SYMBOL "\\reduce_xnor_bit"
  attribute \src "unary_ops.sv:24.18-24.33"
  wire output 20 \reduce_xnor_bit
  attribute \MASM_DEBUG_SYMBOL "\\reduce_xor_"
  attribute \src "unary_ops.sv:17.18-17.29"
  wire width 4 output 13 \reduce_xor_
  attribute \MASM_DEBUG_SYMBOL "\\reduce_xor_bit"
  attribute \src "unary_ops.sv:23.18-23.32"
  wire output 19 \reduce_xor_bit
  attribute \src "unary_ops.sv:46.25-46.27"
  cell $logic_not $logic_not$unary_ops.sv:46$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $logic_not$unary_ops.sv:46$16_Y
  end
  attribute \src "unary_ops.sv:52.28-52.30"
  cell $logic_not $logic_not$unary_ops.sv:52$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $logic_not$unary_ops.sv:52$23_Y
  end
  attribute \src "unary_ops.sv:31.19-31.21"
  cell $neg $neg$unary_ops.sv:31$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $neg$unary_ops.sv:31$3_Y
  end
  attribute \src "unary_ops.sv:35.25-35.36"
  cell $neg $neg$unary_ops.sv:35$6
    parameter \A_SIGNED 1
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $neg$unary_ops.sv:35$6_Y
  end
  attribute \src "unary_ops.sv:39.27-39.38"
  cell $neg $neg$unary_ops.sv:39$9
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \a [3] \a [3] \a }
    connect \Y $neg$unary_ops.sv:39$9_Y
  end
  attribute \src "unary_ops.sv:29.19-29.21"
  cell $not $not$unary_ops.sv:29$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $not$unary_ops.sv:29$1_Y
  end
  attribute \src "unary_ops.sv:33.25-33.36"
  cell $not $not$unary_ops.sv:33$4
    parameter \A_SIGNED 1
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $not$unary_ops.sv:33$4_Y
  end
  attribute \src "unary_ops.sv:37.27-37.38"
  cell $not $not$unary_ops.sv:37$7
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \a [3] \a [3] \a }
    connect \Y $not$unary_ops.sv:37$7_Y
  end
  attribute \src "unary_ops.sv:30.19-30.21"
  cell $pos $pos$unary_ops.sv:30$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $pos$unary_ops.sv:30$2_Y
  end
  attribute \src "unary_ops.sv:34.25-34.36"
  cell $pos $pos$unary_ops.sv:34$5
    parameter \A_SIGNED 1
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $pos$unary_ops.sv:34$5_Y
  end
  attribute \src "unary_ops.sv:38.27-38.38"
  cell $pos $pos$unary_ops.sv:38$8
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \a [3] \a [3] \a }
    connect \Y $pos$unary_ops.sv:38$8_Y
  end
  attribute \src "unary_ops.sv:41.26-41.28"
  cell $reduce_and $reduce_and$unary_ops.sv:41$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $reduce_and$unary_ops.sv:41$10_Y
  end
  attribute \src "unary_ops.sv:42.25-42.27"
  cell $reduce_or $reduce_or$unary_ops.sv:42$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $reduce_or$unary_ops.sv:42$11_Y
  end
  attribute \src "unary_ops.sv:45.27-45.29"
  cell $reduce_or $reduce_or$unary_ops.sv:45$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $reduce_or$unary_ops.sv:45$14_Y
  end
  attribute \src "unary_ops.sv:48.28-48.30"
  cell $reduce_or $reduce_or$unary_ops.sv:48$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $reduce_or$unary_ops.sv:48$18_Y
  end
  attribute \src "unary_ops.sv:51.30-51.32"
  cell $reduce_or $reduce_or$unary_ops.sv:51$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $reduce_or$unary_ops.sv:51$21_Y
  end
  attribute \src "unary_ops.sv:44.27-44.30"
  cell $reduce_xnor $reduce_xnor$unary_ops.sv:44$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $reduce_xnor$unary_ops.sv:44$13_Y
  end
  attribute \src "unary_ops.sv:50.30-50.33"
  cell $reduce_xnor $reduce_xnor$unary_ops.sv:50$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $reduce_xnor$unary_ops.sv:50$20_Y
  end
  attribute \src "unary_ops.sv:43.26-43.28"
  cell $reduce_xor $reduce_xor$unary_ops.sv:43$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $reduce_xor$unary_ops.sv:43$12_Y
  end
  attribute \src "unary_ops.sv:49.29-49.31"
  cell $reduce_xor $reduce_xor$unary_ops.sv:49$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $reduce_xor$unary_ops.sv:49$19_Y
  end
  attribute \src "unary_ops.sv:45.27-45.43"
  cell $mux $ternary$unary_ops.sv:45$15
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $reduce_or$unary_ops.sv:45$14_Y
    connect \Y $ternary$unary_ops.sv:45$15_Y
  end
  attribute \src "unary_ops.sv:46.25-46.41"
  cell $mux $ternary$unary_ops.sv:46$17
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_not$unary_ops.sv:46$16_Y
    connect \Y $ternary$unary_ops.sv:46$17_Y
  end
  attribute \src "unary_ops.sv:51.30-51.46"
  cell $mux $ternary$unary_ops.sv:51$22
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $reduce_or$unary_ops.sv:51$21_Y
    connect \Y $ternary$unary_ops.sv:51$22_Y
  end
  attribute \src "unary_ops.sv:52.28-52.44"
  cell $mux $ternary$unary_ops.sv:52$24
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_not$unary_ops.sv:52$23_Y
    connect \Y $ternary$unary_ops.sv:52$24_Y
  end
  connect \not_ $not$unary_ops.sv:29$1_Y
  connect \pos_ $pos$unary_ops.sv:30$2_Y
  connect \neg_ $neg$unary_ops.sv:31$3_Y
  connect \not_signed $not$unary_ops.sv:33$4_Y
  connect \pos_signed $pos$unary_ops.sv:34$5_Y
  connect \neg_signed $neg$unary_ops.sv:35$6_Y
  connect \not_signed_w $not$unary_ops.sv:37$7_Y
  connect \pos_signed_w $pos$unary_ops.sv:38$8_Y
  connect \neg_signed_w $neg$unary_ops.sv:39$9_Y
  connect \reduce_and_ $reduce_and$unary_ops.sv:41$10_Y
  connect \reduce_or_ $reduce_or$unary_ops.sv:42$11_Y
  connect \reduce_xor_ $reduce_xor$unary_ops.sv:43$12_Y
  connect \reduce_xnor_ $reduce_xnor$unary_ops.sv:44$13_Y
  connect \reduce_bool_ { 3'000 $ternary$unary_ops.sv:45$15_Y }
  connect \logic_not_ { 3'000 $ternary$unary_ops.sv:46$17_Y }
  connect \reduce_or_bit $reduce_or$unary_ops.sv:48$18_Y
  connect \reduce_xor_bit $reduce_xor$unary_ops.sv:49$19_Y
  connect \reduce_xnor_bit $reduce_xnor$unary_ops.sv:50$20_Y
  connect \reduce_bool_bit $ternary$unary_ops.sv:51$22_Y
  connect \logic_not_bit $ternary$unary_ops.sv:52$24_Y
end
