

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Tue Nov 29 15:13:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11060401|  11060401|  11060402|  11060402|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                 |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  11060400|  11060400|    110604|          -|          -|   100|    no    |
        | + Loop 1.1      |       100|       100|         1|          -|          -|   100|    no    |
        | + Loop 1.2      |    110300|    110300|      1103|          -|          -|   100|    no    |
        |  ++ Loop 1.2.1  |      1100|      1100|        11|          -|          -|   100|    no    |
        | + Loop 1.3      |       200|       200|         2|          -|          -|   100|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    117|
|Register         |        -|      -|     286|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     634|    948|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |matmult_fadd_32ns_32ns_32_5_full_dsp_U1  |matmult_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |matmult_fmul_32ns_32ns_32_4_max_dsp_U2   |matmult_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      5|  348|  711|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |out_vec_U  |matmult_out_vec  |        1|  0|   0|   100|   32|     1|         3200|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total      |                 |        1|  0|   0|   100|   32|     1|         3200|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_200_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_212_p2        |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_294_p2        |     +    |      0|  0|   7|           7|           1|
    |j_3_fu_262_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_235_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_188_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_223_p2   |     +    |      0|  0|  14|          14|           7|
    |tmp_2_fu_272_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_245_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_7_fu_309_p2      |     +    |      0|  0|  14|          14|          14|
    |exitcond1_fu_256_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_229_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond3_fu_206_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond4_fu_194_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_288_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 120|         140|          91|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|         19|    1|         19|
    |i_reg_99          |   7|          2|    7|         14|
    |j1_reg_156        |   7|          2|    7|         14|
    |j2_reg_168        |   7|          2|    7|         14|
    |j_reg_122         |   7|          2|    7|         14|
    |k_reg_133         |   7|          2|    7|         14|
    |out_vec_address0  |   7|          5|    7|         35|
    |out_vec_d0        |  32|          3|   32|         96|
    |phi_mul1_reg_110  |  14|          2|   14|         28|
    |phi_mul_reg_144   |  14|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             | 117|         41|  103|        276|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_load_reg_358          |  32|   0|   32|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |i_1_reg_327             |   7|   0|    7|          0|
    |i_reg_99                |   7|   0|    7|          0|
    |j1_reg_156              |   7|   0|    7|          0|
    |j2_reg_168              |   7|   0|    7|          0|
    |j_2_reg_404             |   7|   0|    7|          0|
    |j_3_reg_366             |   7|   0|    7|          0|
    |j_reg_122               |   7|   0|    7|          0|
    |k_1_reg_348             |   7|   0|    7|          0|
    |k_reg_133               |   7|   0|    7|          0|
    |next_mul2_reg_319       |  14|   0|   14|          0|
    |next_mul_reg_340        |  14|   0|   14|          0|
    |out_vec_addr_2_reg_381  |   7|   0|    7|          0|
    |out_vec_load_1_reg_391  |  32|   0|   32|          0|
    |phi_mul1_reg_110        |  14|   0|   14|          0|
    |phi_mul_reg_144         |  14|   0|   14|          0|
    |tmp_7_reg_409           |  14|   0|   14|          0|
    |tmp_9_reg_386           |  32|   0|   32|          0|
    |tmp_s_reg_396           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 286|   0|  286|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    matmult   | return value |
|a_address0      | out |   14|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|b_address0      | out |   14|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   32|  ap_memory |       b      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

