{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733142101715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142101716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 13:21:41 2024 " "Processing started: Mon Dec 02 13:21:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142101716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142101716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tilt -c Tilt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tilt -c Tilt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142101716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733142103139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733142103139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt_tl-behav " "Found design unit 1: tilt_tl-behav" {  } { { "../top_level_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121233 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt_tl " "Found entity 1: tilt_tl" {  } { { "../top_level_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt-behav " "Found design unit 1: tilt-behav" {  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121239 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/sync_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behav " "Found design unit 1: sync-behav" {  } { { "../sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121244 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strb_generator-behav " "Found design unit 1: strb_generator-behav" {  } { { "../strb_generator_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121249 ""} { "Info" "ISGN_ENTITY_NAME" "1 strb_generator " "Found entity 1: strb_generator" {  } { { "../strb_generator_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/std_definitions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/simon/source/vhdl_projects/ex_6/std_definitions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_definitions " "Found design unit 1: std_definitions" {  } { { "../std_definitions.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/std_definitions.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pkg " "Found design unit 1: servo_pkg" {  } { { "../servo_pkg.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/servo_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behav " "Found design unit 1: servo-behav" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121264 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_hold-behav " "Found design unit 1: sample_hold-behav" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121268 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_hold " "Found entity 1: sample_hold" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behav " "Found design unit 1: pwm-behav" {  } { { "../pwm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121273 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../pwm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delta_adc-behav " "Found design unit 1: delta_adc-behav" {  } { { "../delta_adc_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121278 ""} { "Info" "ISGN_ENTITY_NAME" "1 delta_adc " "Found entity 1: delta_adc" {  } { { "../delta_adc_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/counter_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "../counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121283 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-rtl " "Found design unit 1: bin2bcd-rtl" {  } { { "../bin2bcd_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121288 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../bin2bcd_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "../bcd_to_7seg_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121293 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../bcd_to_7seg_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142121293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tilt_tl " "Elaborating entity \"tilt_tl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733142121714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync sync:sync_ent A:behav " "Elaborating entity \"sync\" using architecture \"A:behav\" for hierarchy \"sync:sync_ent\"" {  } { { "../top_level_ea.vhd" "sync_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "delta_adc delta_adc:adc_ent A:behav " "Elaborating entity \"delta_adc\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\"" {  } { { "../top_level_ea.vhd" "adc_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm delta_adc:adc_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|pwm:pwm_ent\"" {  } { { "../delta_adc_ea.vhd" "pwm_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter delta_adc:adc_ent\|pwm:pwm_ent\|counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|pwm:pwm_ent\|counter:counter_ent\"" {  } { { "../pwm_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator delta_adc:adc_ent\|strb_generator:sampling_strobe_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\"" {  } { { "../delta_adc_ea.vhd" "sampling_strobe_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\|counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\|counter:counter_ent\"" {  } { { "../strb_generator_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sample_hold sample_hold:sample_hold_ent A:behav " "Elaborating entity \"sample_hold\" using architecture \"A:behav\" for hierarchy \"sample_hold:sample_hold_ent\"" {  } { { "../top_level_ea.vhd" "sample_hold_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121875 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hold_value_o sample_hold_ea.vhd(27) " "VHDL Process Statement warning at sample_hold_ea.vhd(27): inferring latch(es) for signal or variable \"hold_value_o\", which holds its previous value in one or more paths through the process" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142121877 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold_value sample_hold_ea.vhd(38) " "VHDL Process Statement warning at sample_hold_ea.vhd(38): signal \"hold_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142121878 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[0\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[0\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121879 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[1\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[1\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[2\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[2\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[3\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[3\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[4\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[4\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[5\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[5\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[6\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[6\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[7\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[7\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121880 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[8\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[8\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[9\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[9\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[10\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[10\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[11\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[11\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[12\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[12\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[13\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[13\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[14\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[14\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121881 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_value_o\[15\] sample_hold_ea.vhd(27) " "Inferred latch for \"hold_value_o\[15\]\" at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121882 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[15\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[15\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121882 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "sample_hold_ea.vhd(27) " "Constant driver at sample_hold_ea.vhd(27)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121882 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[14\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[14\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121882 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[13\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[13\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121882 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[12\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[12\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[11\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[11\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[10\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[10\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[9\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[9\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[8\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[8\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[7\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[7\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[6\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[6\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[5\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[5\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[4\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[4\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[3\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[3\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[2\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[2\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121883 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[1\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[1\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121884 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hold_value_o\[0\] sample_hold_ea.vhd(44) " "Can't resolve multiple constant drivers for net \"hold_value_o\[0\]\" at sample_hold_ea.vhd(44)" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142121884 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sample_hold:sample_hold_ent " "Can't elaborate user hierarchy \"sample_hold:sample_hold_ent\"" {  } { { "../top_level_ea.vhd" "sample_hold_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 71 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142121884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142122217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 13:22:02 2024 " "Processing ended: Mon Dec 02 13:22:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142122217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142122217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142122217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142122217 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142123078 ""}
