command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4104979	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_compute_eflags_c_0.c								
ANR	4104980	Function	gen_compute_eflags_c	1:0:0:3183							
ANR	4104981	FunctionDef	"gen_compute_eflags_c (DisasContext * s , TCGv reg , bool inv)"		4104980	0					
ANR	4104982	CompoundStatement		3:0:71:3183	4104980	0					
ANR	4104983	IdentifierDeclStatement	"TCGv t0 , t1 ;"	5:4:78:89	4104980	0	True				
ANR	4104984	IdentifierDecl	t0		4104980	0					
ANR	4104985	IdentifierDeclType	TCGv		4104980	0					
ANR	4104986	Identifier	t0		4104980	1					
ANR	4104987	IdentifierDecl	t1		4104980	1					
ANR	4104988	IdentifierDeclType	TCGv		4104980	0					
ANR	4104989	Identifier	t1		4104980	1					
ANR	4104990	IdentifierDeclStatement	int size ;	7:4:96:104	4104980	1	True				
ANR	4104991	IdentifierDecl	size		4104980	0					
ANR	4104992	IdentifierDeclType	int		4104980	0					
ANR	4104993	Identifier	size		4104980	1					
ANR	4104994	SwitchStatement	switch ( s -> cc_op )		4104980	2					
ANR	4104995	Condition	s -> cc_op	11:12:121:128	4104980	0	True				
ANR	4104996	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4104997	Identifier	s		4104980	0					
ANR	4104998	Identifier	cc_op		4104980	1					
ANR	4104999	CompoundStatement		9:22:59:59	4104980	1					
ANR	4105000	Statement	case	13:4:138:141	4104980	0	True				
ANR	4105001	Statement	CC_OP_SUBB	13:9:143:152	4104980	1	True				
ANR	4105002	Statement	...	13:20:154:156	4104980	2	True				
ANR	4105003	Label	CC_OP_SUBQ :	13:24:158:168	4104980	3	True				
ANR	4105004	Identifier	CC_OP_SUBQ		4104980	0					
ANR	4105005	ExpressionStatement	size = s -> cc_op - CC_OP_SUBB	17:8:243:271	4104980	4	True				
ANR	4105006	AssignmentExpression	size = s -> cc_op - CC_OP_SUBB		4104980	0		=			
ANR	4105007	Identifier	size		4104980	0					
ANR	4105008	AdditiveExpression	s -> cc_op - CC_OP_SUBB		4104980	1		-			
ANR	4105009	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4105010	Identifier	s		4104980	0					
ANR	4105011	Identifier	cc_op		4104980	1					
ANR	4105012	Identifier	CC_OP_SUBB		4104980	1					
ANR	4105013	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	19:8:282:332	4104980	5	True				
ANR	4105014	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	0		=			
ANR	4105015	Identifier	t1		4104980	0					
ANR	4105016	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	1					
ANR	4105017	Callee	gen_ext_tl		4104980	0					
ANR	4105018	Identifier	gen_ext_tl		4104980	0					
ANR	4105019	ArgumentList	cpu_tmp0		4104980	1					
ANR	4105020	Argument	cpu_tmp0		4104980	0					
ANR	4105021	Identifier	cpu_tmp0		4104980	0					
ANR	4105022	Argument	cpu_cc_src		4104980	1					
ANR	4105023	Identifier	cpu_cc_src		4104980	0					
ANR	4105024	Argument	size		4104980	2					
ANR	4105025	Identifier	size		4104980	0					
ANR	4105026	Argument	false		4104980	3					
ANR	4105027	Identifier	false		4104980	0					
ANR	4105028	ExpressionStatement	"t0 = TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"	23:8:420:468	4104980	6	True				
ANR	4105029	AssignmentExpression	"t0 = TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"		4104980	0		=			
ANR	4105030	Identifier	t0		4104980	0					
ANR	4105031	ConditionalExpression	"TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"		4104980	1					
ANR	4105032	Condition	"TCGV_EQUAL ( t1 , cpu_cc_src )"		4104980	0					
ANR	4105033	CallExpression	"TCGV_EQUAL ( t1 , cpu_cc_src )"		4104980	0					
ANR	4105034	Callee	TCGV_EQUAL		4104980	0					
ANR	4105035	Identifier	TCGV_EQUAL		4104980	0					
ANR	4105036	ArgumentList	t1		4104980	1					
ANR	4105037	Argument	t1		4104980	0					
ANR	4105038	Identifier	t1		4104980	0					
ANR	4105039	Argument	cpu_cc_src		4104980	1					
ANR	4105040	Identifier	cpu_cc_src		4104980	0					
ANR	4105041	Identifier	cpu_tmp0		4104980	1					
ANR	4105042	Identifier	reg		4104980	2					
ANR	4105043	ExpressionStatement	"tcg_gen_add_tl ( t0 , cpu_cc_dst , cpu_cc_src )"	25:8:479:521	4104980	7	True				
ANR	4105044	CallExpression	"tcg_gen_add_tl ( t0 , cpu_cc_dst , cpu_cc_src )"		4104980	0					
ANR	4105045	Callee	tcg_gen_add_tl		4104980	0					
ANR	4105046	Identifier	tcg_gen_add_tl		4104980	0					
ANR	4105047	ArgumentList	t0		4104980	1					
ANR	4105048	Argument	t0		4104980	0					
ANR	4105049	Identifier	t0		4104980	0					
ANR	4105050	Argument	cpu_cc_dst		4104980	1					
ANR	4105051	Identifier	cpu_cc_dst		4104980	0					
ANR	4105052	Argument	cpu_cc_src		4104980	2					
ANR	4105053	Identifier	cpu_cc_src		4104980	0					
ANR	4105054	ExpressionStatement	"gen_extu ( size , t0 )"	27:8:532:550	4104980	8	True				
ANR	4105055	CallExpression	"gen_extu ( size , t0 )"		4104980	0					
ANR	4105056	Callee	gen_extu		4104980	0					
ANR	4105057	Identifier	gen_extu		4104980	0					
ANR	4105058	ArgumentList	size		4104980	1					
ANR	4105059	Argument	size		4104980	0					
ANR	4105060	Identifier	size		4104980	0					
ANR	4105061	Argument	t0		4104980	1					
ANR	4105062	Identifier	t0		4104980	0					
ANR	4105063	GotoStatement	goto add_sub ;	29:8:561:573	4104980	9	True				
ANR	4105064	Identifier	add_sub		4104980	0					
ANR	4105065	Statement	case	33:4:582:585	4104980	10	True				
ANR	4105066	Statement	CC_OP_ADDB	33:9:587:596	4104980	11	True				
ANR	4105067	Statement	...	33:20:598:600	4104980	12	True				
ANR	4105068	Label	CC_OP_ADDQ :	33:24:602:612	4104980	13	True				
ANR	4105069	Identifier	CC_OP_ADDQ		4104980	0					
ANR	4105070	ExpressionStatement	size = s -> cc_op - CC_OP_ADDB	37:8:676:704	4104980	14	True				
ANR	4105071	AssignmentExpression	size = s -> cc_op - CC_OP_ADDB		4104980	0		=			
ANR	4105072	Identifier	size		4104980	0					
ANR	4105073	AdditiveExpression	s -> cc_op - CC_OP_ADDB		4104980	1		-			
ANR	4105074	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4105075	Identifier	s		4104980	0					
ANR	4105076	Identifier	cc_op		4104980	1					
ANR	4105077	Identifier	CC_OP_ADDB		4104980	1					
ANR	4105078	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	39:8:715:765	4104980	15	True				
ANR	4105079	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	0		=			
ANR	4105080	Identifier	t1		4104980	0					
ANR	4105081	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	1					
ANR	4105082	Callee	gen_ext_tl		4104980	0					
ANR	4105083	Identifier	gen_ext_tl		4104980	0					
ANR	4105084	ArgumentList	cpu_tmp0		4104980	1					
ANR	4105085	Argument	cpu_tmp0		4104980	0					
ANR	4105086	Identifier	cpu_tmp0		4104980	0					
ANR	4105087	Argument	cpu_cc_src		4104980	1					
ANR	4105088	Identifier	cpu_cc_src		4104980	0					
ANR	4105089	Argument	size		4104980	2					
ANR	4105090	Identifier	size		4104980	0					
ANR	4105091	Argument	false		4104980	3					
ANR	4105092	Identifier	false		4104980	0					
ANR	4105093	ExpressionStatement	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"	41:8:776:821	4104980	16	True				
ANR	4105094	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4104980	0		=			
ANR	4105095	Identifier	t0		4104980	0					
ANR	4105096	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4104980	1					
ANR	4105097	Callee	gen_ext_tl		4104980	0					
ANR	4105098	Identifier	gen_ext_tl		4104980	0					
ANR	4105099	ArgumentList	reg		4104980	1					
ANR	4105100	Argument	reg		4104980	0					
ANR	4105101	Identifier	reg		4104980	0					
ANR	4105102	Argument	cpu_cc_dst		4104980	1					
ANR	4105103	Identifier	cpu_cc_dst		4104980	0					
ANR	4105104	Argument	size		4104980	2					
ANR	4105105	Identifier	size		4104980	0					
ANR	4105106	Argument	false		4104980	3					
ANR	4105107	Identifier	false		4104980	0					
ANR	4105108	Label	add_sub :	43:4:828:835	4104980	17	True				
ANR	4105109	Identifier	add_sub		4104980	0					
ANR	4105110	ExpressionStatement	"tcg_gen_setcond_tl ( inv ? TCG_COND_GEU : TCG_COND_LTU , reg , t0 , t1 )"	45:8:846:912	4104980	18	True				
ANR	4105111	CallExpression	"tcg_gen_setcond_tl ( inv ? TCG_COND_GEU : TCG_COND_LTU , reg , t0 , t1 )"		4104980	0					
ANR	4105112	Callee	tcg_gen_setcond_tl		4104980	0					
ANR	4105113	Identifier	tcg_gen_setcond_tl		4104980	0					
ANR	4105114	ArgumentList	inv ? TCG_COND_GEU : TCG_COND_LTU		4104980	1					
ANR	4105115	Argument	inv ? TCG_COND_GEU : TCG_COND_LTU		4104980	0					
ANR	4105116	ConditionalExpression	inv ? TCG_COND_GEU : TCG_COND_LTU		4104980	0					
ANR	4105117	Condition	inv		4104980	0					
ANR	4105118	Identifier	inv		4104980	0					
ANR	4105119	Identifier	TCG_COND_GEU		4104980	1					
ANR	4105120	Identifier	TCG_COND_LTU		4104980	2					
ANR	4105121	Argument	reg		4104980	1					
ANR	4105122	Identifier	reg		4104980	0					
ANR	4105123	Argument	t0		4104980	2					
ANR	4105124	Identifier	t0		4104980	0					
ANR	4105125	Argument	t1		4104980	3					
ANR	4105126	Identifier	t1		4104980	0					
ANR	4105127	ExpressionStatement	inv = false	47:8:923:934	4104980	19	True				
ANR	4105128	AssignmentExpression	inv = false		4104980	0		=			
ANR	4105129	Identifier	inv		4104980	0					
ANR	4105130	Identifier	false		4104980	1					
ANR	4105131	BreakStatement	break ;	49:8:945:950	4104980	20	True				
ANR	4105132	Statement	case	53:4:959:962	4104980	21	True				
ANR	4105133	Statement	CC_OP_SBBB	53:9:964:973	4104980	22	True				
ANR	4105134	Statement	...	53:20:975:977	4104980	23	True				
ANR	4105135	Label	CC_OP_SBBQ :	53:24:979:989	4104980	24	True				
ANR	4105136	Identifier	CC_OP_SBBQ		4104980	0					
ANR	4105137	ExpressionStatement	size = s -> cc_op - CC_OP_SBBB	57:8:1069:1097	4104980	25	True				
ANR	4105138	AssignmentExpression	size = s -> cc_op - CC_OP_SBBB		4104980	0		=			
ANR	4105139	Identifier	size		4104980	0					
ANR	4105140	AdditiveExpression	s -> cc_op - CC_OP_SBBB		4104980	1		-			
ANR	4105141	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4105142	Identifier	s		4104980	0					
ANR	4105143	Identifier	cc_op		4104980	1					
ANR	4105144	Identifier	CC_OP_SBBB		4104980	1					
ANR	4105145	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	59:8:1108:1158	4104980	26	True				
ANR	4105146	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	0		=			
ANR	4105147	Identifier	t1		4104980	0					
ANR	4105148	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	1					
ANR	4105149	Callee	gen_ext_tl		4104980	0					
ANR	4105150	Identifier	gen_ext_tl		4104980	0					
ANR	4105151	ArgumentList	cpu_tmp0		4104980	1					
ANR	4105152	Argument	cpu_tmp0		4104980	0					
ANR	4105153	Identifier	cpu_tmp0		4104980	0					
ANR	4105154	Argument	cpu_cc_src		4104980	1					
ANR	4105155	Identifier	cpu_cc_src		4104980	0					
ANR	4105156	Argument	size		4104980	2					
ANR	4105157	Identifier	size		4104980	0					
ANR	4105158	Argument	false		4104980	3					
ANR	4105159	Identifier	false		4104980	0					
ANR	4105160	IfStatement	"if ( TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src ) )"		4104980	27					
ANR	4105161	Condition	"TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src )"	61:12:1173:1222	4104980	0	True				
ANR	4105162	AndExpression	"TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src )"		4104980	0		&&			
ANR	4105163	CallExpression	"TCGV_EQUAL ( t1 , reg )"		4104980	0					
ANR	4105164	Callee	TCGV_EQUAL		4104980	0					
ANR	4105165	Identifier	TCGV_EQUAL		4104980	0					
ANR	4105166	ArgumentList	t1		4104980	1					
ANR	4105167	Argument	t1		4104980	0					
ANR	4105168	Identifier	t1		4104980	0					
ANR	4105169	Argument	reg		4104980	1					
ANR	4105170	Identifier	reg		4104980	0					
ANR	4105171	CallExpression	"TCGV_EQUAL ( reg , cpu_cc_src )"		4104980	1					
ANR	4105172	Callee	TCGV_EQUAL		4104980	0					
ANR	4105173	Identifier	TCGV_EQUAL		4104980	0					
ANR	4105174	ArgumentList	reg		4104980	1					
ANR	4105175	Argument	reg		4104980	0					
ANR	4105176	Identifier	reg		4104980	0					
ANR	4105177	Argument	cpu_cc_src		4104980	1					
ANR	4105178	Identifier	cpu_cc_src		4104980	0					
ANR	4105179	CompoundStatement		59:64:1153:1153	4104980	1					
ANR	4105180	ExpressionStatement	"tcg_gen_mov_tl ( cpu_tmp0 , cpu_cc_src )"	63:12:1240:1276	4104980	0	True				
ANR	4105181	CallExpression	"tcg_gen_mov_tl ( cpu_tmp0 , cpu_cc_src )"		4104980	0					
ANR	4105182	Callee	tcg_gen_mov_tl		4104980	0					
ANR	4105183	Identifier	tcg_gen_mov_tl		4104980	0					
ANR	4105184	ArgumentList	cpu_tmp0		4104980	1					
ANR	4105185	Argument	cpu_tmp0		4104980	0					
ANR	4105186	Identifier	cpu_tmp0		4104980	0					
ANR	4105187	Argument	cpu_cc_src		4104980	1					
ANR	4105188	Identifier	cpu_cc_src		4104980	0					
ANR	4105189	ExpressionStatement	t1 = cpu_tmp0	65:12:1291:1304	4104980	1	True				
ANR	4105190	AssignmentExpression	t1 = cpu_tmp0		4104980	0		=			
ANR	4105191	Identifier	t1		4104980	0					
ANR	4105192	Identifier	cpu_tmp0		4104980	1					
ANR	4105193	ExpressionStatement	"tcg_gen_add_tl ( reg , cpu_cc_dst , cpu_cc_src )"	71:8:1328:1371	4104980	28	True				
ANR	4105194	CallExpression	"tcg_gen_add_tl ( reg , cpu_cc_dst , cpu_cc_src )"		4104980	0					
ANR	4105195	Callee	tcg_gen_add_tl		4104980	0					
ANR	4105196	Identifier	tcg_gen_add_tl		4104980	0					
ANR	4105197	ArgumentList	reg		4104980	1					
ANR	4105198	Argument	reg		4104980	0					
ANR	4105199	Identifier	reg		4104980	0					
ANR	4105200	Argument	cpu_cc_dst		4104980	1					
ANR	4105201	Identifier	cpu_cc_dst		4104980	0					
ANR	4105202	Argument	cpu_cc_src		4104980	2					
ANR	4105203	Identifier	cpu_cc_src		4104980	0					
ANR	4105204	ExpressionStatement	"tcg_gen_addi_tl ( reg , reg , 1 )"	73:8:1382:1410	4104980	29	True				
ANR	4105205	CallExpression	"tcg_gen_addi_tl ( reg , reg , 1 )"		4104980	0					
ANR	4105206	Callee	tcg_gen_addi_tl		4104980	0					
ANR	4105207	Identifier	tcg_gen_addi_tl		4104980	0					
ANR	4105208	ArgumentList	reg		4104980	1					
ANR	4105209	Argument	reg		4104980	0					
ANR	4105210	Identifier	reg		4104980	0					
ANR	4105211	Argument	reg		4104980	1					
ANR	4105212	Identifier	reg		4104980	0					
ANR	4105213	Argument	1		4104980	2					
ANR	4105214	PrimaryExpression	1		4104980	0					
ANR	4105215	ExpressionStatement	"gen_extu ( size , reg )"	75:8:1421:1440	4104980	30	True				
ANR	4105216	CallExpression	"gen_extu ( size , reg )"		4104980	0					
ANR	4105217	Callee	gen_extu		4104980	0					
ANR	4105218	Identifier	gen_extu		4104980	0					
ANR	4105219	ArgumentList	size		4104980	1					
ANR	4105220	Argument	size		4104980	0					
ANR	4105221	Identifier	size		4104980	0					
ANR	4105222	Argument	reg		4104980	1					
ANR	4105223	Identifier	reg		4104980	0					
ANR	4105224	ExpressionStatement	t0 = reg	77:8:1451:1459	4104980	31	True				
ANR	4105225	AssignmentExpression	t0 = reg		4104980	0		=			
ANR	4105226	Identifier	t0		4104980	0					
ANR	4105227	Identifier	reg		4104980	1					
ANR	4105228	GotoStatement	goto adc_sbb ;	79:8:1470:1482	4104980	32	True				
ANR	4105229	Identifier	adc_sbb		4104980	0					
ANR	4105230	Statement	case	83:4:1491:1494	4104980	33	True				
ANR	4105231	Statement	CC_OP_ADCB	83:9:1496:1505	4104980	34	True				
ANR	4105232	Statement	...	83:20:1507:1509	4104980	35	True				
ANR	4105233	Label	CC_OP_ADCQ :	83:24:1511:1521	4104980	36	True				
ANR	4105234	Identifier	CC_OP_ADCQ		4104980	0					
ANR	4105235	ExpressionStatement	size = s -> cc_op - CC_OP_ADCB	87:8:1586:1614	4104980	37	True				
ANR	4105236	AssignmentExpression	size = s -> cc_op - CC_OP_ADCB		4104980	0		=			
ANR	4105237	Identifier	size		4104980	0					
ANR	4105238	AdditiveExpression	s -> cc_op - CC_OP_ADCB		4104980	1		-			
ANR	4105239	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4105240	Identifier	s		4104980	0					
ANR	4105241	Identifier	cc_op		4104980	1					
ANR	4105242	Identifier	CC_OP_ADCB		4104980	1					
ANR	4105243	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	89:8:1625:1675	4104980	38	True				
ANR	4105244	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	0		=			
ANR	4105245	Identifier	t1		4104980	0					
ANR	4105246	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4104980	1					
ANR	4105247	Callee	gen_ext_tl		4104980	0					
ANR	4105248	Identifier	gen_ext_tl		4104980	0					
ANR	4105249	ArgumentList	cpu_tmp0		4104980	1					
ANR	4105250	Argument	cpu_tmp0		4104980	0					
ANR	4105251	Identifier	cpu_tmp0		4104980	0					
ANR	4105252	Argument	cpu_cc_src		4104980	1					
ANR	4105253	Identifier	cpu_cc_src		4104980	0					
ANR	4105254	Argument	size		4104980	2					
ANR	4105255	Identifier	size		4104980	0					
ANR	4105256	Argument	false		4104980	3					
ANR	4105257	Identifier	false		4104980	0					
ANR	4105258	ExpressionStatement	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"	91:8:1686:1731	4104980	39	True				
ANR	4105259	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4104980	0		=			
ANR	4105260	Identifier	t0		4104980	0					
ANR	4105261	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4104980	1					
ANR	4105262	Callee	gen_ext_tl		4104980	0					
ANR	4105263	Identifier	gen_ext_tl		4104980	0					
ANR	4105264	ArgumentList	reg		4104980	1					
ANR	4105265	Argument	reg		4104980	0					
ANR	4105266	Identifier	reg		4104980	0					
ANR	4105267	Argument	cpu_cc_dst		4104980	1					
ANR	4105268	Identifier	cpu_cc_dst		4104980	0					
ANR	4105269	Argument	size		4104980	2					
ANR	4105270	Identifier	size		4104980	0					
ANR	4105271	Argument	false		4104980	3					
ANR	4105272	Identifier	false		4104980	0					
ANR	4105273	Label	adc_sbb :	93:4:1738:1745	4104980	40	True				
ANR	4105274	Identifier	adc_sbb		4104980	0					
ANR	4105275	ExpressionStatement	"tcg_gen_setcond_tl ( inv ? TCG_COND_GTU : TCG_COND_LEU , reg , t0 , t1 )"	95:8:1756:1822	4104980	41	True				
ANR	4105276	CallExpression	"tcg_gen_setcond_tl ( inv ? TCG_COND_GTU : TCG_COND_LEU , reg , t0 , t1 )"		4104980	0					
ANR	4105277	Callee	tcg_gen_setcond_tl		4104980	0					
ANR	4105278	Identifier	tcg_gen_setcond_tl		4104980	0					
ANR	4105279	ArgumentList	inv ? TCG_COND_GTU : TCG_COND_LEU		4104980	1					
ANR	4105280	Argument	inv ? TCG_COND_GTU : TCG_COND_LEU		4104980	0					
ANR	4105281	ConditionalExpression	inv ? TCG_COND_GTU : TCG_COND_LEU		4104980	0					
ANR	4105282	Condition	inv		4104980	0					
ANR	4105283	Identifier	inv		4104980	0					
ANR	4105284	Identifier	TCG_COND_GTU		4104980	1					
ANR	4105285	Identifier	TCG_COND_LEU		4104980	2					
ANR	4105286	Argument	reg		4104980	1					
ANR	4105287	Identifier	reg		4104980	0					
ANR	4105288	Argument	t0		4104980	2					
ANR	4105289	Identifier	t0		4104980	0					
ANR	4105290	Argument	t1		4104980	3					
ANR	4105291	Identifier	t1		4104980	0					
ANR	4105292	ExpressionStatement	inv = false	97:8:1833:1844	4104980	42	True				
ANR	4105293	AssignmentExpression	inv = false		4104980	0		=			
ANR	4105294	Identifier	inv		4104980	0					
ANR	4105295	Identifier	false		4104980	1					
ANR	4105296	BreakStatement	break ;	99:8:1855:1860	4104980	43	True				
ANR	4105297	Statement	case	103:4:1869:1872	4104980	44	True				
ANR	4105298	Statement	CC_OP_LOGICB	103:9:1874:1885	4104980	45	True				
ANR	4105299	Statement	...	103:22:1887:1889	4104980	46	True				
ANR	4105300	Label	CC_OP_LOGICQ :	103:26:1891:1903	4104980	47	True				
ANR	4105301	Identifier	CC_OP_LOGICQ		4104980	0					
ANR	4105302	ExpressionStatement	"tcg_gen_movi_tl ( reg , 0 )"	105:8:1914:1937	4104980	48	True				
ANR	4105303	CallExpression	"tcg_gen_movi_tl ( reg , 0 )"		4104980	0					
ANR	4105304	Callee	tcg_gen_movi_tl		4104980	0					
ANR	4105305	Identifier	tcg_gen_movi_tl		4104980	0					
ANR	4105306	ArgumentList	reg		4104980	1					
ANR	4105307	Argument	reg		4104980	0					
ANR	4105308	Identifier	reg		4104980	0					
ANR	4105309	Argument	0		4104980	1					
ANR	4105310	PrimaryExpression	0		4104980	0					
ANR	4105311	BreakStatement	break ;	107:8:1948:1953	4104980	49	True				
ANR	4105312	Statement	case	111:4:1962:1965	4104980	50	True				
ANR	4105313	Statement	CC_OP_INCB	111:9:1967:1976	4104980	51	True				
ANR	4105314	Statement	...	111:20:1978:1980	4104980	52	True				
ANR	4105315	Label	CC_OP_INCQ :	111:24:1982:1992	4104980	53	True				
ANR	4105316	Identifier	CC_OP_INCQ		4104980	0					
ANR	4105317	Statement	case	113:4:1999:2002	4104980	54	True				
ANR	4105318	Statement	CC_OP_DECB	113:9:2004:2013	4104980	55	True				
ANR	4105319	Statement	...	113:20:2015:2017	4104980	56	True				
ANR	4105320	Label	CC_OP_DECQ :	113:24:2019:2029	4104980	57	True				
ANR	4105321	Identifier	CC_OP_DECQ		4104980	0					
ANR	4105322	IfStatement	if ( inv )		4104980	58					
ANR	4105323	Condition	inv	115:12:2044:2046	4104980	0	True				
ANR	4105324	Identifier	inv		4104980	0					
ANR	4105325	CompoundStatement		113:17:1977:1977	4104980	1					
ANR	4105326	ExpressionStatement	"tcg_gen_xori_tl ( reg , cpu_cc_src , 1 )"	117:12:2064:2099	4104980	0	True				
ANR	4105327	CallExpression	"tcg_gen_xori_tl ( reg , cpu_cc_src , 1 )"		4104980	0					
ANR	4105328	Callee	tcg_gen_xori_tl		4104980	0					
ANR	4105329	Identifier	tcg_gen_xori_tl		4104980	0					
ANR	4105330	ArgumentList	reg		4104980	1					
ANR	4105331	Argument	reg		4104980	0					
ANR	4105332	Identifier	reg		4104980	0					
ANR	4105333	Argument	cpu_cc_src		4104980	1					
ANR	4105334	Identifier	cpu_cc_src		4104980	0					
ANR	4105335	Argument	1		4104980	2					
ANR	4105336	PrimaryExpression	1		4104980	0					
ANR	4105337	ElseStatement	else		4104980	0					
ANR	4105338	CompoundStatement		117:15:2045:2045	4104980	0					
ANR	4105339	ExpressionStatement	"tcg_gen_mov_tl ( reg , cpu_cc_src )"	121:12:2132:2163	4104980	0	True				
ANR	4105340	CallExpression	"tcg_gen_mov_tl ( reg , cpu_cc_src )"		4104980	0					
ANR	4105341	Callee	tcg_gen_mov_tl		4104980	0					
ANR	4105342	Identifier	tcg_gen_mov_tl		4104980	0					
ANR	4105343	ArgumentList	reg		4104980	1					
ANR	4105344	Argument	reg		4104980	0					
ANR	4105345	Identifier	reg		4104980	0					
ANR	4105346	Argument	cpu_cc_src		4104980	1					
ANR	4105347	Identifier	cpu_cc_src		4104980	0					
ANR	4105348	ExpressionStatement	inv = false	125:8:2185:2196	4104980	59	True				
ANR	4105349	AssignmentExpression	inv = false		4104980	0		=			
ANR	4105350	Identifier	inv		4104980	0					
ANR	4105351	Identifier	false		4104980	1					
ANR	4105352	BreakStatement	break ;	127:8:2207:2212	4104980	60	True				
ANR	4105353	Statement	case	131:4:2221:2224	4104980	61	True				
ANR	4105354	Statement	CC_OP_SHLB	131:9:2226:2235	4104980	62	True				
ANR	4105355	Statement	...	131:20:2237:2239	4104980	63	True				
ANR	4105356	Label	CC_OP_SHLQ :	131:24:2241:2251	4104980	64	True				
ANR	4105357	Identifier	CC_OP_SHLQ		4104980	0					
ANR	4105358	ExpressionStatement	size = s -> cc_op - CC_OP_SHLB	135:8:2309:2337	4104980	65	True				
ANR	4105359	AssignmentExpression	size = s -> cc_op - CC_OP_SHLB		4104980	0		=			
ANR	4105360	Identifier	size		4104980	0					
ANR	4105361	AdditiveExpression	s -> cc_op - CC_OP_SHLB		4104980	1		-			
ANR	4105362	PtrMemberAccess	s -> cc_op		4104980	0					
ANR	4105363	Identifier	s		4104980	0					
ANR	4105364	Identifier	cc_op		4104980	1					
ANR	4105365	Identifier	CC_OP_SHLB		4104980	1					
ANR	4105366	ExpressionStatement	"tcg_gen_shri_tl ( reg , cpu_cc_src , ( 8 << size ) - 1 )"	137:8:2348:2397	4104980	66	True				
ANR	4105367	CallExpression	"tcg_gen_shri_tl ( reg , cpu_cc_src , ( 8 << size ) - 1 )"		4104980	0					
ANR	4105368	Callee	tcg_gen_shri_tl		4104980	0					
ANR	4105369	Identifier	tcg_gen_shri_tl		4104980	0					
ANR	4105370	ArgumentList	reg		4104980	1					
ANR	4105371	Argument	reg		4104980	0					
ANR	4105372	Identifier	reg		4104980	0					
ANR	4105373	Argument	cpu_cc_src		4104980	1					
ANR	4105374	Identifier	cpu_cc_src		4104980	0					
ANR	4105375	Argument	( 8 << size ) - 1		4104980	2					
ANR	4105376	AdditiveExpression	( 8 << size ) - 1		4104980	0		-			
ANR	4105377	ShiftExpression	8 << size		4104980	0		<<			
ANR	4105378	PrimaryExpression	8		4104980	0					
ANR	4105379	Identifier	size		4104980	1					
ANR	4105380	PrimaryExpression	1		4104980	1					
ANR	4105381	ExpressionStatement	"tcg_gen_andi_tl ( reg , reg , 1 )"	139:8:2408:2436	4104980	67	True				
ANR	4105382	CallExpression	"tcg_gen_andi_tl ( reg , reg , 1 )"		4104980	0					
ANR	4105383	Callee	tcg_gen_andi_tl		4104980	0					
ANR	4105384	Identifier	tcg_gen_andi_tl		4104980	0					
ANR	4105385	ArgumentList	reg		4104980	1					
ANR	4105386	Argument	reg		4104980	0					
ANR	4105387	Identifier	reg		4104980	0					
ANR	4105388	Argument	reg		4104980	1					
ANR	4105389	Identifier	reg		4104980	0					
ANR	4105390	Argument	1		4104980	2					
ANR	4105391	PrimaryExpression	1		4104980	0					
ANR	4105392	BreakStatement	break ;	141:8:2447:2452	4104980	68	True				
ANR	4105393	Statement	case	145:4:2461:2464	4104980	69	True				
ANR	4105394	Statement	CC_OP_MULB	145:9:2466:2475	4104980	70	True				
ANR	4105395	Statement	...	145:20:2477:2479	4104980	71	True				
ANR	4105396	Label	CC_OP_MULQ :	145:24:2481:2491	4104980	72	True				
ANR	4105397	Identifier	CC_OP_MULQ		4104980	0					
ANR	4105398	ExpressionStatement	"tcg_gen_setcondi_tl ( inv ? TCG_COND_EQ : TCG_COND_NE , reg , cpu_cc_src , 0 )"	147:8:2502:2603	4104980	73	True				
ANR	4105399	CallExpression	"tcg_gen_setcondi_tl ( inv ? TCG_COND_EQ : TCG_COND_NE , reg , cpu_cc_src , 0 )"		4104980	0					
ANR	4105400	Callee	tcg_gen_setcondi_tl		4104980	0					
ANR	4105401	Identifier	tcg_gen_setcondi_tl		4104980	0					
ANR	4105402	ArgumentList	inv ? TCG_COND_EQ : TCG_COND_NE		4104980	1					
ANR	4105403	Argument	inv ? TCG_COND_EQ : TCG_COND_NE		4104980	0					
ANR	4105404	ConditionalExpression	inv ? TCG_COND_EQ : TCG_COND_NE		4104980	0					
ANR	4105405	Condition	inv		4104980	0					
ANR	4105406	Identifier	inv		4104980	0					
ANR	4105407	Identifier	TCG_COND_EQ		4104980	1					
ANR	4105408	Identifier	TCG_COND_NE		4104980	2					
ANR	4105409	Argument	reg		4104980	1					
ANR	4105410	Identifier	reg		4104980	0					
ANR	4105411	Argument	cpu_cc_src		4104980	2					
ANR	4105412	Identifier	cpu_cc_src		4104980	0					
ANR	4105413	Argument	0		4104980	3					
ANR	4105414	PrimaryExpression	0		4104980	0					
ANR	4105415	ExpressionStatement	inv = false	151:8:2614:2625	4104980	74	True				
ANR	4105416	AssignmentExpression	inv = false		4104980	0		=			
ANR	4105417	Identifier	inv		4104980	0					
ANR	4105418	Identifier	false		4104980	1					
ANR	4105419	BreakStatement	break ;	153:8:2636:2641	4104980	75	True				
ANR	4105420	Label	case CC_OP_EFLAGS :	157:4:2650:2667	4104980	76	True				
ANR	4105421	Identifier	CC_OP_EFLAGS		4104980	0					
ANR	4105422	Statement	case	159:4:2674:2677	4104980	77	True				
ANR	4105423	Statement	CC_OP_SARB	159:9:2679:2688	4104980	78	True				
ANR	4105424	Statement	...	159:20:2690:2692	4104980	79	True				
ANR	4105425	Label	CC_OP_SARQ :	159:24:2694:2704	4104980	80	True				
ANR	4105426	Identifier	CC_OP_SARQ		4104980	0					
ANR	4105427	ExpressionStatement	"tcg_gen_andi_tl ( reg , cpu_cc_src , 1 )"	163:8:2741:2776	4104980	81	True				
ANR	4105428	CallExpression	"tcg_gen_andi_tl ( reg , cpu_cc_src , 1 )"		4104980	0					
ANR	4105429	Callee	tcg_gen_andi_tl		4104980	0					
ANR	4105430	Identifier	tcg_gen_andi_tl		4104980	0					
ANR	4105431	ArgumentList	reg		4104980	1					
ANR	4105432	Argument	reg		4104980	0					
ANR	4105433	Identifier	reg		4104980	0					
ANR	4105434	Argument	cpu_cc_src		4104980	1					
ANR	4105435	Identifier	cpu_cc_src		4104980	0					
ANR	4105436	Argument	1		4104980	2					
ANR	4105437	PrimaryExpression	1		4104980	0					
ANR	4105438	BreakStatement	break ;	165:8:2787:2792	4104980	82	True				
ANR	4105439	Label	default :	169:4:2801:2808	4104980	83	True				
ANR	4105440	Identifier	default		4104980	0					
ANR	4105441	ExpressionStatement	gen_update_cc_op ( s )	175:7:2962:2981	4104980	84	True				
ANR	4105442	CallExpression	gen_update_cc_op ( s )		4104980	0					
ANR	4105443	Callee	gen_update_cc_op		4104980	0					
ANR	4105444	Identifier	gen_update_cc_op		4104980	0					
ANR	4105445	ArgumentList	s		4104980	1					
ANR	4105446	Argument	s		4104980	0					
ANR	4105447	Identifier	s		4104980	0					
ANR	4105448	ExpressionStatement	"gen_helper_cc_compute_c ( cpu_tmp2_i32 , cpu_env , cpu_cc_op )"	177:7:2991:3048	4104980	85	True				
ANR	4105449	CallExpression	"gen_helper_cc_compute_c ( cpu_tmp2_i32 , cpu_env , cpu_cc_op )"		4104980	0					
ANR	4105450	Callee	gen_helper_cc_compute_c		4104980	0					
ANR	4105451	Identifier	gen_helper_cc_compute_c		4104980	0					
ANR	4105452	ArgumentList	cpu_tmp2_i32		4104980	1					
ANR	4105453	Argument	cpu_tmp2_i32		4104980	0					
ANR	4105454	Identifier	cpu_tmp2_i32		4104980	0					
ANR	4105455	Argument	cpu_env		4104980	1					
ANR	4105456	Identifier	cpu_env		4104980	0					
ANR	4105457	Argument	cpu_cc_op		4104980	2					
ANR	4105458	Identifier	cpu_cc_op		4104980	0					
ANR	4105459	ExpressionStatement	"tcg_gen_extu_i32_tl ( reg , cpu_tmp2_i32 )"	179:7:3058:3096	4104980	86	True				
ANR	4105460	CallExpression	"tcg_gen_extu_i32_tl ( reg , cpu_tmp2_i32 )"		4104980	0					
ANR	4105461	Callee	tcg_gen_extu_i32_tl		4104980	0					
ANR	4105462	Identifier	tcg_gen_extu_i32_tl		4104980	0					
ANR	4105463	ArgumentList	reg		4104980	1					
ANR	4105464	Argument	reg		4104980	0					
ANR	4105465	Identifier	reg		4104980	0					
ANR	4105466	Argument	cpu_tmp2_i32		4104980	1					
ANR	4105467	Identifier	cpu_tmp2_i32		4104980	0					
ANR	4105468	BreakStatement	break ;	181:7:3106:3111	4104980	87	True				
ANR	4105469	IfStatement	if ( inv )		4104980	3					
ANR	4105470	Condition	inv	185:8:3129:3131	4104980	0	True				
ANR	4105471	Identifier	inv		4104980	0					
ANR	4105472	CompoundStatement		183:13:3062:3062	4104980	1					
ANR	4105473	ExpressionStatement	"tcg_gen_xori_tl ( reg , reg , 1 )"	187:8:3145:3173	4104980	0	True				
ANR	4105474	CallExpression	"tcg_gen_xori_tl ( reg , reg , 1 )"		4104980	0					
ANR	4105475	Callee	tcg_gen_xori_tl		4104980	0					
ANR	4105476	Identifier	tcg_gen_xori_tl		4104980	0					
ANR	4105477	ArgumentList	reg		4104980	1					
ANR	4105478	Argument	reg		4104980	0					
ANR	4105479	Identifier	reg		4104980	0					
ANR	4105480	Argument	reg		4104980	1					
ANR	4105481	Identifier	reg		4104980	0					
ANR	4105482	Argument	1		4104980	2					
ANR	4105483	PrimaryExpression	1		4104980	0					
ANR	4105484	ReturnType	static void		4104980	1					
ANR	4105485	Identifier	gen_compute_eflags_c		4104980	2					
ANR	4105486	ParameterList	"DisasContext * s , TCGv reg , bool inv"		4104980	3					
ANR	4105487	Parameter	DisasContext * s	1:33:33:47	4104980	0	True				
ANR	4105488	ParameterType	DisasContext *		4104980	0					
ANR	4105489	Identifier	s		4104980	1					
ANR	4105490	Parameter	TCGv reg	1:50:50:57	4104980	1	True				
ANR	4105491	ParameterType	TCGv		4104980	0					
ANR	4105492	Identifier	reg		4104980	1					
ANR	4105493	Parameter	bool inv	1:60:60:67	4104980	2	True				
ANR	4105494	ParameterType	bool		4104980	0					
ANR	4105495	Identifier	inv		4104980	1					
ANR	4105496	CFGEntryNode	ENTRY		4104980		True				
ANR	4105497	CFGExitNode	EXIT		4104980		True				
ANR	4105498	Symbol	CC_OP_SUBB		4104980						
ANR	4105499	Symbol	gen_ext_tl		4104980						
ANR	4105500	Symbol	cpu_env		4104980						
ANR	4105501	Symbol	reg		4104980						
ANR	4105502	Symbol	cpu_tmp0		4104980						
ANR	4105503	Symbol	CC_OP_ADCB		4104980						
ANR	4105504	Symbol	cpu_cc_dst		4104980						
ANR	4105505	Symbol	s -> cc_op		4104980						
ANR	4105506	Symbol	TCG_COND_NE		4104980						
ANR	4105507	Symbol	false		4104980						
ANR	4105508	Symbol	CC_OP_SHLB		4104980						
ANR	4105509	Symbol	TCG_COND_GEU		4104980						
ANR	4105510	Symbol	cpu_tmp2_i32		4104980						
ANR	4105511	Symbol	TCG_COND_EQ		4104980						
ANR	4105512	Symbol	CC_OP_SBBB		4104980						
ANR	4105513	Symbol	TCG_COND_LEU		4104980						
ANR	4105514	Symbol	TCGV_EQUAL		4104980						
ANR	4105515	Symbol	inv		4104980						
ANR	4105516	Symbol	s		4104980						
ANR	4105517	Symbol	size		4104980						
ANR	4105518	Symbol	cpu_cc_op		4104980						
ANR	4105519	Symbol	CC_OP_ADDB		4104980						
ANR	4105520	Symbol	TCG_COND_GTU		4104980						
ANR	4105521	Symbol	t0		4104980						
ANR	4105522	Symbol	cpu_cc_src		4104980						
ANR	4105523	Symbol	t1		4104980						
ANR	4105524	Symbol	* s		4104980						
ANR	4105525	Symbol	TCG_COND_LTU		4104980						
