|adc_mic_lcd
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN5
MAX10_CLK2_50 => DELAY_CNT[0].CLK
MAX10_CLK2_50 => DELAY_CNT[1].CLK
MAX10_CLK2_50 => DELAY_CNT[2].CLK
MAX10_CLK2_50 => DELAY_CNT[3].CLK
MAX10_CLK2_50 => DELAY_CNT[4].CLK
MAX10_CLK2_50 => DELAY_CNT[5].CLK
MAX10_CLK2_50 => DELAY_CNT[6].CLK
MAX10_CLK2_50 => DELAY_CNT[7].CLK
MAX10_CLK2_50 => DELAY_CNT[8].CLK
MAX10_CLK2_50 => DELAY_CNT[9].CLK
MAX10_CLK2_50 => DELAY_CNT[10].CLK
MAX10_CLK2_50 => DELAY_CNT[11].CLK
MAX10_CLK2_50 => DELAY_CNT[12].CLK
MAX10_CLK2_50 => DELAY_CNT[13].CLK
MAX10_CLK2_50 => DELAY_CNT[14].CLK
MAX10_CLK2_50 => DELAY_CNT[15].CLK
MAX10_CLK2_50 => DELAY_CNT[16].CLK
MAX10_CLK2_50 => DELAY_CNT[17].CLK
MAX10_CLK2_50 => DELAY_CNT[18].CLK
MAX10_CLK2_50 => DELAY_CNT[19].CLK
MAX10_CLK2_50 => DELAY_CNT[20].CLK
MAX10_CLK2_50 => DELAY_CNT[21].CLK
MAX10_CLK2_50 => DELAY_CNT[22].CLK
MAX10_CLK2_50 => DELAY_CNT[23].CLK
MAX10_CLK2_50 => DELAY_CNT[24].CLK
MAX10_CLK2_50 => DELAY_CNT[25].CLK
MAX10_CLK2_50 => DELAY_CNT[26].CLK
MAX10_CLK2_50 => DELAY_CNT[27].CLK
MAX10_CLK2_50 => DELAY_CNT[28].CLK
MAX10_CLK2_50 => DELAY_CNT[29].CLK
MAX10_CLK2_50 => DELAY_CNT[30].CLK
MAX10_CLK2_50 => DELAY_CNT[31].CLK
MAX10_CLK2_50 => RESET_DELAY_n.CLK
MAX10_CLK3_50 => MAX10_CLK3_50.IN1
FPGA_RESET_n => FPGA_RESET_n.IN1
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
KEY[4] => ~NO_FANOUT~
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] <= LED_METER:led.LED
LEDR[1] <= LED_METER:led.LED
LEDR[2] <= LED_METER:led.LED
LEDR[3] <= LED_METER:led.LED
LEDR[4] <= LED_METER:led.LED
LEDR[5] <= LED_METER:led.LED
LEDR[6] <= LED_METER:led.LED
LEDR[7] <= LED_METER:led.LED
LEDR[8] <= LED_METER:led.LED
LEDR[9] <= LED_METER:led.LED
HEX0[0] <= LED_METER:led.HEXR
HEX0[1] <= LED_METER:led.HEXR
HEX0[2] <= LED_METER:led.HEXR
HEX0[3] <= LED_METER:led.HEXR
HEX0[4] <= LED_METER:led.HEXR
HEX0[5] <= LED_METER:led.HEXR
HEX0[6] <= LED_METER:led.HEXR
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
AUDIO_BCLK <> I2S_ASSESS:i2s.AUDIO_BCLK
AUDIO_DIN_MFP1 <= I2S_ASSESS:i2s.SDATA_OUT
AUDIO_DOUT_MFP2 => AUDIO_DOUT_MFP2.IN1
AUDIO_GPIO_MFP5 <> <VCC>
AUDIO_MCLK <= AUDIO_MCLK.DB_MAX_OUTPUT_PORT_TYPE
AUDIO_MISO_MFP4 => AUDIO_MISO_MFP4.IN1
AUDIO_RESET_n <> AUDIO_RESET_n
AUDIO_SCL_SS_n <= AUDIO_SPI_CTL_RD:u1.oCS_n
AUDIO_SCLK_MFP3 <= AUDIO_SPI_CTL_RD:u1.oSCLK
AUDIO_SDA_MOSI <> AUDIO_SPI_CTL_RD:u1.oDIN
AUDIO_SPI_SELECT <= <VCC>
AUDIO_WCLK <> pulse_width_modulation_gen:pwm1.outclk
AUDIO_WCLK <> config_shift_register:mem0.clk
AUDIO_WCLK <> config_shift_register:mem1.clk
AUDIO_WCLK <> I2S_ASSESS:i2s.AUDIO_WCLK
DAC_DATA <> DAC16:dac1.DIN
DAC_SCLK <= DAC16:dac1.SCLK
DAC_SYNC_n <= DAC16:dac1.SYNC
MTL2_B[0] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[1] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[2] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[3] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[4] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[5] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[6] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_B[7] <= SOUND_TO_MTL2:sm.MTL2_B
MTL2_BL_ON_n <= RESET_DELAY_n.DB_MAX_OUTPUT_PORT_TYPE
MTL2_DCLK <= SOUND_TO_MTL2:sm.MTL2_DCLK
MTL2_G[0] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[1] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[2] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[3] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[4] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[5] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[6] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_G[7] <= SOUND_TO_MTL2:sm.MTL2_G
MTL2_HSD <= SOUND_TO_MTL2:sm.MTL2_HSD
MTL2_I2C_SCL <= <GND>
MTL2_I2C_SDA <> <UNC>
MTL2_INT => ~NO_FANOUT~
MTL2_R[0] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[1] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[2] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[3] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[4] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[5] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[6] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_R[7] <= SOUND_TO_MTL2:sm.MTL2_R
MTL2_VSD <= SOUND_TO_MTL2:sm.MTL2_VSD
GPIO[0] <= <GND>
GPIO[1] <= <GND>
GPIO[2] <= <GND>
GPIO[3] <= <GND>
GPIO[4] <= <GND>
GPIO[5] <= <GND>
GPIO[6] <= <GND>
GPIO[7] <= <GND>


|adc_mic_lcd|pulse_width_modulation_gen:pwm1
clk => pwm_cnt[0].CLK
clk => pwm_cnt[1].CLK
clk => pwm_cnt[2].CLK
clk => pwm_cnt[3].CLK
clk => pwm_cnt[4].CLK
clk => pwm_cnt[5].CLK
clk => pwm_cnt[6].CLK
clk => pwm_cnt[7].CLK
clk => pwm_cnt[8].CLK
clk => pwm_cnt[9].CLK
clk => pwm_cnt[10].CLK
clk => pwm_cnt[11].CLK
clk => pwm_time_base[0].CLK
clk => pwm_time_base[1].CLK
clk => pwm_time_base[2].CLK
clk => pwm_time_base[3].CLK
clk => pwm_time_base[4].CLK
clk => pwm_time_base[5].CLK
clk => pwm_time_base[6].CLK
clk => pwm_time_base[7].CLK
clk => pwm_time_base[8].CLK
clk => pwm_time_base[9].CLK
clk => pwm_time_base[10].CLK
clk => pwm_time_base[11].CLK
clk => pwm_time_base[12].CLK
clk => pwm_time_base[13].CLK
clk => pwm_time_base[14].CLK
clk => pwm_time_base[15].CLK
clk => pwm_time_base[16].CLK
clk => pwm_time_base[17].CLK
clk => pwm_time_base[18].CLK
clk => pwm_time_base[19].CLK
clk => pwm_time_base[20].CLK
clk => pwm_time_base[21].CLK
clk => pwm_time_base[22].CLK
clk => pwm_time_base[23].CLK
clk => pwm_time_base[24].CLK
clk => pwm_time_base[25].CLK
clk => pwm_time_base[26].CLK
clk => pwm_time_base[27].CLK
clk => pwm_time_base[28].CLK
clk => pwm_time_base[29].CLK
clk => pwm_time_base[30].CLK
clk => pwm_time_base[31].CLK
reset => pwm_time_base.OUTPUTSELECT
reset => pwm_time_base.OUTPUTSELECT
reset => pwm_time_base.OUTPUTSELECT
reset => pwm_time_base.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => pwm_cnt.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm.OUTPUTSELECT
reset => q_pwm[2]~reg0.ENA
reset => q_pwm[1]~reg0.ENA
reset => q_pwm[0]~reg0.ENA
reset => q_pwm[3]~reg0.ENA
reset => q_pwm[4]~reg0.ENA
reset => q_pwm[5]~reg0.ENA
reset => q_pwm[6]~reg0.ENA
reset => q_pwm[7]~reg0.ENA
outclk => q_pwm[0]~reg0.CLK
outclk => q_pwm[1]~reg0.CLK
outclk => q_pwm[2]~reg0.CLK
outclk => q_pwm[3]~reg0.CLK
outclk => q_pwm[4]~reg0.CLK
outclk => q_pwm[5]~reg0.CLK
outclk => q_pwm[6]~reg0.CLK
outclk => q_pwm[7]~reg0.CLK
outclk => q_pwm[8]~reg0.CLK
outclk => q_pwm[9]~reg0.CLK
outclk => q_pwm[10]~reg0.CLK
outclk => q_pwm[11]~reg0.CLK
outclk => q_pwm[12]~reg0.CLK
outclk => q_pwm[13]~reg0.CLK
outclk => q_pwm[14]~reg0.CLK
outclk => q_pwm[15]~reg0.CLK
PWM_IN => ~NO_FANOUT~
sel => ~NO_FANOUT~
q_pwm[0] <= q_pwm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[1] <= q_pwm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[2] <= q_pwm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[3] <= q_pwm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[4] <= q_pwm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[5] <= q_pwm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[6] <= q_pwm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[7] <= q_pwm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[8] <= q_pwm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[9] <= q_pwm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[10] <= q_pwm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[11] <= q_pwm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[12] <= q_pwm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[13] <= q_pwm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[14] <= q_pwm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_pwm[15] <= q_pwm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|config_shift_register:mem0
clk => clk.IN3
reset_n => cnt_clr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => rden.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => ram_4096_32bit:shift_reg_ram.aclr
reset_n => _.IN1
reset_n => _.IN1
reset_n => d[6].ENA
reset_n => d[5].ENA
reset_n => d[4].ENA
reset_n => d[3].ENA
reset_n => d[2].ENA
reset_n => d[1].ENA
reset_n => d[0].ENA
reset_n => rden.ENA
reset_n => d[7].ENA
reset_n => d[8].ENA
reset_n => d[9].ENA
reset_n => d[10].ENA
reset_n => d[11].ENA
reset_n => d[12].ENA
reset_n => d[13].ENA
reset_n => d[14].ENA
reset_n => d[15].ENA
reset_n => d[16].ENA
reset_n => d[17].ENA
reset_n => d[18].ENA
reset_n => d[19].ENA
reset_n => d[20].ENA
reset_n => d[21].ENA
reset_n => d[22].ENA
reset_n => d[23].ENA
reset_n => d[24].ENA
reset_n => d[25].ENA
reset_n => d[26].ENA
reset_n => d[27].ENA
reset_n => d[28].ENA
reset_n => d[29].ENA
reset_n => d[30].ENA
reset_n => d[31].ENA
reset_n => wr_ptr[0].ENA
reset_n => wr_ptr[1].ENA
reset_n => wr_ptr[2].ENA
reset_n => wr_ptr[3].ENA
reset_n => wr_ptr[4].ENA
reset_n => wr_ptr[5].ENA
reset_n => wr_ptr[6].ENA
reset_n => wr_ptr[7].ENA
reset_n => wr_ptr[8].ENA
reset_n => wr_ptr[9].ENA
reset_n => wr_ptr[10].ENA
reset_n => rd_ptr[0].ENA
reset_n => rd_ptr[1].ENA
reset_n => rd_ptr[2].ENA
reset_n => rd_ptr[3].ENA
reset_n => rd_ptr[4].ENA
reset_n => rd_ptr[5].ENA
reset_n => rd_ptr[6].ENA
reset_n => rd_ptr[7].ENA
reset_n => rd_ptr[8].ENA
reset_n => rd_ptr[9].ENA
reset_n => rd_ptr[10].ENA
reset_n => cnt_clr.ENA
m_clk => m_clk.IN1
seed_val[0] => seed_val[0].IN1
seed_val[1] => seed_val[1].IN1
seed_val[2] => seed_val[2].IN1
seed_val[3] => seed_val[3].IN1
seed_val[4] => seed_val[4].IN1
seed_val[5] => seed_val[5].IN1
seed_val[6] => seed_val[6].IN1
seed_val[7] => seed_val[7].IN1
seed_val[8] => seed_val[8].IN1
seed_val[9] => seed_val[9].IN1
seed_val[10] => seed_val[10].IN1
seed_val[11] => seed_val[11].IN1
seed_val[12] => seed_val[12].IN1
seed_val[13] => seed_val[13].IN1
seed_val[14] => seed_val[14].IN1
seed_val[15] => seed_val[15].IN1
seed_val[16] => seed_val[16].IN1
seed_val[17] => seed_val[17].IN1
seed_val[18] => seed_val[18].IN1
seed_val[19] => seed_val[19].IN1
seed_val[20] => seed_val[20].IN1
seed_val[21] => seed_val[21].IN1
seed_val[22] => seed_val[22].IN1
seed_val[23] => seed_val[23].IN1
seed_val[24] => seed_val[24].IN1
seed_val[25] => seed_val[25].IN1
seed_val[26] => seed_val[26].IN1
seed_val[27] => seed_val[27].IN1
seed_val[28] => seed_val[28].IN1
seed_val[29] => seed_val[29].IN1
seed_val[30] => seed_val[30].IN1
seed_val[31] => seed_val[31].IN1
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
octave[0] => ShiftRight0.IN3
octave[1] => ShiftRight0.IN2
trig => trig.IN1
shift_register_length[0] => ShiftRight0.IN13
shift_register_length[1] => ShiftRight0.IN12
shift_register_length[2] => ShiftRight0.IN11
shift_register_length[3] => ShiftRight0.IN10
shift_register_length[4] => ShiftRight0.IN9
shift_register_length[5] => ShiftRight0.IN8
shift_register_length[6] => ShiftRight0.IN7
shift_register_length[7] => ShiftRight0.IN6
shift_register_length[8] => ShiftRight0.IN5
shift_register_length[9] => ShiftRight0.IN4
qout[0] <= filter:filt0.q
qout[1] <= filter:filt0.q
qout[2] <= filter:filt0.q
qout[3] <= filter:filt0.q
qout[4] <= filter:filt0.q
qout[5] <= filter:filt0.q
qout[6] <= filter:filt0.q
qout[7] <= filter:filt0.q
qout[8] <= filter:filt0.q
qout[9] <= filter:filt0.q
qout[10] <= filter:filt0.q
qout[11] <= filter:filt0.q
qout[12] <= filter:filt0.q
qout[13] <= filter:filt0.q
qout[14] <= filter:filt0.q
qout[15] <= filter:filt0.q
qout[16] <= filter:filt0.q
qout[17] <= filter:filt0.q
qout[18] <= filter:filt0.q
qout[19] <= filter:filt0.q
qout[20] <= filter:filt0.q
qout[21] <= filter:filt0.q
qout[22] <= filter:filt0.q
qout[23] <= filter:filt0.q
qout[24] <= filter:filt0.q
qout[25] <= filter:filt0.q
qout[26] <= filter:filt0.q
qout[27] <= filter:filt0.q
qout[28] <= filter:filt0.q
qout[29] <= filter:filt0.q
qout[30] <= filter:filt0.q
qout[31] <= filter:filt0.q


|adc_mic_lcd|config_shift_register:mem0|input_debounce:mem_db
clk => PB_state~reg0.CLK
clk => PB_cnt[0].CLK
clk => PB_cnt[1].CLK
clk => PB_cnt[2].CLK
clk => PB_sync_1.CLK
clk => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_down <= PB_down.DB_MAX_OUTPUT_PORT_TYPE
PB_up <= PB_up.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt
clock => clock.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q


|adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component
clock => cntr_2kh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_2kh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2kh:auto_generated.q[0]
q[1] <= cntr_2kh:auto_generated.q[1]
q[2] <= cntr_2kh:auto_generated.q[2]
q[3] <= cntr_2kh:auto_generated.q[3]
q[4] <= cntr_2kh:auto_generated.q[4]
q[5] <= cntr_2kh:auto_generated.q[5]
q[6] <= cntr_2kh:auto_generated.q[6]
q[7] <= cntr_2kh:auto_generated.q[7]
q[8] <= cntr_2kh:auto_generated.q[8]
q[9] <= cntr_2kh:auto_generated.q[9]
q[10] <= cntr_2kh:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component|cntr_2kh:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adc_mic_lcd|config_shift_register:mem0|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_1fr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1fr1:auto_generated.rden_b
data_a[0] => altsyncram_1fr1:auto_generated.data_a[0]
data_a[1] => altsyncram_1fr1:auto_generated.data_a[1]
data_a[2] => altsyncram_1fr1:auto_generated.data_a[2]
data_a[3] => altsyncram_1fr1:auto_generated.data_a[3]
data_a[4] => altsyncram_1fr1:auto_generated.data_a[4]
data_a[5] => altsyncram_1fr1:auto_generated.data_a[5]
data_a[6] => altsyncram_1fr1:auto_generated.data_a[6]
data_a[7] => altsyncram_1fr1:auto_generated.data_a[7]
data_a[8] => altsyncram_1fr1:auto_generated.data_a[8]
data_a[9] => altsyncram_1fr1:auto_generated.data_a[9]
data_a[10] => altsyncram_1fr1:auto_generated.data_a[10]
data_a[11] => altsyncram_1fr1:auto_generated.data_a[11]
data_a[12] => altsyncram_1fr1:auto_generated.data_a[12]
data_a[13] => altsyncram_1fr1:auto_generated.data_a[13]
data_a[14] => altsyncram_1fr1:auto_generated.data_a[14]
data_a[15] => altsyncram_1fr1:auto_generated.data_a[15]
data_a[16] => altsyncram_1fr1:auto_generated.data_a[16]
data_a[17] => altsyncram_1fr1:auto_generated.data_a[17]
data_a[18] => altsyncram_1fr1:auto_generated.data_a[18]
data_a[19] => altsyncram_1fr1:auto_generated.data_a[19]
data_a[20] => altsyncram_1fr1:auto_generated.data_a[20]
data_a[21] => altsyncram_1fr1:auto_generated.data_a[21]
data_a[22] => altsyncram_1fr1:auto_generated.data_a[22]
data_a[23] => altsyncram_1fr1:auto_generated.data_a[23]
data_a[24] => altsyncram_1fr1:auto_generated.data_a[24]
data_a[25] => altsyncram_1fr1:auto_generated.data_a[25]
data_a[26] => altsyncram_1fr1:auto_generated.data_a[26]
data_a[27] => altsyncram_1fr1:auto_generated.data_a[27]
data_a[28] => altsyncram_1fr1:auto_generated.data_a[28]
data_a[29] => altsyncram_1fr1:auto_generated.data_a[29]
data_a[30] => altsyncram_1fr1:auto_generated.data_a[30]
data_a[31] => altsyncram_1fr1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_1fr1:auto_generated.address_a[0]
address_a[1] => altsyncram_1fr1:auto_generated.address_a[1]
address_a[2] => altsyncram_1fr1:auto_generated.address_a[2]
address_a[3] => altsyncram_1fr1:auto_generated.address_a[3]
address_a[4] => altsyncram_1fr1:auto_generated.address_a[4]
address_a[5] => altsyncram_1fr1:auto_generated.address_a[5]
address_a[6] => altsyncram_1fr1:auto_generated.address_a[6]
address_a[7] => altsyncram_1fr1:auto_generated.address_a[7]
address_a[8] => altsyncram_1fr1:auto_generated.address_a[8]
address_a[9] => altsyncram_1fr1:auto_generated.address_a[9]
address_a[10] => altsyncram_1fr1:auto_generated.address_a[10]
address_a[11] => altsyncram_1fr1:auto_generated.address_a[11]
address_b[0] => altsyncram_1fr1:auto_generated.address_b[0]
address_b[1] => altsyncram_1fr1:auto_generated.address_b[1]
address_b[2] => altsyncram_1fr1:auto_generated.address_b[2]
address_b[3] => altsyncram_1fr1:auto_generated.address_b[3]
address_b[4] => altsyncram_1fr1:auto_generated.address_b[4]
address_b[5] => altsyncram_1fr1:auto_generated.address_b[5]
address_b[6] => altsyncram_1fr1:auto_generated.address_b[6]
address_b[7] => altsyncram_1fr1:auto_generated.address_b[7]
address_b[8] => altsyncram_1fr1:auto_generated.address_b[8]
address_b[9] => altsyncram_1fr1:auto_generated.address_b[9]
address_b[10] => altsyncram_1fr1:auto_generated.address_b[10]
address_b[11] => altsyncram_1fr1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1fr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1fr1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_1fr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1fr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1fr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1fr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1fr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1fr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1fr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1fr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1fr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1fr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1fr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1fr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1fr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1fr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1fr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1fr1:auto_generated.q_b[15]
q_b[16] <= altsyncram_1fr1:auto_generated.q_b[16]
q_b[17] <= altsyncram_1fr1:auto_generated.q_b[17]
q_b[18] <= altsyncram_1fr1:auto_generated.q_b[18]
q_b[19] <= altsyncram_1fr1:auto_generated.q_b[19]
q_b[20] <= altsyncram_1fr1:auto_generated.q_b[20]
q_b[21] <= altsyncram_1fr1:auto_generated.q_b[21]
q_b[22] <= altsyncram_1fr1:auto_generated.q_b[22]
q_b[23] <= altsyncram_1fr1:auto_generated.q_b[23]
q_b[24] <= altsyncram_1fr1:auto_generated.q_b[24]
q_b[25] <= altsyncram_1fr1:auto_generated.q_b[25]
q_b[26] <= altsyncram_1fr1:auto_generated.q_b[26]
q_b[27] <= altsyncram_1fr1:auto_generated.q_b[27]
q_b[28] <= altsyncram_1fr1:auto_generated.q_b[28]
q_b[29] <= altsyncram_1fr1:auto_generated.q_b[29]
q_b[30] <= altsyncram_1fr1:auto_generated.q_b[30]
q_b[31] <= altsyncram_1fr1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_1fr1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adc_mic_lcd|config_shift_register:mem0|filter:filt0
filt_sel[0] => Mux0.IN2
filt_sel[0] => Mux1.IN2
filt_sel[0] => Mux2.IN2
filt_sel[0] => Mux3.IN2
filt_sel[0] => Mux4.IN2
filt_sel[0] => Mux5.IN2
filt_sel[0] => Mux6.IN2
filt_sel[0] => Mux7.IN2
filt_sel[0] => Mux8.IN2
filt_sel[0] => Mux9.IN2
filt_sel[0] => Mux10.IN2
filt_sel[0] => Mux11.IN2
filt_sel[0] => Mux12.IN2
filt_sel[0] => Mux13.IN2
filt_sel[0] => Mux14.IN2
filt_sel[0] => Mux15.IN2
filt_sel[0] => Mux16.IN2
filt_sel[0] => Mux17.IN2
filt_sel[0] => Mux18.IN2
filt_sel[0] => Mux19.IN2
filt_sel[0] => Mux20.IN2
filt_sel[0] => Mux21.IN2
filt_sel[0] => Mux22.IN2
filt_sel[0] => Mux23.IN2
filt_sel[0] => Mux24.IN2
filt_sel[0] => Mux25.IN2
filt_sel[0] => Mux26.IN2
filt_sel[0] => Mux27.IN2
filt_sel[0] => Mux28.IN2
filt_sel[0] => Mux29.IN2
filt_sel[0] => Mux30.IN2
filt_sel[0] => Mux31.IN2
filt_sel[1] => Mux0.IN1
filt_sel[1] => Mux1.IN1
filt_sel[1] => Mux2.IN1
filt_sel[1] => Mux3.IN1
filt_sel[1] => Mux4.IN1
filt_sel[1] => Mux5.IN1
filt_sel[1] => Mux6.IN1
filt_sel[1] => Mux7.IN1
filt_sel[1] => Mux8.IN1
filt_sel[1] => Mux9.IN1
filt_sel[1] => Mux10.IN1
filt_sel[1] => Mux11.IN1
filt_sel[1] => Mux12.IN1
filt_sel[1] => Mux13.IN1
filt_sel[1] => Mux14.IN1
filt_sel[1] => Mux15.IN1
filt_sel[1] => Mux16.IN1
filt_sel[1] => Mux17.IN1
filt_sel[1] => Mux18.IN1
filt_sel[1] => Mux19.IN1
filt_sel[1] => Mux20.IN1
filt_sel[1] => Mux21.IN1
filt_sel[1] => Mux22.IN1
filt_sel[1] => Mux23.IN1
filt_sel[1] => Mux24.IN1
filt_sel[1] => Mux25.IN1
filt_sel[1] => Mux26.IN1
filt_sel[1] => Mux27.IN1
filt_sel[1] => Mux28.IN1
filt_sel[1] => Mux29.IN1
filt_sel[1] => Mux30.IN1
filt_sel[1] => Mux31.IN1
filt_sel[2] => Mux0.IN0
filt_sel[2] => Mux1.IN0
filt_sel[2] => Mux2.IN0
filt_sel[2] => Mux3.IN0
filt_sel[2] => Mux4.IN0
filt_sel[2] => Mux5.IN0
filt_sel[2] => Mux6.IN0
filt_sel[2] => Mux7.IN0
filt_sel[2] => Mux8.IN0
filt_sel[2] => Mux9.IN0
filt_sel[2] => Mux10.IN0
filt_sel[2] => Mux11.IN0
filt_sel[2] => Mux12.IN0
filt_sel[2] => Mux13.IN0
filt_sel[2] => Mux14.IN0
filt_sel[2] => Mux15.IN0
filt_sel[2] => Mux16.IN0
filt_sel[2] => Mux17.IN0
filt_sel[2] => Mux18.IN0
filt_sel[2] => Mux19.IN0
filt_sel[2] => Mux20.IN0
filt_sel[2] => Mux21.IN0
filt_sel[2] => Mux22.IN0
filt_sel[2] => Mux23.IN0
filt_sel[2] => Mux24.IN0
filt_sel[2] => Mux25.IN0
filt_sel[2] => Mux26.IN0
filt_sel[2] => Mux27.IN0
filt_sel[2] => Mux28.IN0
filt_sel[2] => Mux29.IN0
filt_sel[2] => Mux30.IN0
filt_sel[2] => Mux31.IN0
clk => reg_q[0].CLK
clk => reg_q[1].CLK
clk => reg_q[2].CLK
clk => reg_q[3].CLK
clk => reg_q[4].CLK
clk => reg_q[5].CLK
clk => reg_q[6].CLK
clk => reg_q[7].CLK
clk => reg_q[8].CLK
clk => reg_q[9].CLK
clk => reg_q[10].CLK
clk => reg_q[11].CLK
clk => reg_q[12].CLK
clk => reg_q[13].CLK
clk => reg_q[14].CLK
clk => reg_q[15].CLK
clk => reg_q[16].CLK
clk => reg_q[17].CLK
clk => reg_q[18].CLK
clk => reg_q[19].CLK
clk => reg_q[20].CLK
clk => reg_q[21].CLK
clk => reg_q[22].CLK
clk => reg_q[23].CLK
clk => reg_q[24].CLK
clk => reg_q[25].CLK
clk => reg_q[26].CLK
clk => reg_q[27].CLK
clk => reg_q[28].CLK
clk => reg_q[29].CLK
clk => reg_q[30].CLK
clk => reg_q[31].CLK
clk => reg_div16[4].CLK
clk => reg_div16[5].CLK
clk => reg_div16[6].CLK
clk => reg_div16[7].CLK
clk => reg_div16[8].CLK
clk => reg_div16[9].CLK
clk => reg_div16[10].CLK
clk => reg_div16[11].CLK
clk => reg_div16[12].CLK
clk => reg_div16[13].CLK
clk => reg_div16[14].CLK
clk => reg_div16[15].CLK
clk => reg_div16[16].CLK
clk => reg_div16[17].CLK
clk => reg_div16[18].CLK
clk => reg_div16[19].CLK
clk => reg_div16[20].CLK
clk => reg_div16[21].CLK
clk => reg_div16[22].CLK
clk => reg_div16[23].CLK
clk => reg_div16[24].CLK
clk => reg_div16[25].CLK
clk => reg_div16[26].CLK
clk => reg_div16[27].CLK
clk => reg_div16[28].CLK
clk => reg_div16[29].CLK
clk => reg_div16[30].CLK
clk => reg_div16[31].CLK
clk => reg_div16[32].CLK
clk => reg_div16[33].CLK
clk => reg_div16[34].CLK
clk => reg_div16[35].CLK
clk => reg_div8[0].CLK
clk => reg_div8[1].CLK
clk => reg_div8[2].CLK
clk => reg_div8[3].CLK
clk => reg_div8[4].CLK
clk => reg_div8[5].CLK
clk => reg_div8[6].CLK
clk => reg_div8[7].CLK
clk => reg_div8[8].CLK
clk => reg_div8[9].CLK
clk => reg_div8[10].CLK
clk => reg_div8[11].CLK
clk => reg_div8[12].CLK
clk => reg_div8[13].CLK
clk => reg_div8[14].CLK
clk => reg_div8[15].CLK
clk => reg_div8[16].CLK
clk => reg_div8[17].CLK
clk => reg_div8[18].CLK
clk => reg_div8[19].CLK
clk => reg_div8[20].CLK
clk => reg_div8[21].CLK
clk => reg_div8[22].CLK
clk => reg_div8[23].CLK
clk => reg_div8[24].CLK
clk => reg_div8[25].CLK
clk => reg_div8[26].CLK
clk => reg_div8[27].CLK
clk => reg_div8[28].CLK
clk => reg_div8[29].CLK
clk => reg_div8[30].CLK
clk => reg_div8[31].CLK
clk => reg_div8[32].CLK
clk => reg_div8[33].CLK
clk => reg_div8[34].CLK
clk => reg_div8[35].CLK
clk => reg_div8[36].CLK
clk => reg_div8[37].CLK
clk => reg_div4[0].CLK
clk => reg_div4[1].CLK
clk => reg_div4[2].CLK
clk => reg_div4[3].CLK
clk => reg_div4[4].CLK
clk => reg_div4[5].CLK
clk => reg_div4[6].CLK
clk => reg_div4[7].CLK
clk => reg_div4[8].CLK
clk => reg_div4[9].CLK
clk => reg_div4[10].CLK
clk => reg_div4[11].CLK
clk => reg_div4[12].CLK
clk => reg_div4[13].CLK
clk => reg_div4[14].CLK
clk => reg_div4[15].CLK
clk => reg_div4[16].CLK
clk => reg_div4[17].CLK
clk => reg_div4[18].CLK
clk => reg_div4[19].CLK
clk => reg_div4[20].CLK
clk => reg_div4[21].CLK
clk => reg_div4[22].CLK
clk => reg_div4[23].CLK
clk => reg_div4[24].CLK
clk => reg_div4[25].CLK
clk => reg_div4[26].CLK
clk => reg_div4[27].CLK
clk => reg_div4[28].CLK
clk => reg_div4[29].CLK
clk => reg_div4[30].CLK
clk => reg_div4[31].CLK
clk => reg_div4[32].CLK
clk => reg_div4[33].CLK
clk => reg_div4[34].CLK
clk => reg_div4[35].CLK
clk => reg_div4[36].CLK
clk => reg_div2[0].CLK
clk => reg_div2[1].CLK
clk => reg_div2[2].CLK
clk => reg_div2[3].CLK
clk => reg_div2[4].CLK
clk => reg_div2[5].CLK
clk => reg_div2[6].CLK
clk => reg_div2[7].CLK
clk => reg_div2[8].CLK
clk => reg_div2[9].CLK
clk => reg_div2[10].CLK
clk => reg_div2[11].CLK
clk => reg_div2[12].CLK
clk => reg_div2[13].CLK
clk => reg_div2[14].CLK
clk => reg_div2[15].CLK
clk => reg_div2[16].CLK
clk => reg_div2[17].CLK
clk => reg_div2[18].CLK
clk => reg_div2[19].CLK
clk => reg_div2[20].CLK
clk => reg_div2[21].CLK
clk => reg_div2[22].CLK
clk => reg_div2[23].CLK
clk => reg_div2[24].CLK
clk => reg_div2[25].CLK
clk => reg_div2[26].CLK
clk => reg_div2[27].CLK
clk => reg_div2[28].CLK
clk => reg_div2[29].CLK
clk => reg_div2[30].CLK
clk => reg_div2[31].CLK
clk => reg_div2[32].CLK
clk => reg_div2[33].CLK
clk => reg_div2[34].CLK
clk => reg_14[0].CLK
clk => reg_14[1].CLK
clk => reg_14[2].CLK
clk => reg_14[3].CLK
clk => reg_14[4].CLK
clk => reg_14[5].CLK
clk => reg_14[6].CLK
clk => reg_14[7].CLK
clk => reg_14[8].CLK
clk => reg_14[9].CLK
clk => reg_14[10].CLK
clk => reg_14[11].CLK
clk => reg_14[12].CLK
clk => reg_14[13].CLK
clk => reg_14[14].CLK
clk => reg_14[15].CLK
clk => reg_14[16].CLK
clk => reg_14[17].CLK
clk => reg_14[18].CLK
clk => reg_14[19].CLK
clk => reg_14[20].CLK
clk => reg_14[21].CLK
clk => reg_14[22].CLK
clk => reg_14[23].CLK
clk => reg_14[24].CLK
clk => reg_14[25].CLK
clk => reg_14[26].CLK
clk => reg_14[27].CLK
clk => reg_14[28].CLK
clk => reg_14[29].CLK
clk => reg_14[30].CLK
clk => reg_14[31].CLK
clk => reg_13[0].CLK
clk => reg_13[1].CLK
clk => reg_13[2].CLK
clk => reg_13[3].CLK
clk => reg_13[4].CLK
clk => reg_13[5].CLK
clk => reg_13[6].CLK
clk => reg_13[7].CLK
clk => reg_13[8].CLK
clk => reg_13[9].CLK
clk => reg_13[10].CLK
clk => reg_13[11].CLK
clk => reg_13[12].CLK
clk => reg_13[13].CLK
clk => reg_13[14].CLK
clk => reg_13[15].CLK
clk => reg_13[16].CLK
clk => reg_13[17].CLK
clk => reg_13[18].CLK
clk => reg_13[19].CLK
clk => reg_13[20].CLK
clk => reg_13[21].CLK
clk => reg_13[22].CLK
clk => reg_13[23].CLK
clk => reg_13[24].CLK
clk => reg_13[25].CLK
clk => reg_13[26].CLK
clk => reg_13[27].CLK
clk => reg_13[28].CLK
clk => reg_13[29].CLK
clk => reg_13[30].CLK
clk => reg_13[31].CLK
clk => reg_12[0].CLK
clk => reg_12[1].CLK
clk => reg_12[2].CLK
clk => reg_12[3].CLK
clk => reg_12[4].CLK
clk => reg_12[5].CLK
clk => reg_12[6].CLK
clk => reg_12[7].CLK
clk => reg_12[8].CLK
clk => reg_12[9].CLK
clk => reg_12[10].CLK
clk => reg_12[11].CLK
clk => reg_12[12].CLK
clk => reg_12[13].CLK
clk => reg_12[14].CLK
clk => reg_12[15].CLK
clk => reg_12[16].CLK
clk => reg_12[17].CLK
clk => reg_12[18].CLK
clk => reg_12[19].CLK
clk => reg_12[20].CLK
clk => reg_12[21].CLK
clk => reg_12[22].CLK
clk => reg_12[23].CLK
clk => reg_12[24].CLK
clk => reg_12[25].CLK
clk => reg_12[26].CLK
clk => reg_12[27].CLK
clk => reg_12[28].CLK
clk => reg_12[29].CLK
clk => reg_12[30].CLK
clk => reg_12[31].CLK
clk => reg_11[0].CLK
clk => reg_11[1].CLK
clk => reg_11[2].CLK
clk => reg_11[3].CLK
clk => reg_11[4].CLK
clk => reg_11[5].CLK
clk => reg_11[6].CLK
clk => reg_11[7].CLK
clk => reg_11[8].CLK
clk => reg_11[9].CLK
clk => reg_11[10].CLK
clk => reg_11[11].CLK
clk => reg_11[12].CLK
clk => reg_11[13].CLK
clk => reg_11[14].CLK
clk => reg_11[15].CLK
clk => reg_11[16].CLK
clk => reg_11[17].CLK
clk => reg_11[18].CLK
clk => reg_11[19].CLK
clk => reg_11[20].CLK
clk => reg_11[21].CLK
clk => reg_11[22].CLK
clk => reg_11[23].CLK
clk => reg_11[24].CLK
clk => reg_11[25].CLK
clk => reg_11[26].CLK
clk => reg_11[27].CLK
clk => reg_11[28].CLK
clk => reg_11[29].CLK
clk => reg_11[30].CLK
clk => reg_11[31].CLK
clk => reg_10[0].CLK
clk => reg_10[1].CLK
clk => reg_10[2].CLK
clk => reg_10[3].CLK
clk => reg_10[4].CLK
clk => reg_10[5].CLK
clk => reg_10[6].CLK
clk => reg_10[7].CLK
clk => reg_10[8].CLK
clk => reg_10[9].CLK
clk => reg_10[10].CLK
clk => reg_10[11].CLK
clk => reg_10[12].CLK
clk => reg_10[13].CLK
clk => reg_10[14].CLK
clk => reg_10[15].CLK
clk => reg_10[16].CLK
clk => reg_10[17].CLK
clk => reg_10[18].CLK
clk => reg_10[19].CLK
clk => reg_10[20].CLK
clk => reg_10[21].CLK
clk => reg_10[22].CLK
clk => reg_10[23].CLK
clk => reg_10[24].CLK
clk => reg_10[25].CLK
clk => reg_10[26].CLK
clk => reg_10[27].CLK
clk => reg_10[28].CLK
clk => reg_10[29].CLK
clk => reg_10[30].CLK
clk => reg_10[31].CLK
clk => reg_9[0].CLK
clk => reg_9[1].CLK
clk => reg_9[2].CLK
clk => reg_9[3].CLK
clk => reg_9[4].CLK
clk => reg_9[5].CLK
clk => reg_9[6].CLK
clk => reg_9[7].CLK
clk => reg_9[8].CLK
clk => reg_9[9].CLK
clk => reg_9[10].CLK
clk => reg_9[11].CLK
clk => reg_9[12].CLK
clk => reg_9[13].CLK
clk => reg_9[14].CLK
clk => reg_9[15].CLK
clk => reg_9[16].CLK
clk => reg_9[17].CLK
clk => reg_9[18].CLK
clk => reg_9[19].CLK
clk => reg_9[20].CLK
clk => reg_9[21].CLK
clk => reg_9[22].CLK
clk => reg_9[23].CLK
clk => reg_9[24].CLK
clk => reg_9[25].CLK
clk => reg_9[26].CLK
clk => reg_9[27].CLK
clk => reg_9[28].CLK
clk => reg_9[29].CLK
clk => reg_9[30].CLK
clk => reg_9[31].CLK
clk => reg_8[0].CLK
clk => reg_8[1].CLK
clk => reg_8[2].CLK
clk => reg_8[3].CLK
clk => reg_8[4].CLK
clk => reg_8[5].CLK
clk => reg_8[6].CLK
clk => reg_8[7].CLK
clk => reg_8[8].CLK
clk => reg_8[9].CLK
clk => reg_8[10].CLK
clk => reg_8[11].CLK
clk => reg_8[12].CLK
clk => reg_8[13].CLK
clk => reg_8[14].CLK
clk => reg_8[15].CLK
clk => reg_8[16].CLK
clk => reg_8[17].CLK
clk => reg_8[18].CLK
clk => reg_8[19].CLK
clk => reg_8[20].CLK
clk => reg_8[21].CLK
clk => reg_8[22].CLK
clk => reg_8[23].CLK
clk => reg_8[24].CLK
clk => reg_8[25].CLK
clk => reg_8[26].CLK
clk => reg_8[27].CLK
clk => reg_8[28].CLK
clk => reg_8[29].CLK
clk => reg_8[30].CLK
clk => reg_8[31].CLK
clk => reg_7[0].CLK
clk => reg_7[1].CLK
clk => reg_7[2].CLK
clk => reg_7[3].CLK
clk => reg_7[4].CLK
clk => reg_7[5].CLK
clk => reg_7[6].CLK
clk => reg_7[7].CLK
clk => reg_7[8].CLK
clk => reg_7[9].CLK
clk => reg_7[10].CLK
clk => reg_7[11].CLK
clk => reg_7[12].CLK
clk => reg_7[13].CLK
clk => reg_7[14].CLK
clk => reg_7[15].CLK
clk => reg_7[16].CLK
clk => reg_7[17].CLK
clk => reg_7[18].CLK
clk => reg_7[19].CLK
clk => reg_7[20].CLK
clk => reg_7[21].CLK
clk => reg_7[22].CLK
clk => reg_7[23].CLK
clk => reg_7[24].CLK
clk => reg_7[25].CLK
clk => reg_7[26].CLK
clk => reg_7[27].CLK
clk => reg_7[28].CLK
clk => reg_7[29].CLK
clk => reg_7[30].CLK
clk => reg_7[31].CLK
clk => reg_6[0].CLK
clk => reg_6[1].CLK
clk => reg_6[2].CLK
clk => reg_6[3].CLK
clk => reg_6[4].CLK
clk => reg_6[5].CLK
clk => reg_6[6].CLK
clk => reg_6[7].CLK
clk => reg_6[8].CLK
clk => reg_6[9].CLK
clk => reg_6[10].CLK
clk => reg_6[11].CLK
clk => reg_6[12].CLK
clk => reg_6[13].CLK
clk => reg_6[14].CLK
clk => reg_6[15].CLK
clk => reg_6[16].CLK
clk => reg_6[17].CLK
clk => reg_6[18].CLK
clk => reg_6[19].CLK
clk => reg_6[20].CLK
clk => reg_6[21].CLK
clk => reg_6[22].CLK
clk => reg_6[23].CLK
clk => reg_6[24].CLK
clk => reg_6[25].CLK
clk => reg_6[26].CLK
clk => reg_6[27].CLK
clk => reg_6[28].CLK
clk => reg_6[29].CLK
clk => reg_6[30].CLK
clk => reg_6[31].CLK
clk => reg_5[0].CLK
clk => reg_5[1].CLK
clk => reg_5[2].CLK
clk => reg_5[3].CLK
clk => reg_5[4].CLK
clk => reg_5[5].CLK
clk => reg_5[6].CLK
clk => reg_5[7].CLK
clk => reg_5[8].CLK
clk => reg_5[9].CLK
clk => reg_5[10].CLK
clk => reg_5[11].CLK
clk => reg_5[12].CLK
clk => reg_5[13].CLK
clk => reg_5[14].CLK
clk => reg_5[15].CLK
clk => reg_5[16].CLK
clk => reg_5[17].CLK
clk => reg_5[18].CLK
clk => reg_5[19].CLK
clk => reg_5[20].CLK
clk => reg_5[21].CLK
clk => reg_5[22].CLK
clk => reg_5[23].CLK
clk => reg_5[24].CLK
clk => reg_5[25].CLK
clk => reg_5[26].CLK
clk => reg_5[27].CLK
clk => reg_5[28].CLK
clk => reg_5[29].CLK
clk => reg_5[30].CLK
clk => reg_5[31].CLK
clk => reg_4[0].CLK
clk => reg_4[1].CLK
clk => reg_4[2].CLK
clk => reg_4[3].CLK
clk => reg_4[4].CLK
clk => reg_4[5].CLK
clk => reg_4[6].CLK
clk => reg_4[7].CLK
clk => reg_4[8].CLK
clk => reg_4[9].CLK
clk => reg_4[10].CLK
clk => reg_4[11].CLK
clk => reg_4[12].CLK
clk => reg_4[13].CLK
clk => reg_4[14].CLK
clk => reg_4[15].CLK
clk => reg_4[16].CLK
clk => reg_4[17].CLK
clk => reg_4[18].CLK
clk => reg_4[19].CLK
clk => reg_4[20].CLK
clk => reg_4[21].CLK
clk => reg_4[22].CLK
clk => reg_4[23].CLK
clk => reg_4[24].CLK
clk => reg_4[25].CLK
clk => reg_4[26].CLK
clk => reg_4[27].CLK
clk => reg_4[28].CLK
clk => reg_4[29].CLK
clk => reg_4[30].CLK
clk => reg_4[31].CLK
clk => reg_3[0].CLK
clk => reg_3[1].CLK
clk => reg_3[2].CLK
clk => reg_3[3].CLK
clk => reg_3[4].CLK
clk => reg_3[5].CLK
clk => reg_3[6].CLK
clk => reg_3[7].CLK
clk => reg_3[8].CLK
clk => reg_3[9].CLK
clk => reg_3[10].CLK
clk => reg_3[11].CLK
clk => reg_3[12].CLK
clk => reg_3[13].CLK
clk => reg_3[14].CLK
clk => reg_3[15].CLK
clk => reg_3[16].CLK
clk => reg_3[17].CLK
clk => reg_3[18].CLK
clk => reg_3[19].CLK
clk => reg_3[20].CLK
clk => reg_3[21].CLK
clk => reg_3[22].CLK
clk => reg_3[23].CLK
clk => reg_3[24].CLK
clk => reg_3[25].CLK
clk => reg_3[26].CLK
clk => reg_3[27].CLK
clk => reg_3[28].CLK
clk => reg_3[29].CLK
clk => reg_3[30].CLK
clk => reg_3[31].CLK
clk => reg_2[0].CLK
clk => reg_2[1].CLK
clk => reg_2[2].CLK
clk => reg_2[3].CLK
clk => reg_2[4].CLK
clk => reg_2[5].CLK
clk => reg_2[6].CLK
clk => reg_2[7].CLK
clk => reg_2[8].CLK
clk => reg_2[9].CLK
clk => reg_2[10].CLK
clk => reg_2[11].CLK
clk => reg_2[12].CLK
clk => reg_2[13].CLK
clk => reg_2[14].CLK
clk => reg_2[15].CLK
clk => reg_2[16].CLK
clk => reg_2[17].CLK
clk => reg_2[18].CLK
clk => reg_2[19].CLK
clk => reg_2[20].CLK
clk => reg_2[21].CLK
clk => reg_2[22].CLK
clk => reg_2[23].CLK
clk => reg_2[24].CLK
clk => reg_2[25].CLK
clk => reg_2[26].CLK
clk => reg_2[27].CLK
clk => reg_2[28].CLK
clk => reg_2[29].CLK
clk => reg_2[30].CLK
clk => reg_2[31].CLK
clk => reg_1[0].CLK
clk => reg_1[1].CLK
clk => reg_1[2].CLK
clk => reg_1[3].CLK
clk => reg_1[4].CLK
clk => reg_1[5].CLK
clk => reg_1[6].CLK
clk => reg_1[7].CLK
clk => reg_1[8].CLK
clk => reg_1[9].CLK
clk => reg_1[10].CLK
clk => reg_1[11].CLK
clk => reg_1[12].CLK
clk => reg_1[13].CLK
clk => reg_1[14].CLK
clk => reg_1[15].CLK
clk => reg_1[16].CLK
clk => reg_1[17].CLK
clk => reg_1[18].CLK
clk => reg_1[19].CLK
clk => reg_1[20].CLK
clk => reg_1[21].CLK
clk => reg_1[22].CLK
clk => reg_1[23].CLK
clk => reg_1[24].CLK
clk => reg_1[25].CLK
clk => reg_1[26].CLK
clk => reg_1[27].CLK
clk => reg_1[28].CLK
clk => reg_1[29].CLK
clk => reg_1[30].CLK
clk => reg_1[31].CLK
clk => reg_0[0].CLK
clk => reg_0[1].CLK
clk => reg_0[2].CLK
clk => reg_0[3].CLK
clk => reg_0[4].CLK
clk => reg_0[5].CLK
clk => reg_0[6].CLK
clk => reg_0[7].CLK
clk => reg_0[8].CLK
clk => reg_0[9].CLK
clk => reg_0[10].CLK
clk => reg_0[11].CLK
clk => reg_0[12].CLK
clk => reg_0[13].CLK
clk => reg_0[14].CLK
clk => reg_0[15].CLK
clk => reg_0[16].CLK
clk => reg_0[17].CLK
clk => reg_0[18].CLK
clk => reg_0[19].CLK
clk => reg_0[20].CLK
clk => reg_0[21].CLK
clk => reg_0[22].CLK
clk => reg_0[23].CLK
clk => reg_0[24].CLK
clk => reg_0[25].CLK
clk => reg_0[26].CLK
clk => reg_0[27].CLK
clk => reg_0[28].CLK
clk => reg_0[29].CLK
clk => reg_0[30].CLK
clk => reg_0[31].CLK
d[0] => Add0.IN35
d[0] => reg_0.DATAA
d[0] => Mux31.IN3
d[1] => Add0.IN34
d[1] => reg_0.DATAA
d[1] => Mux30.IN3
d[2] => Add0.IN33
d[2] => reg_0.DATAA
d[2] => Mux29.IN3
d[3] => Add0.IN32
d[3] => reg_0.DATAA
d[3] => Mux28.IN3
d[4] => Add0.IN31
d[4] => reg_0.DATAA
d[4] => Mux27.IN3
d[5] => Add0.IN30
d[5] => reg_0.DATAA
d[5] => Mux26.IN3
d[6] => Add0.IN29
d[6] => reg_0.DATAA
d[6] => Mux25.IN3
d[7] => Add0.IN28
d[7] => reg_0.DATAA
d[7] => Mux24.IN3
d[8] => Add0.IN27
d[8] => reg_0.DATAA
d[8] => Mux23.IN3
d[9] => Add0.IN26
d[9] => reg_0.DATAA
d[9] => Mux22.IN3
d[10] => Add0.IN25
d[10] => reg_0.DATAA
d[10] => Mux21.IN3
d[11] => Add0.IN24
d[11] => reg_0.DATAA
d[11] => Mux20.IN3
d[12] => Add0.IN23
d[12] => reg_0.DATAA
d[12] => Mux19.IN3
d[13] => Add0.IN22
d[13] => reg_0.DATAA
d[13] => Mux18.IN3
d[14] => Add0.IN21
d[14] => reg_0.DATAA
d[14] => Mux17.IN3
d[15] => Add0.IN20
d[15] => reg_0.DATAA
d[15] => Mux16.IN3
d[16] => Add0.IN19
d[16] => reg_0.DATAA
d[16] => Mux15.IN3
d[17] => Add0.IN18
d[17] => reg_0.DATAA
d[17] => Mux14.IN3
d[18] => Add0.IN17
d[18] => reg_0.DATAA
d[18] => Mux13.IN3
d[19] => Add0.IN16
d[19] => reg_0.DATAA
d[19] => Mux12.IN3
d[20] => Add0.IN15
d[20] => reg_0.DATAA
d[20] => Mux11.IN3
d[21] => Add0.IN14
d[21] => reg_0.DATAA
d[21] => Mux10.IN3
d[22] => Add0.IN13
d[22] => reg_0.DATAA
d[22] => Mux9.IN3
d[23] => Add0.IN12
d[23] => reg_0.DATAA
d[23] => Mux8.IN3
d[24] => Add0.IN11
d[24] => reg_0.DATAA
d[24] => Mux7.IN3
d[25] => Add0.IN10
d[25] => reg_0.DATAA
d[25] => Mux6.IN3
d[26] => Add0.IN9
d[26] => reg_0.DATAA
d[26] => Mux5.IN3
d[27] => Add0.IN8
d[27] => reg_0.DATAA
d[27] => Mux4.IN3
d[28] => Add0.IN7
d[28] => reg_0.DATAA
d[28] => Mux3.IN3
d[29] => Add0.IN6
d[29] => reg_0.DATAA
d[29] => Mux2.IN3
d[30] => Add0.IN5
d[30] => reg_0.DATAA
d[30] => Mux1.IN3
d[31] => Add0.IN1
d[31] => Add0.IN2
d[31] => Add0.IN3
d[31] => Add0.IN4
d[31] => reg_0.DATAA
d[31] => Mux0.IN3
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_div16[4].ENA
sclr => reg_div16[5].ENA
sclr => reg_div16[6].ENA
sclr => reg_div16[7].ENA
sclr => reg_div16[8].ENA
sclr => reg_div16[9].ENA
sclr => reg_div16[10].ENA
sclr => reg_div16[11].ENA
sclr => reg_div16[12].ENA
sclr => reg_div16[13].ENA
sclr => reg_div16[14].ENA
sclr => reg_div16[15].ENA
sclr => reg_div16[16].ENA
sclr => reg_div16[17].ENA
sclr => reg_div16[18].ENA
sclr => reg_div16[19].ENA
sclr => reg_div16[20].ENA
sclr => reg_div16[21].ENA
sclr => reg_div16[22].ENA
sclr => reg_div16[23].ENA
sclr => reg_div16[24].ENA
sclr => reg_div16[25].ENA
sclr => reg_div16[26].ENA
sclr => reg_div16[27].ENA
sclr => reg_div16[28].ENA
sclr => reg_div16[29].ENA
sclr => reg_div16[30].ENA
sclr => reg_div16[31].ENA
sclr => reg_div16[32].ENA
sclr => reg_div16[33].ENA
sclr => reg_div16[34].ENA
sclr => reg_div16[35].ENA
sclr => reg_div8[0].ENA
sclr => reg_div8[1].ENA
sclr => reg_div8[2].ENA
sclr => reg_div8[3].ENA
sclr => reg_div8[4].ENA
sclr => reg_div8[5].ENA
sclr => reg_div8[6].ENA
sclr => reg_div8[7].ENA
sclr => reg_div8[8].ENA
sclr => reg_div8[9].ENA
sclr => reg_div8[10].ENA
sclr => reg_div8[11].ENA
sclr => reg_div8[12].ENA
sclr => reg_div8[13].ENA
sclr => reg_div8[14].ENA
sclr => reg_div8[15].ENA
sclr => reg_div8[16].ENA
sclr => reg_div8[17].ENA
sclr => reg_div8[18].ENA
sclr => reg_div8[19].ENA
sclr => reg_div8[20].ENA
sclr => reg_div8[21].ENA
sclr => reg_div8[22].ENA
sclr => reg_div8[23].ENA
sclr => reg_div8[24].ENA
sclr => reg_div8[25].ENA
sclr => reg_div8[26].ENA
sclr => reg_div8[27].ENA
sclr => reg_div8[28].ENA
sclr => reg_div8[29].ENA
sclr => reg_div8[30].ENA
sclr => reg_div8[31].ENA
sclr => reg_div8[32].ENA
sclr => reg_div8[33].ENA
sclr => reg_div8[34].ENA
sclr => reg_div8[35].ENA
sclr => reg_div8[36].ENA
sclr => reg_div8[37].ENA
sclr => reg_div4[0].ENA
sclr => reg_div4[1].ENA
sclr => reg_div4[2].ENA
sclr => reg_div4[3].ENA
sclr => reg_div4[4].ENA
sclr => reg_div4[5].ENA
sclr => reg_div4[6].ENA
sclr => reg_div4[7].ENA
sclr => reg_div4[8].ENA
sclr => reg_div4[9].ENA
sclr => reg_div4[10].ENA
sclr => reg_div4[11].ENA
sclr => reg_div4[12].ENA
sclr => reg_div4[13].ENA
sclr => reg_div4[14].ENA
sclr => reg_div4[15].ENA
sclr => reg_div4[16].ENA
sclr => reg_div4[17].ENA
sclr => reg_div4[18].ENA
sclr => reg_div4[19].ENA
sclr => reg_div4[20].ENA
sclr => reg_div4[21].ENA
sclr => reg_div4[22].ENA
sclr => reg_div4[23].ENA
sclr => reg_div4[24].ENA
sclr => reg_div4[25].ENA
sclr => reg_div4[26].ENA
sclr => reg_div4[27].ENA
sclr => reg_div4[28].ENA
sclr => reg_div4[29].ENA
sclr => reg_div4[30].ENA
sclr => reg_div4[31].ENA
sclr => reg_div4[32].ENA
sclr => reg_div4[33].ENA
sclr => reg_div4[34].ENA
sclr => reg_div4[35].ENA
sclr => reg_div4[36].ENA
sclr => reg_div2[0].ENA
sclr => reg_div2[1].ENA
sclr => reg_div2[2].ENA
sclr => reg_div2[3].ENA
sclr => reg_div2[4].ENA
sclr => reg_div2[5].ENA
sclr => reg_div2[6].ENA
sclr => reg_div2[7].ENA
sclr => reg_div2[8].ENA
sclr => reg_div2[9].ENA
sclr => reg_div2[10].ENA
sclr => reg_div2[11].ENA
sclr => reg_div2[12].ENA
sclr => reg_div2[13].ENA
sclr => reg_div2[14].ENA
sclr => reg_div2[15].ENA
sclr => reg_div2[16].ENA
sclr => reg_div2[17].ENA
sclr => reg_div2[18].ENA
sclr => reg_div2[19].ENA
sclr => reg_div2[20].ENA
sclr => reg_div2[21].ENA
sclr => reg_div2[22].ENA
sclr => reg_div2[23].ENA
sclr => reg_div2[24].ENA
sclr => reg_div2[25].ENA
sclr => reg_div2[26].ENA
sclr => reg_div2[27].ENA
sclr => reg_div2[28].ENA
sclr => reg_div2[29].ENA
sclr => reg_div2[30].ENA
sclr => reg_div2[31].ENA
sclr => reg_div2[32].ENA
sclr => reg_div2[33].ENA
sclr => reg_div2[34].ENA
q[0] <= reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= reg_q[31].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|config_shift_register:mem0|lfsr:noise
out32[0] <= out32hold[0].DB_MAX_OUTPUT_PORT_TYPE
out32[1] <= out32hold[1].DB_MAX_OUTPUT_PORT_TYPE
out32[2] <= out32hold[2].DB_MAX_OUTPUT_PORT_TYPE
out32[3] <= out32hold[3].DB_MAX_OUTPUT_PORT_TYPE
out32[4] <= out32hold[4].DB_MAX_OUTPUT_PORT_TYPE
out32[5] <= out32hold[5].DB_MAX_OUTPUT_PORT_TYPE
out32[6] <= out32hold[6].DB_MAX_OUTPUT_PORT_TYPE
out32[7] <= out32hold[7].DB_MAX_OUTPUT_PORT_TYPE
out32[8] <= out32hold[8].DB_MAX_OUTPUT_PORT_TYPE
out32[9] <= out32hold[9].DB_MAX_OUTPUT_PORT_TYPE
out32[10] <= out32hold[10].DB_MAX_OUTPUT_PORT_TYPE
out32[11] <= out32hold[11].DB_MAX_OUTPUT_PORT_TYPE
out32[12] <= out32hold[12].DB_MAX_OUTPUT_PORT_TYPE
out32[13] <= out32hold[13].DB_MAX_OUTPUT_PORT_TYPE
out32[14] <= out32hold[14].DB_MAX_OUTPUT_PORT_TYPE
out32[15] <= out32hold[15].DB_MAX_OUTPUT_PORT_TYPE
out32[16] <= out32hold[16].DB_MAX_OUTPUT_PORT_TYPE
out32[17] <= out32hold[17].DB_MAX_OUTPUT_PORT_TYPE
out32[18] <= out32hold[18].DB_MAX_OUTPUT_PORT_TYPE
out32[19] <= out32hold[19].DB_MAX_OUTPUT_PORT_TYPE
out32[20] <= out32hold[20].DB_MAX_OUTPUT_PORT_TYPE
out32[21] <= out32hold[21].DB_MAX_OUTPUT_PORT_TYPE
out32[22] <= out32hold[22].DB_MAX_OUTPUT_PORT_TYPE
out32[23] <= out32hold[23].DB_MAX_OUTPUT_PORT_TYPE
out32[24] <= out32hold[24].DB_MAX_OUTPUT_PORT_TYPE
out32[25] <= out32hold[25].DB_MAX_OUTPUT_PORT_TYPE
out32[26] <= out32hold[26].DB_MAX_OUTPUT_PORT_TYPE
out32[27] <= out32hold[27].DB_MAX_OUTPUT_PORT_TYPE
out32[28] <= out32hold[28].DB_MAX_OUTPUT_PORT_TYPE
out32[29] <= out32hold[29].DB_MAX_OUTPUT_PORT_TYPE
out32[30] <= out32hold[30].DB_MAX_OUTPUT_PORT_TYPE
out32[31] <= out32hold[31].DB_MAX_OUTPUT_PORT_TYPE
data[0] => out.DATAB
data[0] => out.DATAB
data[1] => out.DATAB
data[1] => out.DATAB
data[2] => out.DATAB
data[2] => out.DATAB
data[3] => out.DATAB
data[3] => out.DATAB
data[4] => out.DATAB
data[4] => out.DATAB
data[5] => out.DATAB
data[5] => out.DATAB
data[6] => out.DATAB
data[6] => out.DATAB
data[7] => out.DATAB
data[7] => out.DATAB
data[8] => out.DATAB
data[8] => out.DATAB
data[9] => out.DATAB
data[9] => out.DATAB
data[10] => out.DATAB
data[10] => out.DATAB
data[11] => out.DATAB
data[11] => out.DATAB
data[12] => out.DATAB
data[12] => out.DATAB
data[13] => out.DATAB
data[13] => out.DATAB
data[14] => out.DATAB
data[14] => out.DATAB
data[15] => out.DATAB
data[15] => out.DATAB
data[16] => out.DATAB
data[16] => out.DATAB
data[17] => out.DATAB
data[17] => out.DATAB
data[18] => out.DATAB
data[18] => out.DATAB
data[19] => out.DATAB
data[19] => out.DATAB
data[20] => out.DATAB
data[20] => out.DATAB
data[21] => out.DATAB
data[21] => out.DATAB
data[22] => out.DATAB
data[22] => out.DATAB
data[23] => out.DATAB
data[23] => out.DATAB
data[24] => out.DATAB
data[24] => out.DATAB
data[25] => out.DATAB
data[25] => out.DATAB
data[26] => out.DATAB
data[26] => out.DATAB
data[27] => out.DATAB
data[27] => out.DATAB
data[28] => out.DATAB
data[28] => out.DATAB
data[29] => out.DATAB
data[29] => out.DATAB
data[30] => out.DATAB
data[30] => out.DATAB
data[31] => out.DATAB
data[31] => out.DATAB
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
a_clk => out32hold[0].CLK
a_clk => out32hold[1].CLK
a_clk => out32hold[2].CLK
a_clk => out32hold[3].CLK
a_clk => out32hold[4].CLK
a_clk => out32hold[5].CLK
a_clk => out32hold[6].CLK
a_clk => out32hold[7].CLK
a_clk => out32hold[8].CLK
a_clk => out32hold[9].CLK
a_clk => out32hold[10].CLK
a_clk => out32hold[11].CLK
a_clk => out32hold[12].CLK
a_clk => out32hold[13].CLK
a_clk => out32hold[14].CLK
a_clk => out32hold[15].CLK
a_clk => out32hold[16].CLK
a_clk => out32hold[17].CLK
a_clk => out32hold[18].CLK
a_clk => out32hold[19].CLK
a_clk => out32hold[20].CLK
a_clk => out32hold[21].CLK
a_clk => out32hold[22].CLK
a_clk => out32hold[23].CLK
a_clk => out32hold[24].CLK
a_clk => out32hold[25].CLK
a_clk => out32hold[26].CLK
a_clk => out32hold[27].CLK
a_clk => out32hold[28].CLK
a_clk => out32hold[29].CLK
a_clk => out32hold[30].CLK
a_clk => out32hold[31].CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => out[14].CLK
clk => out[15].CLK
clk => out[16].CLK
clk => out[17].CLK
clk => out[18].CLK
clk => out[19].CLK
clk => out[20].CLK
clk => out[21].CLK
clk => out[22].CLK
clk => out[23].CLK
clk => out[24].CLK
clk => out[25].CLK
clk => out[26].CLK
clk => out[27].CLK
clk => out[28].CLK
clk => out[29].CLK
clk => out[30].CLK
clk => out[31].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|adc_mic_lcd|config_shift_register:mem1
clk => clk.IN3
reset_n => cnt_clr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => rd_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => wr_ptr.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => d.OUTPUTSELECT
reset_n => rden.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => trig_state.OUTPUTSELECT
reset_n => ram_4096_32bit:shift_reg_ram.aclr
reset_n => _.IN1
reset_n => _.IN1
reset_n => d[6].ENA
reset_n => d[5].ENA
reset_n => d[4].ENA
reset_n => d[3].ENA
reset_n => d[2].ENA
reset_n => d[1].ENA
reset_n => d[0].ENA
reset_n => rden.ENA
reset_n => d[7].ENA
reset_n => d[8].ENA
reset_n => d[9].ENA
reset_n => d[10].ENA
reset_n => d[11].ENA
reset_n => d[12].ENA
reset_n => d[13].ENA
reset_n => d[14].ENA
reset_n => d[15].ENA
reset_n => d[16].ENA
reset_n => d[17].ENA
reset_n => d[18].ENA
reset_n => d[19].ENA
reset_n => d[20].ENA
reset_n => d[21].ENA
reset_n => d[22].ENA
reset_n => d[23].ENA
reset_n => d[24].ENA
reset_n => d[25].ENA
reset_n => d[26].ENA
reset_n => d[27].ENA
reset_n => d[28].ENA
reset_n => d[29].ENA
reset_n => d[30].ENA
reset_n => d[31].ENA
reset_n => wr_ptr[0].ENA
reset_n => wr_ptr[1].ENA
reset_n => wr_ptr[2].ENA
reset_n => wr_ptr[3].ENA
reset_n => wr_ptr[4].ENA
reset_n => wr_ptr[5].ENA
reset_n => wr_ptr[6].ENA
reset_n => wr_ptr[7].ENA
reset_n => wr_ptr[8].ENA
reset_n => wr_ptr[9].ENA
reset_n => wr_ptr[10].ENA
reset_n => rd_ptr[0].ENA
reset_n => rd_ptr[1].ENA
reset_n => rd_ptr[2].ENA
reset_n => rd_ptr[3].ENA
reset_n => rd_ptr[4].ENA
reset_n => rd_ptr[5].ENA
reset_n => rd_ptr[6].ENA
reset_n => rd_ptr[7].ENA
reset_n => rd_ptr[8].ENA
reset_n => rd_ptr[9].ENA
reset_n => rd_ptr[10].ENA
reset_n => cnt_clr.ENA
m_clk => m_clk.IN1
seed_val[0] => seed_val[0].IN1
seed_val[1] => seed_val[1].IN1
seed_val[2] => seed_val[2].IN1
seed_val[3] => seed_val[3].IN1
seed_val[4] => seed_val[4].IN1
seed_val[5] => seed_val[5].IN1
seed_val[6] => seed_val[6].IN1
seed_val[7] => seed_val[7].IN1
seed_val[8] => seed_val[8].IN1
seed_val[9] => seed_val[9].IN1
seed_val[10] => seed_val[10].IN1
seed_val[11] => seed_val[11].IN1
seed_val[12] => seed_val[12].IN1
seed_val[13] => seed_val[13].IN1
seed_val[14] => seed_val[14].IN1
seed_val[15] => seed_val[15].IN1
seed_val[16] => seed_val[16].IN1
seed_val[17] => seed_val[17].IN1
seed_val[18] => seed_val[18].IN1
seed_val[19] => seed_val[19].IN1
seed_val[20] => seed_val[20].IN1
seed_val[21] => seed_val[21].IN1
seed_val[22] => seed_val[22].IN1
seed_val[23] => seed_val[23].IN1
seed_val[24] => seed_val[24].IN1
seed_val[25] => seed_val[25].IN1
seed_val[26] => seed_val[26].IN1
seed_val[27] => seed_val[27].IN1
seed_val[28] => seed_val[28].IN1
seed_val[29] => seed_val[29].IN1
seed_val[30] => seed_val[30].IN1
seed_val[31] => seed_val[31].IN1
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
octave[0] => ShiftRight0.IN3
octave[1] => ShiftRight0.IN2
trig => trig.IN1
shift_register_length[0] => ShiftRight0.IN13
shift_register_length[1] => ShiftRight0.IN12
shift_register_length[2] => ShiftRight0.IN11
shift_register_length[3] => ShiftRight0.IN10
shift_register_length[4] => ShiftRight0.IN9
shift_register_length[5] => ShiftRight0.IN8
shift_register_length[6] => ShiftRight0.IN7
shift_register_length[7] => ShiftRight0.IN6
shift_register_length[8] => ShiftRight0.IN5
shift_register_length[9] => ShiftRight0.IN4
qout[0] <= filter:filt0.q
qout[1] <= filter:filt0.q
qout[2] <= filter:filt0.q
qout[3] <= filter:filt0.q
qout[4] <= filter:filt0.q
qout[5] <= filter:filt0.q
qout[6] <= filter:filt0.q
qout[7] <= filter:filt0.q
qout[8] <= filter:filt0.q
qout[9] <= filter:filt0.q
qout[10] <= filter:filt0.q
qout[11] <= filter:filt0.q
qout[12] <= filter:filt0.q
qout[13] <= filter:filt0.q
qout[14] <= filter:filt0.q
qout[15] <= filter:filt0.q
qout[16] <= filter:filt0.q
qout[17] <= filter:filt0.q
qout[18] <= filter:filt0.q
qout[19] <= filter:filt0.q
qout[20] <= filter:filt0.q
qout[21] <= filter:filt0.q
qout[22] <= filter:filt0.q
qout[23] <= filter:filt0.q
qout[24] <= filter:filt0.q
qout[25] <= filter:filt0.q
qout[26] <= filter:filt0.q
qout[27] <= filter:filt0.q
qout[28] <= filter:filt0.q
qout[29] <= filter:filt0.q
qout[30] <= filter:filt0.q
qout[31] <= filter:filt0.q


|adc_mic_lcd|config_shift_register:mem1|input_debounce:mem_db
clk => PB_state~reg0.CLK
clk => PB_cnt[0].CLK
clk => PB_cnt[1].CLK
clk => PB_cnt[2].CLK
clk => PB_sync_1.CLK
clk => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_down <= PB_down.DB_MAX_OUTPUT_PORT_TYPE
PB_up <= PB_up.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|config_shift_register:mem1|varcnt:mem_cnt
clock => clock.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q


|adc_mic_lcd|config_shift_register:mem1|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component
clock => cntr_2kh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_2kh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2kh:auto_generated.q[0]
q[1] <= cntr_2kh:auto_generated.q[1]
q[2] <= cntr_2kh:auto_generated.q[2]
q[3] <= cntr_2kh:auto_generated.q[3]
q[4] <= cntr_2kh:auto_generated.q[4]
q[5] <= cntr_2kh:auto_generated.q[5]
q[6] <= cntr_2kh:auto_generated.q[6]
q[7] <= cntr_2kh:auto_generated.q[7]
q[8] <= cntr_2kh:auto_generated.q[8]
q[9] <= cntr_2kh:auto_generated.q[9]
q[10] <= cntr_2kh:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|adc_mic_lcd|config_shift_register:mem1|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component|cntr_2kh:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adc_mic_lcd|config_shift_register:mem1|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|config_shift_register:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_1fr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1fr1:auto_generated.rden_b
data_a[0] => altsyncram_1fr1:auto_generated.data_a[0]
data_a[1] => altsyncram_1fr1:auto_generated.data_a[1]
data_a[2] => altsyncram_1fr1:auto_generated.data_a[2]
data_a[3] => altsyncram_1fr1:auto_generated.data_a[3]
data_a[4] => altsyncram_1fr1:auto_generated.data_a[4]
data_a[5] => altsyncram_1fr1:auto_generated.data_a[5]
data_a[6] => altsyncram_1fr1:auto_generated.data_a[6]
data_a[7] => altsyncram_1fr1:auto_generated.data_a[7]
data_a[8] => altsyncram_1fr1:auto_generated.data_a[8]
data_a[9] => altsyncram_1fr1:auto_generated.data_a[9]
data_a[10] => altsyncram_1fr1:auto_generated.data_a[10]
data_a[11] => altsyncram_1fr1:auto_generated.data_a[11]
data_a[12] => altsyncram_1fr1:auto_generated.data_a[12]
data_a[13] => altsyncram_1fr1:auto_generated.data_a[13]
data_a[14] => altsyncram_1fr1:auto_generated.data_a[14]
data_a[15] => altsyncram_1fr1:auto_generated.data_a[15]
data_a[16] => altsyncram_1fr1:auto_generated.data_a[16]
data_a[17] => altsyncram_1fr1:auto_generated.data_a[17]
data_a[18] => altsyncram_1fr1:auto_generated.data_a[18]
data_a[19] => altsyncram_1fr1:auto_generated.data_a[19]
data_a[20] => altsyncram_1fr1:auto_generated.data_a[20]
data_a[21] => altsyncram_1fr1:auto_generated.data_a[21]
data_a[22] => altsyncram_1fr1:auto_generated.data_a[22]
data_a[23] => altsyncram_1fr1:auto_generated.data_a[23]
data_a[24] => altsyncram_1fr1:auto_generated.data_a[24]
data_a[25] => altsyncram_1fr1:auto_generated.data_a[25]
data_a[26] => altsyncram_1fr1:auto_generated.data_a[26]
data_a[27] => altsyncram_1fr1:auto_generated.data_a[27]
data_a[28] => altsyncram_1fr1:auto_generated.data_a[28]
data_a[29] => altsyncram_1fr1:auto_generated.data_a[29]
data_a[30] => altsyncram_1fr1:auto_generated.data_a[30]
data_a[31] => altsyncram_1fr1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_1fr1:auto_generated.address_a[0]
address_a[1] => altsyncram_1fr1:auto_generated.address_a[1]
address_a[2] => altsyncram_1fr1:auto_generated.address_a[2]
address_a[3] => altsyncram_1fr1:auto_generated.address_a[3]
address_a[4] => altsyncram_1fr1:auto_generated.address_a[4]
address_a[5] => altsyncram_1fr1:auto_generated.address_a[5]
address_a[6] => altsyncram_1fr1:auto_generated.address_a[6]
address_a[7] => altsyncram_1fr1:auto_generated.address_a[7]
address_a[8] => altsyncram_1fr1:auto_generated.address_a[8]
address_a[9] => altsyncram_1fr1:auto_generated.address_a[9]
address_a[10] => altsyncram_1fr1:auto_generated.address_a[10]
address_a[11] => altsyncram_1fr1:auto_generated.address_a[11]
address_b[0] => altsyncram_1fr1:auto_generated.address_b[0]
address_b[1] => altsyncram_1fr1:auto_generated.address_b[1]
address_b[2] => altsyncram_1fr1:auto_generated.address_b[2]
address_b[3] => altsyncram_1fr1:auto_generated.address_b[3]
address_b[4] => altsyncram_1fr1:auto_generated.address_b[4]
address_b[5] => altsyncram_1fr1:auto_generated.address_b[5]
address_b[6] => altsyncram_1fr1:auto_generated.address_b[6]
address_b[7] => altsyncram_1fr1:auto_generated.address_b[7]
address_b[8] => altsyncram_1fr1:auto_generated.address_b[8]
address_b[9] => altsyncram_1fr1:auto_generated.address_b[9]
address_b[10] => altsyncram_1fr1:auto_generated.address_b[10]
address_b[11] => altsyncram_1fr1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1fr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1fr1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_1fr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1fr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1fr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1fr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1fr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1fr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1fr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1fr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1fr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1fr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1fr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1fr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1fr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1fr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1fr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1fr1:auto_generated.q_b[15]
q_b[16] <= altsyncram_1fr1:auto_generated.q_b[16]
q_b[17] <= altsyncram_1fr1:auto_generated.q_b[17]
q_b[18] <= altsyncram_1fr1:auto_generated.q_b[18]
q_b[19] <= altsyncram_1fr1:auto_generated.q_b[19]
q_b[20] <= altsyncram_1fr1:auto_generated.q_b[20]
q_b[21] <= altsyncram_1fr1:auto_generated.q_b[21]
q_b[22] <= altsyncram_1fr1:auto_generated.q_b[22]
q_b[23] <= altsyncram_1fr1:auto_generated.q_b[23]
q_b[24] <= altsyncram_1fr1:auto_generated.q_b[24]
q_b[25] <= altsyncram_1fr1:auto_generated.q_b[25]
q_b[26] <= altsyncram_1fr1:auto_generated.q_b[26]
q_b[27] <= altsyncram_1fr1:auto_generated.q_b[27]
q_b[28] <= altsyncram_1fr1:auto_generated.q_b[28]
q_b[29] <= altsyncram_1fr1:auto_generated.q_b[29]
q_b[30] <= altsyncram_1fr1:auto_generated.q_b[30]
q_b[31] <= altsyncram_1fr1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|config_shift_register:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_1fr1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adc_mic_lcd|config_shift_register:mem1|filter:filt0
filt_sel[0] => Mux0.IN2
filt_sel[0] => Mux1.IN2
filt_sel[0] => Mux2.IN2
filt_sel[0] => Mux3.IN2
filt_sel[0] => Mux4.IN2
filt_sel[0] => Mux5.IN2
filt_sel[0] => Mux6.IN2
filt_sel[0] => Mux7.IN2
filt_sel[0] => Mux8.IN2
filt_sel[0] => Mux9.IN2
filt_sel[0] => Mux10.IN2
filt_sel[0] => Mux11.IN2
filt_sel[0] => Mux12.IN2
filt_sel[0] => Mux13.IN2
filt_sel[0] => Mux14.IN2
filt_sel[0] => Mux15.IN2
filt_sel[0] => Mux16.IN2
filt_sel[0] => Mux17.IN2
filt_sel[0] => Mux18.IN2
filt_sel[0] => Mux19.IN2
filt_sel[0] => Mux20.IN2
filt_sel[0] => Mux21.IN2
filt_sel[0] => Mux22.IN2
filt_sel[0] => Mux23.IN2
filt_sel[0] => Mux24.IN2
filt_sel[0] => Mux25.IN2
filt_sel[0] => Mux26.IN2
filt_sel[0] => Mux27.IN2
filt_sel[0] => Mux28.IN2
filt_sel[0] => Mux29.IN2
filt_sel[0] => Mux30.IN2
filt_sel[0] => Mux31.IN2
filt_sel[1] => Mux0.IN1
filt_sel[1] => Mux1.IN1
filt_sel[1] => Mux2.IN1
filt_sel[1] => Mux3.IN1
filt_sel[1] => Mux4.IN1
filt_sel[1] => Mux5.IN1
filt_sel[1] => Mux6.IN1
filt_sel[1] => Mux7.IN1
filt_sel[1] => Mux8.IN1
filt_sel[1] => Mux9.IN1
filt_sel[1] => Mux10.IN1
filt_sel[1] => Mux11.IN1
filt_sel[1] => Mux12.IN1
filt_sel[1] => Mux13.IN1
filt_sel[1] => Mux14.IN1
filt_sel[1] => Mux15.IN1
filt_sel[1] => Mux16.IN1
filt_sel[1] => Mux17.IN1
filt_sel[1] => Mux18.IN1
filt_sel[1] => Mux19.IN1
filt_sel[1] => Mux20.IN1
filt_sel[1] => Mux21.IN1
filt_sel[1] => Mux22.IN1
filt_sel[1] => Mux23.IN1
filt_sel[1] => Mux24.IN1
filt_sel[1] => Mux25.IN1
filt_sel[1] => Mux26.IN1
filt_sel[1] => Mux27.IN1
filt_sel[1] => Mux28.IN1
filt_sel[1] => Mux29.IN1
filt_sel[1] => Mux30.IN1
filt_sel[1] => Mux31.IN1
filt_sel[2] => Mux0.IN0
filt_sel[2] => Mux1.IN0
filt_sel[2] => Mux2.IN0
filt_sel[2] => Mux3.IN0
filt_sel[2] => Mux4.IN0
filt_sel[2] => Mux5.IN0
filt_sel[2] => Mux6.IN0
filt_sel[2] => Mux7.IN0
filt_sel[2] => Mux8.IN0
filt_sel[2] => Mux9.IN0
filt_sel[2] => Mux10.IN0
filt_sel[2] => Mux11.IN0
filt_sel[2] => Mux12.IN0
filt_sel[2] => Mux13.IN0
filt_sel[2] => Mux14.IN0
filt_sel[2] => Mux15.IN0
filt_sel[2] => Mux16.IN0
filt_sel[2] => Mux17.IN0
filt_sel[2] => Mux18.IN0
filt_sel[2] => Mux19.IN0
filt_sel[2] => Mux20.IN0
filt_sel[2] => Mux21.IN0
filt_sel[2] => Mux22.IN0
filt_sel[2] => Mux23.IN0
filt_sel[2] => Mux24.IN0
filt_sel[2] => Mux25.IN0
filt_sel[2] => Mux26.IN0
filt_sel[2] => Mux27.IN0
filt_sel[2] => Mux28.IN0
filt_sel[2] => Mux29.IN0
filt_sel[2] => Mux30.IN0
filt_sel[2] => Mux31.IN0
clk => reg_q[0].CLK
clk => reg_q[1].CLK
clk => reg_q[2].CLK
clk => reg_q[3].CLK
clk => reg_q[4].CLK
clk => reg_q[5].CLK
clk => reg_q[6].CLK
clk => reg_q[7].CLK
clk => reg_q[8].CLK
clk => reg_q[9].CLK
clk => reg_q[10].CLK
clk => reg_q[11].CLK
clk => reg_q[12].CLK
clk => reg_q[13].CLK
clk => reg_q[14].CLK
clk => reg_q[15].CLK
clk => reg_q[16].CLK
clk => reg_q[17].CLK
clk => reg_q[18].CLK
clk => reg_q[19].CLK
clk => reg_q[20].CLK
clk => reg_q[21].CLK
clk => reg_q[22].CLK
clk => reg_q[23].CLK
clk => reg_q[24].CLK
clk => reg_q[25].CLK
clk => reg_q[26].CLK
clk => reg_q[27].CLK
clk => reg_q[28].CLK
clk => reg_q[29].CLK
clk => reg_q[30].CLK
clk => reg_q[31].CLK
clk => reg_div16[4].CLK
clk => reg_div16[5].CLK
clk => reg_div16[6].CLK
clk => reg_div16[7].CLK
clk => reg_div16[8].CLK
clk => reg_div16[9].CLK
clk => reg_div16[10].CLK
clk => reg_div16[11].CLK
clk => reg_div16[12].CLK
clk => reg_div16[13].CLK
clk => reg_div16[14].CLK
clk => reg_div16[15].CLK
clk => reg_div16[16].CLK
clk => reg_div16[17].CLK
clk => reg_div16[18].CLK
clk => reg_div16[19].CLK
clk => reg_div16[20].CLK
clk => reg_div16[21].CLK
clk => reg_div16[22].CLK
clk => reg_div16[23].CLK
clk => reg_div16[24].CLK
clk => reg_div16[25].CLK
clk => reg_div16[26].CLK
clk => reg_div16[27].CLK
clk => reg_div16[28].CLK
clk => reg_div16[29].CLK
clk => reg_div16[30].CLK
clk => reg_div16[31].CLK
clk => reg_div16[32].CLK
clk => reg_div16[33].CLK
clk => reg_div16[34].CLK
clk => reg_div16[35].CLK
clk => reg_div8[0].CLK
clk => reg_div8[1].CLK
clk => reg_div8[2].CLK
clk => reg_div8[3].CLK
clk => reg_div8[4].CLK
clk => reg_div8[5].CLK
clk => reg_div8[6].CLK
clk => reg_div8[7].CLK
clk => reg_div8[8].CLK
clk => reg_div8[9].CLK
clk => reg_div8[10].CLK
clk => reg_div8[11].CLK
clk => reg_div8[12].CLK
clk => reg_div8[13].CLK
clk => reg_div8[14].CLK
clk => reg_div8[15].CLK
clk => reg_div8[16].CLK
clk => reg_div8[17].CLK
clk => reg_div8[18].CLK
clk => reg_div8[19].CLK
clk => reg_div8[20].CLK
clk => reg_div8[21].CLK
clk => reg_div8[22].CLK
clk => reg_div8[23].CLK
clk => reg_div8[24].CLK
clk => reg_div8[25].CLK
clk => reg_div8[26].CLK
clk => reg_div8[27].CLK
clk => reg_div8[28].CLK
clk => reg_div8[29].CLK
clk => reg_div8[30].CLK
clk => reg_div8[31].CLK
clk => reg_div8[32].CLK
clk => reg_div8[33].CLK
clk => reg_div8[34].CLK
clk => reg_div8[35].CLK
clk => reg_div8[36].CLK
clk => reg_div8[37].CLK
clk => reg_div4[0].CLK
clk => reg_div4[1].CLK
clk => reg_div4[2].CLK
clk => reg_div4[3].CLK
clk => reg_div4[4].CLK
clk => reg_div4[5].CLK
clk => reg_div4[6].CLK
clk => reg_div4[7].CLK
clk => reg_div4[8].CLK
clk => reg_div4[9].CLK
clk => reg_div4[10].CLK
clk => reg_div4[11].CLK
clk => reg_div4[12].CLK
clk => reg_div4[13].CLK
clk => reg_div4[14].CLK
clk => reg_div4[15].CLK
clk => reg_div4[16].CLK
clk => reg_div4[17].CLK
clk => reg_div4[18].CLK
clk => reg_div4[19].CLK
clk => reg_div4[20].CLK
clk => reg_div4[21].CLK
clk => reg_div4[22].CLK
clk => reg_div4[23].CLK
clk => reg_div4[24].CLK
clk => reg_div4[25].CLK
clk => reg_div4[26].CLK
clk => reg_div4[27].CLK
clk => reg_div4[28].CLK
clk => reg_div4[29].CLK
clk => reg_div4[30].CLK
clk => reg_div4[31].CLK
clk => reg_div4[32].CLK
clk => reg_div4[33].CLK
clk => reg_div4[34].CLK
clk => reg_div4[35].CLK
clk => reg_div4[36].CLK
clk => reg_div2[0].CLK
clk => reg_div2[1].CLK
clk => reg_div2[2].CLK
clk => reg_div2[3].CLK
clk => reg_div2[4].CLK
clk => reg_div2[5].CLK
clk => reg_div2[6].CLK
clk => reg_div2[7].CLK
clk => reg_div2[8].CLK
clk => reg_div2[9].CLK
clk => reg_div2[10].CLK
clk => reg_div2[11].CLK
clk => reg_div2[12].CLK
clk => reg_div2[13].CLK
clk => reg_div2[14].CLK
clk => reg_div2[15].CLK
clk => reg_div2[16].CLK
clk => reg_div2[17].CLK
clk => reg_div2[18].CLK
clk => reg_div2[19].CLK
clk => reg_div2[20].CLK
clk => reg_div2[21].CLK
clk => reg_div2[22].CLK
clk => reg_div2[23].CLK
clk => reg_div2[24].CLK
clk => reg_div2[25].CLK
clk => reg_div2[26].CLK
clk => reg_div2[27].CLK
clk => reg_div2[28].CLK
clk => reg_div2[29].CLK
clk => reg_div2[30].CLK
clk => reg_div2[31].CLK
clk => reg_div2[32].CLK
clk => reg_div2[33].CLK
clk => reg_div2[34].CLK
clk => reg_14[0].CLK
clk => reg_14[1].CLK
clk => reg_14[2].CLK
clk => reg_14[3].CLK
clk => reg_14[4].CLK
clk => reg_14[5].CLK
clk => reg_14[6].CLK
clk => reg_14[7].CLK
clk => reg_14[8].CLK
clk => reg_14[9].CLK
clk => reg_14[10].CLK
clk => reg_14[11].CLK
clk => reg_14[12].CLK
clk => reg_14[13].CLK
clk => reg_14[14].CLK
clk => reg_14[15].CLK
clk => reg_14[16].CLK
clk => reg_14[17].CLK
clk => reg_14[18].CLK
clk => reg_14[19].CLK
clk => reg_14[20].CLK
clk => reg_14[21].CLK
clk => reg_14[22].CLK
clk => reg_14[23].CLK
clk => reg_14[24].CLK
clk => reg_14[25].CLK
clk => reg_14[26].CLK
clk => reg_14[27].CLK
clk => reg_14[28].CLK
clk => reg_14[29].CLK
clk => reg_14[30].CLK
clk => reg_14[31].CLK
clk => reg_13[0].CLK
clk => reg_13[1].CLK
clk => reg_13[2].CLK
clk => reg_13[3].CLK
clk => reg_13[4].CLK
clk => reg_13[5].CLK
clk => reg_13[6].CLK
clk => reg_13[7].CLK
clk => reg_13[8].CLK
clk => reg_13[9].CLK
clk => reg_13[10].CLK
clk => reg_13[11].CLK
clk => reg_13[12].CLK
clk => reg_13[13].CLK
clk => reg_13[14].CLK
clk => reg_13[15].CLK
clk => reg_13[16].CLK
clk => reg_13[17].CLK
clk => reg_13[18].CLK
clk => reg_13[19].CLK
clk => reg_13[20].CLK
clk => reg_13[21].CLK
clk => reg_13[22].CLK
clk => reg_13[23].CLK
clk => reg_13[24].CLK
clk => reg_13[25].CLK
clk => reg_13[26].CLK
clk => reg_13[27].CLK
clk => reg_13[28].CLK
clk => reg_13[29].CLK
clk => reg_13[30].CLK
clk => reg_13[31].CLK
clk => reg_12[0].CLK
clk => reg_12[1].CLK
clk => reg_12[2].CLK
clk => reg_12[3].CLK
clk => reg_12[4].CLK
clk => reg_12[5].CLK
clk => reg_12[6].CLK
clk => reg_12[7].CLK
clk => reg_12[8].CLK
clk => reg_12[9].CLK
clk => reg_12[10].CLK
clk => reg_12[11].CLK
clk => reg_12[12].CLK
clk => reg_12[13].CLK
clk => reg_12[14].CLK
clk => reg_12[15].CLK
clk => reg_12[16].CLK
clk => reg_12[17].CLK
clk => reg_12[18].CLK
clk => reg_12[19].CLK
clk => reg_12[20].CLK
clk => reg_12[21].CLK
clk => reg_12[22].CLK
clk => reg_12[23].CLK
clk => reg_12[24].CLK
clk => reg_12[25].CLK
clk => reg_12[26].CLK
clk => reg_12[27].CLK
clk => reg_12[28].CLK
clk => reg_12[29].CLK
clk => reg_12[30].CLK
clk => reg_12[31].CLK
clk => reg_11[0].CLK
clk => reg_11[1].CLK
clk => reg_11[2].CLK
clk => reg_11[3].CLK
clk => reg_11[4].CLK
clk => reg_11[5].CLK
clk => reg_11[6].CLK
clk => reg_11[7].CLK
clk => reg_11[8].CLK
clk => reg_11[9].CLK
clk => reg_11[10].CLK
clk => reg_11[11].CLK
clk => reg_11[12].CLK
clk => reg_11[13].CLK
clk => reg_11[14].CLK
clk => reg_11[15].CLK
clk => reg_11[16].CLK
clk => reg_11[17].CLK
clk => reg_11[18].CLK
clk => reg_11[19].CLK
clk => reg_11[20].CLK
clk => reg_11[21].CLK
clk => reg_11[22].CLK
clk => reg_11[23].CLK
clk => reg_11[24].CLK
clk => reg_11[25].CLK
clk => reg_11[26].CLK
clk => reg_11[27].CLK
clk => reg_11[28].CLK
clk => reg_11[29].CLK
clk => reg_11[30].CLK
clk => reg_11[31].CLK
clk => reg_10[0].CLK
clk => reg_10[1].CLK
clk => reg_10[2].CLK
clk => reg_10[3].CLK
clk => reg_10[4].CLK
clk => reg_10[5].CLK
clk => reg_10[6].CLK
clk => reg_10[7].CLK
clk => reg_10[8].CLK
clk => reg_10[9].CLK
clk => reg_10[10].CLK
clk => reg_10[11].CLK
clk => reg_10[12].CLK
clk => reg_10[13].CLK
clk => reg_10[14].CLK
clk => reg_10[15].CLK
clk => reg_10[16].CLK
clk => reg_10[17].CLK
clk => reg_10[18].CLK
clk => reg_10[19].CLK
clk => reg_10[20].CLK
clk => reg_10[21].CLK
clk => reg_10[22].CLK
clk => reg_10[23].CLK
clk => reg_10[24].CLK
clk => reg_10[25].CLK
clk => reg_10[26].CLK
clk => reg_10[27].CLK
clk => reg_10[28].CLK
clk => reg_10[29].CLK
clk => reg_10[30].CLK
clk => reg_10[31].CLK
clk => reg_9[0].CLK
clk => reg_9[1].CLK
clk => reg_9[2].CLK
clk => reg_9[3].CLK
clk => reg_9[4].CLK
clk => reg_9[5].CLK
clk => reg_9[6].CLK
clk => reg_9[7].CLK
clk => reg_9[8].CLK
clk => reg_9[9].CLK
clk => reg_9[10].CLK
clk => reg_9[11].CLK
clk => reg_9[12].CLK
clk => reg_9[13].CLK
clk => reg_9[14].CLK
clk => reg_9[15].CLK
clk => reg_9[16].CLK
clk => reg_9[17].CLK
clk => reg_9[18].CLK
clk => reg_9[19].CLK
clk => reg_9[20].CLK
clk => reg_9[21].CLK
clk => reg_9[22].CLK
clk => reg_9[23].CLK
clk => reg_9[24].CLK
clk => reg_9[25].CLK
clk => reg_9[26].CLK
clk => reg_9[27].CLK
clk => reg_9[28].CLK
clk => reg_9[29].CLK
clk => reg_9[30].CLK
clk => reg_9[31].CLK
clk => reg_8[0].CLK
clk => reg_8[1].CLK
clk => reg_8[2].CLK
clk => reg_8[3].CLK
clk => reg_8[4].CLK
clk => reg_8[5].CLK
clk => reg_8[6].CLK
clk => reg_8[7].CLK
clk => reg_8[8].CLK
clk => reg_8[9].CLK
clk => reg_8[10].CLK
clk => reg_8[11].CLK
clk => reg_8[12].CLK
clk => reg_8[13].CLK
clk => reg_8[14].CLK
clk => reg_8[15].CLK
clk => reg_8[16].CLK
clk => reg_8[17].CLK
clk => reg_8[18].CLK
clk => reg_8[19].CLK
clk => reg_8[20].CLK
clk => reg_8[21].CLK
clk => reg_8[22].CLK
clk => reg_8[23].CLK
clk => reg_8[24].CLK
clk => reg_8[25].CLK
clk => reg_8[26].CLK
clk => reg_8[27].CLK
clk => reg_8[28].CLK
clk => reg_8[29].CLK
clk => reg_8[30].CLK
clk => reg_8[31].CLK
clk => reg_7[0].CLK
clk => reg_7[1].CLK
clk => reg_7[2].CLK
clk => reg_7[3].CLK
clk => reg_7[4].CLK
clk => reg_7[5].CLK
clk => reg_7[6].CLK
clk => reg_7[7].CLK
clk => reg_7[8].CLK
clk => reg_7[9].CLK
clk => reg_7[10].CLK
clk => reg_7[11].CLK
clk => reg_7[12].CLK
clk => reg_7[13].CLK
clk => reg_7[14].CLK
clk => reg_7[15].CLK
clk => reg_7[16].CLK
clk => reg_7[17].CLK
clk => reg_7[18].CLK
clk => reg_7[19].CLK
clk => reg_7[20].CLK
clk => reg_7[21].CLK
clk => reg_7[22].CLK
clk => reg_7[23].CLK
clk => reg_7[24].CLK
clk => reg_7[25].CLK
clk => reg_7[26].CLK
clk => reg_7[27].CLK
clk => reg_7[28].CLK
clk => reg_7[29].CLK
clk => reg_7[30].CLK
clk => reg_7[31].CLK
clk => reg_6[0].CLK
clk => reg_6[1].CLK
clk => reg_6[2].CLK
clk => reg_6[3].CLK
clk => reg_6[4].CLK
clk => reg_6[5].CLK
clk => reg_6[6].CLK
clk => reg_6[7].CLK
clk => reg_6[8].CLK
clk => reg_6[9].CLK
clk => reg_6[10].CLK
clk => reg_6[11].CLK
clk => reg_6[12].CLK
clk => reg_6[13].CLK
clk => reg_6[14].CLK
clk => reg_6[15].CLK
clk => reg_6[16].CLK
clk => reg_6[17].CLK
clk => reg_6[18].CLK
clk => reg_6[19].CLK
clk => reg_6[20].CLK
clk => reg_6[21].CLK
clk => reg_6[22].CLK
clk => reg_6[23].CLK
clk => reg_6[24].CLK
clk => reg_6[25].CLK
clk => reg_6[26].CLK
clk => reg_6[27].CLK
clk => reg_6[28].CLK
clk => reg_6[29].CLK
clk => reg_6[30].CLK
clk => reg_6[31].CLK
clk => reg_5[0].CLK
clk => reg_5[1].CLK
clk => reg_5[2].CLK
clk => reg_5[3].CLK
clk => reg_5[4].CLK
clk => reg_5[5].CLK
clk => reg_5[6].CLK
clk => reg_5[7].CLK
clk => reg_5[8].CLK
clk => reg_5[9].CLK
clk => reg_5[10].CLK
clk => reg_5[11].CLK
clk => reg_5[12].CLK
clk => reg_5[13].CLK
clk => reg_5[14].CLK
clk => reg_5[15].CLK
clk => reg_5[16].CLK
clk => reg_5[17].CLK
clk => reg_5[18].CLK
clk => reg_5[19].CLK
clk => reg_5[20].CLK
clk => reg_5[21].CLK
clk => reg_5[22].CLK
clk => reg_5[23].CLK
clk => reg_5[24].CLK
clk => reg_5[25].CLK
clk => reg_5[26].CLK
clk => reg_5[27].CLK
clk => reg_5[28].CLK
clk => reg_5[29].CLK
clk => reg_5[30].CLK
clk => reg_5[31].CLK
clk => reg_4[0].CLK
clk => reg_4[1].CLK
clk => reg_4[2].CLK
clk => reg_4[3].CLK
clk => reg_4[4].CLK
clk => reg_4[5].CLK
clk => reg_4[6].CLK
clk => reg_4[7].CLK
clk => reg_4[8].CLK
clk => reg_4[9].CLK
clk => reg_4[10].CLK
clk => reg_4[11].CLK
clk => reg_4[12].CLK
clk => reg_4[13].CLK
clk => reg_4[14].CLK
clk => reg_4[15].CLK
clk => reg_4[16].CLK
clk => reg_4[17].CLK
clk => reg_4[18].CLK
clk => reg_4[19].CLK
clk => reg_4[20].CLK
clk => reg_4[21].CLK
clk => reg_4[22].CLK
clk => reg_4[23].CLK
clk => reg_4[24].CLK
clk => reg_4[25].CLK
clk => reg_4[26].CLK
clk => reg_4[27].CLK
clk => reg_4[28].CLK
clk => reg_4[29].CLK
clk => reg_4[30].CLK
clk => reg_4[31].CLK
clk => reg_3[0].CLK
clk => reg_3[1].CLK
clk => reg_3[2].CLK
clk => reg_3[3].CLK
clk => reg_3[4].CLK
clk => reg_3[5].CLK
clk => reg_3[6].CLK
clk => reg_3[7].CLK
clk => reg_3[8].CLK
clk => reg_3[9].CLK
clk => reg_3[10].CLK
clk => reg_3[11].CLK
clk => reg_3[12].CLK
clk => reg_3[13].CLK
clk => reg_3[14].CLK
clk => reg_3[15].CLK
clk => reg_3[16].CLK
clk => reg_3[17].CLK
clk => reg_3[18].CLK
clk => reg_3[19].CLK
clk => reg_3[20].CLK
clk => reg_3[21].CLK
clk => reg_3[22].CLK
clk => reg_3[23].CLK
clk => reg_3[24].CLK
clk => reg_3[25].CLK
clk => reg_3[26].CLK
clk => reg_3[27].CLK
clk => reg_3[28].CLK
clk => reg_3[29].CLK
clk => reg_3[30].CLK
clk => reg_3[31].CLK
clk => reg_2[0].CLK
clk => reg_2[1].CLK
clk => reg_2[2].CLK
clk => reg_2[3].CLK
clk => reg_2[4].CLK
clk => reg_2[5].CLK
clk => reg_2[6].CLK
clk => reg_2[7].CLK
clk => reg_2[8].CLK
clk => reg_2[9].CLK
clk => reg_2[10].CLK
clk => reg_2[11].CLK
clk => reg_2[12].CLK
clk => reg_2[13].CLK
clk => reg_2[14].CLK
clk => reg_2[15].CLK
clk => reg_2[16].CLK
clk => reg_2[17].CLK
clk => reg_2[18].CLK
clk => reg_2[19].CLK
clk => reg_2[20].CLK
clk => reg_2[21].CLK
clk => reg_2[22].CLK
clk => reg_2[23].CLK
clk => reg_2[24].CLK
clk => reg_2[25].CLK
clk => reg_2[26].CLK
clk => reg_2[27].CLK
clk => reg_2[28].CLK
clk => reg_2[29].CLK
clk => reg_2[30].CLK
clk => reg_2[31].CLK
clk => reg_1[0].CLK
clk => reg_1[1].CLK
clk => reg_1[2].CLK
clk => reg_1[3].CLK
clk => reg_1[4].CLK
clk => reg_1[5].CLK
clk => reg_1[6].CLK
clk => reg_1[7].CLK
clk => reg_1[8].CLK
clk => reg_1[9].CLK
clk => reg_1[10].CLK
clk => reg_1[11].CLK
clk => reg_1[12].CLK
clk => reg_1[13].CLK
clk => reg_1[14].CLK
clk => reg_1[15].CLK
clk => reg_1[16].CLK
clk => reg_1[17].CLK
clk => reg_1[18].CLK
clk => reg_1[19].CLK
clk => reg_1[20].CLK
clk => reg_1[21].CLK
clk => reg_1[22].CLK
clk => reg_1[23].CLK
clk => reg_1[24].CLK
clk => reg_1[25].CLK
clk => reg_1[26].CLK
clk => reg_1[27].CLK
clk => reg_1[28].CLK
clk => reg_1[29].CLK
clk => reg_1[30].CLK
clk => reg_1[31].CLK
clk => reg_0[0].CLK
clk => reg_0[1].CLK
clk => reg_0[2].CLK
clk => reg_0[3].CLK
clk => reg_0[4].CLK
clk => reg_0[5].CLK
clk => reg_0[6].CLK
clk => reg_0[7].CLK
clk => reg_0[8].CLK
clk => reg_0[9].CLK
clk => reg_0[10].CLK
clk => reg_0[11].CLK
clk => reg_0[12].CLK
clk => reg_0[13].CLK
clk => reg_0[14].CLK
clk => reg_0[15].CLK
clk => reg_0[16].CLK
clk => reg_0[17].CLK
clk => reg_0[18].CLK
clk => reg_0[19].CLK
clk => reg_0[20].CLK
clk => reg_0[21].CLK
clk => reg_0[22].CLK
clk => reg_0[23].CLK
clk => reg_0[24].CLK
clk => reg_0[25].CLK
clk => reg_0[26].CLK
clk => reg_0[27].CLK
clk => reg_0[28].CLK
clk => reg_0[29].CLK
clk => reg_0[30].CLK
clk => reg_0[31].CLK
d[0] => Add0.IN35
d[0] => reg_0.DATAA
d[0] => Mux31.IN3
d[1] => Add0.IN34
d[1] => reg_0.DATAA
d[1] => Mux30.IN3
d[2] => Add0.IN33
d[2] => reg_0.DATAA
d[2] => Mux29.IN3
d[3] => Add0.IN32
d[3] => reg_0.DATAA
d[3] => Mux28.IN3
d[4] => Add0.IN31
d[4] => reg_0.DATAA
d[4] => Mux27.IN3
d[5] => Add0.IN30
d[5] => reg_0.DATAA
d[5] => Mux26.IN3
d[6] => Add0.IN29
d[6] => reg_0.DATAA
d[6] => Mux25.IN3
d[7] => Add0.IN28
d[7] => reg_0.DATAA
d[7] => Mux24.IN3
d[8] => Add0.IN27
d[8] => reg_0.DATAA
d[8] => Mux23.IN3
d[9] => Add0.IN26
d[9] => reg_0.DATAA
d[9] => Mux22.IN3
d[10] => Add0.IN25
d[10] => reg_0.DATAA
d[10] => Mux21.IN3
d[11] => Add0.IN24
d[11] => reg_0.DATAA
d[11] => Mux20.IN3
d[12] => Add0.IN23
d[12] => reg_0.DATAA
d[12] => Mux19.IN3
d[13] => Add0.IN22
d[13] => reg_0.DATAA
d[13] => Mux18.IN3
d[14] => Add0.IN21
d[14] => reg_0.DATAA
d[14] => Mux17.IN3
d[15] => Add0.IN20
d[15] => reg_0.DATAA
d[15] => Mux16.IN3
d[16] => Add0.IN19
d[16] => reg_0.DATAA
d[16] => Mux15.IN3
d[17] => Add0.IN18
d[17] => reg_0.DATAA
d[17] => Mux14.IN3
d[18] => Add0.IN17
d[18] => reg_0.DATAA
d[18] => Mux13.IN3
d[19] => Add0.IN16
d[19] => reg_0.DATAA
d[19] => Mux12.IN3
d[20] => Add0.IN15
d[20] => reg_0.DATAA
d[20] => Mux11.IN3
d[21] => Add0.IN14
d[21] => reg_0.DATAA
d[21] => Mux10.IN3
d[22] => Add0.IN13
d[22] => reg_0.DATAA
d[22] => Mux9.IN3
d[23] => Add0.IN12
d[23] => reg_0.DATAA
d[23] => Mux8.IN3
d[24] => Add0.IN11
d[24] => reg_0.DATAA
d[24] => Mux7.IN3
d[25] => Add0.IN10
d[25] => reg_0.DATAA
d[25] => Mux6.IN3
d[26] => Add0.IN9
d[26] => reg_0.DATAA
d[26] => Mux5.IN3
d[27] => Add0.IN8
d[27] => reg_0.DATAA
d[27] => Mux4.IN3
d[28] => Add0.IN7
d[28] => reg_0.DATAA
d[28] => Mux3.IN3
d[29] => Add0.IN6
d[29] => reg_0.DATAA
d[29] => Mux2.IN3
d[30] => Add0.IN5
d[30] => reg_0.DATAA
d[30] => Mux1.IN3
d[31] => Add0.IN1
d[31] => Add0.IN2
d[31] => Add0.IN3
d[31] => Add0.IN4
d[31] => reg_0.DATAA
d[31] => Mux0.IN3
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_0.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_1.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_2.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_3.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_4.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_5.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_6.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_7.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_8.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_9.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_10.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_11.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_12.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_13.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_14.OUTPUTSELECT
sclr => reg_div16[4].ENA
sclr => reg_div16[5].ENA
sclr => reg_div16[6].ENA
sclr => reg_div16[7].ENA
sclr => reg_div16[8].ENA
sclr => reg_div16[9].ENA
sclr => reg_div16[10].ENA
sclr => reg_div16[11].ENA
sclr => reg_div16[12].ENA
sclr => reg_div16[13].ENA
sclr => reg_div16[14].ENA
sclr => reg_div16[15].ENA
sclr => reg_div16[16].ENA
sclr => reg_div16[17].ENA
sclr => reg_div16[18].ENA
sclr => reg_div16[19].ENA
sclr => reg_div16[20].ENA
sclr => reg_div16[21].ENA
sclr => reg_div16[22].ENA
sclr => reg_div16[23].ENA
sclr => reg_div16[24].ENA
sclr => reg_div16[25].ENA
sclr => reg_div16[26].ENA
sclr => reg_div16[27].ENA
sclr => reg_div16[28].ENA
sclr => reg_div16[29].ENA
sclr => reg_div16[30].ENA
sclr => reg_div16[31].ENA
sclr => reg_div16[32].ENA
sclr => reg_div16[33].ENA
sclr => reg_div16[34].ENA
sclr => reg_div16[35].ENA
sclr => reg_div8[0].ENA
sclr => reg_div8[1].ENA
sclr => reg_div8[2].ENA
sclr => reg_div8[3].ENA
sclr => reg_div8[4].ENA
sclr => reg_div8[5].ENA
sclr => reg_div8[6].ENA
sclr => reg_div8[7].ENA
sclr => reg_div8[8].ENA
sclr => reg_div8[9].ENA
sclr => reg_div8[10].ENA
sclr => reg_div8[11].ENA
sclr => reg_div8[12].ENA
sclr => reg_div8[13].ENA
sclr => reg_div8[14].ENA
sclr => reg_div8[15].ENA
sclr => reg_div8[16].ENA
sclr => reg_div8[17].ENA
sclr => reg_div8[18].ENA
sclr => reg_div8[19].ENA
sclr => reg_div8[20].ENA
sclr => reg_div8[21].ENA
sclr => reg_div8[22].ENA
sclr => reg_div8[23].ENA
sclr => reg_div8[24].ENA
sclr => reg_div8[25].ENA
sclr => reg_div8[26].ENA
sclr => reg_div8[27].ENA
sclr => reg_div8[28].ENA
sclr => reg_div8[29].ENA
sclr => reg_div8[30].ENA
sclr => reg_div8[31].ENA
sclr => reg_div8[32].ENA
sclr => reg_div8[33].ENA
sclr => reg_div8[34].ENA
sclr => reg_div8[35].ENA
sclr => reg_div8[36].ENA
sclr => reg_div8[37].ENA
sclr => reg_div4[0].ENA
sclr => reg_div4[1].ENA
sclr => reg_div4[2].ENA
sclr => reg_div4[3].ENA
sclr => reg_div4[4].ENA
sclr => reg_div4[5].ENA
sclr => reg_div4[6].ENA
sclr => reg_div4[7].ENA
sclr => reg_div4[8].ENA
sclr => reg_div4[9].ENA
sclr => reg_div4[10].ENA
sclr => reg_div4[11].ENA
sclr => reg_div4[12].ENA
sclr => reg_div4[13].ENA
sclr => reg_div4[14].ENA
sclr => reg_div4[15].ENA
sclr => reg_div4[16].ENA
sclr => reg_div4[17].ENA
sclr => reg_div4[18].ENA
sclr => reg_div4[19].ENA
sclr => reg_div4[20].ENA
sclr => reg_div4[21].ENA
sclr => reg_div4[22].ENA
sclr => reg_div4[23].ENA
sclr => reg_div4[24].ENA
sclr => reg_div4[25].ENA
sclr => reg_div4[26].ENA
sclr => reg_div4[27].ENA
sclr => reg_div4[28].ENA
sclr => reg_div4[29].ENA
sclr => reg_div4[30].ENA
sclr => reg_div4[31].ENA
sclr => reg_div4[32].ENA
sclr => reg_div4[33].ENA
sclr => reg_div4[34].ENA
sclr => reg_div4[35].ENA
sclr => reg_div4[36].ENA
sclr => reg_div2[0].ENA
sclr => reg_div2[1].ENA
sclr => reg_div2[2].ENA
sclr => reg_div2[3].ENA
sclr => reg_div2[4].ENA
sclr => reg_div2[5].ENA
sclr => reg_div2[6].ENA
sclr => reg_div2[7].ENA
sclr => reg_div2[8].ENA
sclr => reg_div2[9].ENA
sclr => reg_div2[10].ENA
sclr => reg_div2[11].ENA
sclr => reg_div2[12].ENA
sclr => reg_div2[13].ENA
sclr => reg_div2[14].ENA
sclr => reg_div2[15].ENA
sclr => reg_div2[16].ENA
sclr => reg_div2[17].ENA
sclr => reg_div2[18].ENA
sclr => reg_div2[19].ENA
sclr => reg_div2[20].ENA
sclr => reg_div2[21].ENA
sclr => reg_div2[22].ENA
sclr => reg_div2[23].ENA
sclr => reg_div2[24].ENA
sclr => reg_div2[25].ENA
sclr => reg_div2[26].ENA
sclr => reg_div2[27].ENA
sclr => reg_div2[28].ENA
sclr => reg_div2[29].ENA
sclr => reg_div2[30].ENA
sclr => reg_div2[31].ENA
sclr => reg_div2[32].ENA
sclr => reg_div2[33].ENA
sclr => reg_div2[34].ENA
q[0] <= reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= reg_q[31].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|config_shift_register:mem1|lfsr:noise
out32[0] <= out32hold[0].DB_MAX_OUTPUT_PORT_TYPE
out32[1] <= out32hold[1].DB_MAX_OUTPUT_PORT_TYPE
out32[2] <= out32hold[2].DB_MAX_OUTPUT_PORT_TYPE
out32[3] <= out32hold[3].DB_MAX_OUTPUT_PORT_TYPE
out32[4] <= out32hold[4].DB_MAX_OUTPUT_PORT_TYPE
out32[5] <= out32hold[5].DB_MAX_OUTPUT_PORT_TYPE
out32[6] <= out32hold[6].DB_MAX_OUTPUT_PORT_TYPE
out32[7] <= out32hold[7].DB_MAX_OUTPUT_PORT_TYPE
out32[8] <= out32hold[8].DB_MAX_OUTPUT_PORT_TYPE
out32[9] <= out32hold[9].DB_MAX_OUTPUT_PORT_TYPE
out32[10] <= out32hold[10].DB_MAX_OUTPUT_PORT_TYPE
out32[11] <= out32hold[11].DB_MAX_OUTPUT_PORT_TYPE
out32[12] <= out32hold[12].DB_MAX_OUTPUT_PORT_TYPE
out32[13] <= out32hold[13].DB_MAX_OUTPUT_PORT_TYPE
out32[14] <= out32hold[14].DB_MAX_OUTPUT_PORT_TYPE
out32[15] <= out32hold[15].DB_MAX_OUTPUT_PORT_TYPE
out32[16] <= out32hold[16].DB_MAX_OUTPUT_PORT_TYPE
out32[17] <= out32hold[17].DB_MAX_OUTPUT_PORT_TYPE
out32[18] <= out32hold[18].DB_MAX_OUTPUT_PORT_TYPE
out32[19] <= out32hold[19].DB_MAX_OUTPUT_PORT_TYPE
out32[20] <= out32hold[20].DB_MAX_OUTPUT_PORT_TYPE
out32[21] <= out32hold[21].DB_MAX_OUTPUT_PORT_TYPE
out32[22] <= out32hold[22].DB_MAX_OUTPUT_PORT_TYPE
out32[23] <= out32hold[23].DB_MAX_OUTPUT_PORT_TYPE
out32[24] <= out32hold[24].DB_MAX_OUTPUT_PORT_TYPE
out32[25] <= out32hold[25].DB_MAX_OUTPUT_PORT_TYPE
out32[26] <= out32hold[26].DB_MAX_OUTPUT_PORT_TYPE
out32[27] <= out32hold[27].DB_MAX_OUTPUT_PORT_TYPE
out32[28] <= out32hold[28].DB_MAX_OUTPUT_PORT_TYPE
out32[29] <= out32hold[29].DB_MAX_OUTPUT_PORT_TYPE
out32[30] <= out32hold[30].DB_MAX_OUTPUT_PORT_TYPE
out32[31] <= out32hold[31].DB_MAX_OUTPUT_PORT_TYPE
data[0] => out.DATAB
data[0] => out.DATAB
data[1] => out.DATAB
data[1] => out.DATAB
data[2] => out.DATAB
data[2] => out.DATAB
data[3] => out.DATAB
data[3] => out.DATAB
data[4] => out.DATAB
data[4] => out.DATAB
data[5] => out.DATAB
data[5] => out.DATAB
data[6] => out.DATAB
data[6] => out.DATAB
data[7] => out.DATAB
data[7] => out.DATAB
data[8] => out.DATAB
data[8] => out.DATAB
data[9] => out.DATAB
data[9] => out.DATAB
data[10] => out.DATAB
data[10] => out.DATAB
data[11] => out.DATAB
data[11] => out.DATAB
data[12] => out.DATAB
data[12] => out.DATAB
data[13] => out.DATAB
data[13] => out.DATAB
data[14] => out.DATAB
data[14] => out.DATAB
data[15] => out.DATAB
data[15] => out.DATAB
data[16] => out.DATAB
data[16] => out.DATAB
data[17] => out.DATAB
data[17] => out.DATAB
data[18] => out.DATAB
data[18] => out.DATAB
data[19] => out.DATAB
data[19] => out.DATAB
data[20] => out.DATAB
data[20] => out.DATAB
data[21] => out.DATAB
data[21] => out.DATAB
data[22] => out.DATAB
data[22] => out.DATAB
data[23] => out.DATAB
data[23] => out.DATAB
data[24] => out.DATAB
data[24] => out.DATAB
data[25] => out.DATAB
data[25] => out.DATAB
data[26] => out.DATAB
data[26] => out.DATAB
data[27] => out.DATAB
data[27] => out.DATAB
data[28] => out.DATAB
data[28] => out.DATAB
data[29] => out.DATAB
data[29] => out.DATAB
data[30] => out.DATAB
data[30] => out.DATAB
data[31] => out.DATAB
data[31] => out.DATAB
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
a_clk => out32hold[0].CLK
a_clk => out32hold[1].CLK
a_clk => out32hold[2].CLK
a_clk => out32hold[3].CLK
a_clk => out32hold[4].CLK
a_clk => out32hold[5].CLK
a_clk => out32hold[6].CLK
a_clk => out32hold[7].CLK
a_clk => out32hold[8].CLK
a_clk => out32hold[9].CLK
a_clk => out32hold[10].CLK
a_clk => out32hold[11].CLK
a_clk => out32hold[12].CLK
a_clk => out32hold[13].CLK
a_clk => out32hold[14].CLK
a_clk => out32hold[15].CLK
a_clk => out32hold[16].CLK
a_clk => out32hold[17].CLK
a_clk => out32hold[18].CLK
a_clk => out32hold[19].CLK
a_clk => out32hold[20].CLK
a_clk => out32hold[21].CLK
a_clk => out32hold[22].CLK
a_clk => out32hold[23].CLK
a_clk => out32hold[24].CLK
a_clk => out32hold[25].CLK
a_clk => out32hold[26].CLK
a_clk => out32hold[27].CLK
a_clk => out32hold[28].CLK
a_clk => out32hold[29].CLK
a_clk => out32hold[30].CLK
a_clk => out32hold[31].CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => out[14].CLK
clk => out[15].CLK
clk => out[16].CLK
clk => out[17].CLK
clk => out[18].CLK
clk => out[19].CLK
clk => out[20].CLK
clk => out[21].CLK
clk => out[22].CLK
clk => out[23].CLK
clk => out[24].CLK
clk => out[25].CLK
clk => out[26].CLK
clk => out[27].CLK
clk => out[28].CLK
clk => out[29].CLK
clk => out[30].CLK
clk => out[31].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|adc_mic_lcd|I2S_ASSESS:i2s
AUDIO_MCLK => AUDIO_MCLK.IN1
AUDIO_BCLK => rAUDIO_BCLK.DATAIN
AUDIO_BCLK => rAUDIO_BCLK.ADATA
AUDIO_BCLK => always0.IN1
AUDIO_WCLK => SAMPLE_TR_n.IN1
AUDIO_WCLK => rAUDIO_WCLK.DATAIN
AUDIO_WCLK => rAUDIO_WCLK.ADATA
AUDIO_WCLK => SAMPLE_TR.IN1
SAMPLE_TR <= SAMPLE_TR.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_TR_n <= SAMPLE_TR_n.DB_MAX_OUTPUT_PORT_TYPE
SDATA_OUT <= SDATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SDATA_IN => SDATA_OUT.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
SDATA_IN => LIND.DATAB
ADC_MIC[0] => EXT_DATA16[0].IN1
ADC_MIC[1] => EXT_DATA16[1].IN1
ADC_MIC[2] => EXT_DATA16[2].IN1
ADC_MIC[3] => EXT_DATA16[3].IN1
ADC_MIC[4] => EXT_DATA16[4].IN1
ADC_MIC[5] => EXT_DATA16[5].IN1
ADC_MIC[6] => EXT_DATA16[6].IN1
ADC_MIC[7] => EXT_DATA16[7].IN1
ADC_MIC[8] => EXT_DATA16[8].IN1
ADC_MIC[9] => EXT_DATA16[9].IN1
ADC_MIC[10] => EXT_DATA16[10].IN1
ADC_MIC[11] => EXT_DATA16[11].IN1
ADC_MIC[12] => EXT_DATA16[12].IN1
ADC_MIC[13] => EXT_DATA16[13].IN1
ADC_MIC[14] => EXT_DATA16[14].IN1
ADC_MIC[15] => EXT_DATA16[15].IN1
RESET_n => RESET_n.IN1
DATA16_MIC[0] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[1] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[2] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[3] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[4] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[5] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[6] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[7] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[8] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[9] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[10] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[11] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[12] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[13] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[14] <= AUDIO_SRCE:audi2.DATA16_MIC
DATA16_MIC[15] <= AUDIO_SRCE:audi2.DATA16_MIC
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SUM_AUDIO.OUTPUTSELECT
SW_BYPASS => SDATA_OUT.OUTPUTSELECT
SW_OBMIC_SIN => SW_OBMIC_SIN.IN1
ROM_ADDR[0] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[1] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[2] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[3] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[4] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[5] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[6] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_ADDR[7] <= AUDIO_SRCE:audi2.ROM_ADDR
ROM_CK <= AUDIO_SRCE:audi2.ROM_CK
SUM_AUDIO[0] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[1] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[2] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[3] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[4] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[5] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[6] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[7] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[8] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[9] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[10] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[11] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[12] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[13] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[14] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE
SUM_AUDIO[15] <= SUM_AUDIO.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|I2S_ASSESS:i2s|AUDIO_SRCE:audi2
EXT_DATA16[0] => DATA16_MIC.DATAA
EXT_DATA16[1] => DATA16_MIC.DATAA
EXT_DATA16[2] => DATA16_MIC.DATAA
EXT_DATA16[3] => DATA16_MIC.DATAA
EXT_DATA16[4] => DATA16_MIC.DATAA
EXT_DATA16[5] => DATA16_MIC.DATAA
EXT_DATA16[6] => DATA16_MIC.DATAA
EXT_DATA16[7] => DATA16_MIC.DATAA
EXT_DATA16[8] => DATA16_MIC.DATAA
EXT_DATA16[9] => DATA16_MIC.DATAA
EXT_DATA16[10] => DATA16_MIC.DATAA
EXT_DATA16[11] => DATA16_MIC.DATAA
EXT_DATA16[12] => DATA16_MIC.DATAA
EXT_DATA16[13] => DATA16_MIC.DATAA
EXT_DATA16[14] => DATA16_MIC.DATAA
EXT_DATA16[15] => DATA16_MIC.DATAA
DATA16_MIC[0] <= DATA16_MIC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[1] <= DATA16_MIC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[2] <= DATA16_MIC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[3] <= DATA16_MIC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[4] <= DATA16_MIC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[5] <= DATA16_MIC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[6] <= DATA16_MIC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[7] <= DATA16_MIC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[8] <= DATA16_MIC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[9] <= DATA16_MIC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[10] <= DATA16_MIC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[11] <= DATA16_MIC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[12] <= DATA16_MIC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[13] <= DATA16_MIC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[14] <= DATA16_MIC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16_MIC[15] <= DATA16_MIC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => ROM_CK~reg0.ACLR
RESET_N => ROM_ADDR[0]~reg0.ACLR
RESET_N => ROM_ADDR[1]~reg0.ACLR
RESET_N => ROM_ADDR[2]~reg0.ACLR
RESET_N => ROM_ADDR[3]~reg0.ACLR
RESET_N => ROM_ADDR[4]~reg0.ACLR
RESET_N => ROM_ADDR[5]~reg0.ACLR
RESET_N => ROM_ADDR[6]~reg0.ACLR
RESET_N => ROM_ADDR[7]~reg0.ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DATA16_MIC[0]~reg0.ENA
RESET_N => DATA16_MIC[15]~reg0.ENA
RESET_N => DATA16_MIC[14]~reg0.ENA
RESET_N => DATA16_MIC[13]~reg0.ENA
RESET_N => DATA16_MIC[12]~reg0.ENA
RESET_N => DATA16_MIC[11]~reg0.ENA
RESET_N => DATA16_MIC[10]~reg0.ENA
RESET_N => DATA16_MIC[9]~reg0.ENA
RESET_N => DATA16_MIC[8]~reg0.ENA
RESET_N => DATA16_MIC[7]~reg0.ENA
RESET_N => DATA16_MIC[6]~reg0.ENA
RESET_N => DATA16_MIC[5]~reg0.ENA
RESET_N => DATA16_MIC[4]~reg0.ENA
RESET_N => DATA16_MIC[3]~reg0.ENA
RESET_N => DATA16_MIC[2]~reg0.ENA
RESET_N => DATA16_MIC[1]~reg0.ENA
MCLK => DATA16_MIC[0]~reg0.CLK
MCLK => DATA16_MIC[1]~reg0.CLK
MCLK => DATA16_MIC[2]~reg0.CLK
MCLK => DATA16_MIC[3]~reg0.CLK
MCLK => DATA16_MIC[4]~reg0.CLK
MCLK => DATA16_MIC[5]~reg0.CLK
MCLK => DATA16_MIC[6]~reg0.CLK
MCLK => DATA16_MIC[7]~reg0.CLK
MCLK => DATA16_MIC[8]~reg0.CLK
MCLK => DATA16_MIC[9]~reg0.CLK
MCLK => DATA16_MIC[10]~reg0.CLK
MCLK => DATA16_MIC[11]~reg0.CLK
MCLK => DATA16_MIC[12]~reg0.CLK
MCLK => DATA16_MIC[13]~reg0.CLK
MCLK => DATA16_MIC[14]~reg0.CLK
MCLK => DATA16_MIC[15]~reg0.CLK
MCLK => ROM_CK~reg0.CLK
MCLK => ROM_ADDR[0]~reg0.CLK
MCLK => ROM_ADDR[1]~reg0.CLK
MCLK => ROM_ADDR[2]~reg0.CLK
MCLK => ROM_ADDR[3]~reg0.CLK
MCLK => ROM_ADDR[4]~reg0.CLK
MCLK => ROM_ADDR[5]~reg0.CLK
MCLK => ROM_ADDR[6]~reg0.CLK
MCLK => ROM_ADDR[7]~reg0.CLK
MCLK => CNT[0]~reg0.CLK
MCLK => CNT[1]~reg0.CLK
MCLK => CNT[2]~reg0.CLK
MCLK => CNT[3]~reg0.CLK
MCLK => CNT[4]~reg0.CLK
MCLK => CNT[5]~reg0.CLK
MCLK => CNT[6]~reg0.CLK
MCLK => CNT[7]~reg0.CLK
MCLK => ST[0]~reg0.CLK
MCLK => ST[1]~reg0.CLK
MCLK => ST[2]~reg0.CLK
MCLK => ST[3]~reg0.CLK
MCLK => ST[4]~reg0.CLK
MCLK => ST[5]~reg0.CLK
MCLK => ST[6]~reg0.CLK
MCLK => ST[7]~reg0.CLK
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SW_OBMIC_SIN => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => ST.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
SAMPLE_TR => DATA16_MIC.OUTPUTSELECT
ROM_ADDR[0] <= ROM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[1] <= ROM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[2] <= ROM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[3] <= ROM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[4] <= ROM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[5] <= ROM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[6] <= ROM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[7] <= ROM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_CK <= ROM_CK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc
SYS_CLK => SYS_CLK.IN1
SYNC_TR => SYNC_TR.IN1
RESET_n => RESET_n.IN1
ADC_CH[0] => ADC_CH[0].IN1
ADC_CH[1] => ADC_CH[1].IN1
ADC_CH[2] => ADC_CH[2].IN1
ADC_CH[3] => ADC_CH[3].IN1
ADC_CH[4] => ADC_CH[4].IN1
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_VALID <= adc_qsys:u0.modular_adc_0_response_valid
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT
FITER_EN => DATA.OUTPUTSELECT


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0
clk_clk => clk_clk.IN2
clock_bridge_sys_out_clk_clk <= clock_bridge_sys_out_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
modular_adc_0_command_valid => modular_adc_0_command_valid.IN1
modular_adc_0_command_channel[0] => modular_adc_0_command_channel[0].IN1
modular_adc_0_command_channel[1] => modular_adc_0_command_channel[1].IN1
modular_adc_0_command_channel[2] => modular_adc_0_command_channel[2].IN1
modular_adc_0_command_channel[3] => modular_adc_0_command_channel[3].IN1
modular_adc_0_command_channel[4] => modular_adc_0_command_channel[4].IN1
modular_adc_0_command_startofpacket => modular_adc_0_command_startofpacket.IN1
modular_adc_0_command_endofpacket => modular_adc_0_command_endofpacket.IN1
modular_adc_0_command_ready <= adc_qsys_modular_adc_0:modular_adc_0.command_ready
modular_adc_0_response_valid <= adc_qsys_modular_adc_0:modular_adc_0.response_valid
modular_adc_0_response_channel[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_data[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[5] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[6] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[7] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[8] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[9] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[10] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[11] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_startofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_startofpacket
modular_adc_0_response_endofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_endofpacket
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= adc_qsys_altpll_sys_altpll_3p92:sd1.clk
c1 <= adc_qsys_altpll_sys_altpll_3p92:sd1.clk
clk => clk.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN4
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN4
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN4
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN4
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN4
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= chsel_to_hw.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|DAC16:dac1
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
LOAD => ST.OUTPUTSELECT
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => DIN~reg0.ACLR
RESET_N => SCLK~reg0.ACLR
RESET_N => SYNC~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => RDATA[0]~reg0.ENA
RESET_N => DELAY[7].ENA
RESET_N => DELAY[6].ENA
RESET_N => DELAY[5].ENA
RESET_N => DELAY[4].ENA
RESET_N => DELAY[3].ENA
RESET_N => DELAY[2].ENA
RESET_N => DELAY[1].ENA
RESET_N => DELAY[0].ENA
RESET_N => RDATA[23]~reg0.ENA
RESET_N => RDATA[22]~reg0.ENA
RESET_N => RDATA[21]~reg0.ENA
RESET_N => RDATA[20]~reg0.ENA
RESET_N => RDATA[19]~reg0.ENA
RESET_N => RDATA[18]~reg0.ENA
RESET_N => RDATA[17]~reg0.ENA
RESET_N => RDATA[16]~reg0.ENA
RESET_N => RDATA[15]~reg0.ENA
RESET_N => RDATA[14]~reg0.ENA
RESET_N => RDATA[13]~reg0.ENA
RESET_N => RDATA[12]~reg0.ENA
RESET_N => RDATA[11]~reg0.ENA
RESET_N => RDATA[10]~reg0.ENA
RESET_N => RDATA[9]~reg0.ENA
RESET_N => RDATA[8]~reg0.ENA
RESET_N => RDATA[7]~reg0.ENA
RESET_N => RDATA[6]~reg0.ENA
RESET_N => RDATA[5]~reg0.ENA
RESET_N => RDATA[4]~reg0.ENA
RESET_N => RDATA[3]~reg0.ENA
RESET_N => RDATA[2]~reg0.ENA
RESET_N => RDATA[1]~reg0.ENA
CLK_50 => SYS_CLK~reg0.CLK
DATA16[0] => Selector50.IN4
DATA16[1] => Selector49.IN4
DATA16[2] => Selector48.IN4
DATA16[3] => Selector47.IN4
DATA16[4] => Selector46.IN4
DATA16[5] => Selector45.IN4
DATA16[6] => Selector44.IN4
DATA16[7] => Selector43.IN4
DATA16[8] => Selector42.IN4
DATA16[9] => Selector41.IN4
DATA16[10] => Selector40.IN4
DATA16[11] => Selector39.IN4
DATA16[12] => Selector38.IN4
DATA16[13] => Selector37.IN4
DATA16[14] => Selector36.IN4
DATA16[15] => Selector35.IN4
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYS_CLK <= SYS_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[0] <= RDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[1] <= RDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[2] <= RDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[3] <= RDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[4] <= RDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[5] <= RDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[6] <= RDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[7] <= RDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[8] <= RDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[9] <= RDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[10] <= RDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[11] <= RDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[12] <= RDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[13] <= RDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[14] <= RDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[15] <= RDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[16] <= RDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[17] <= RDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[18] <= RDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[19] <= RDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[20] <= RDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[21] <= RDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[22] <= RDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDATA[23] <= RDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN_ <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|AUDIO_PLL:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|adc_mic_lcd|AUDIO_PLL:pll|altpll:altpll_component
inclk[0] => AUDIO_PLL_altpll:auto_generated.inclk[0]
inclk[1] => AUDIO_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adc_mic_lcd|AUDIO_PLL:pll|altpll:altpll_component|AUDIO_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1
iRESET_n => WORD_CNT[0]~reg0.ACLR
iRESET_n => WORD_CNT[1]~reg0.ACLR
iRESET_n => WORD_CNT[2]~reg0.ACLR
iRESET_n => WORD_CNT[3]~reg0.ACLR
iRESET_n => WORD_CNT[4]~reg0.ACLR
iRESET_n => WORD_CNT[5]~reg0.ACLR
iRESET_n => WORD_CNT[6]~reg0.ACLR
iRESET_n => WORD_CNT[7]~reg0.ACLR
iRESET_n => ROM_CK.ACLR
iRESET_n => OK2[0]~reg0.ACLR
iRESET_n => OK2[1]~reg0.ACLR
iRESET_n => SCLK.PRESET
iRESET_n => CS.PRESET
iRESET_n => ST[0]~reg0.ACLR
iRESET_n => ST[1]~reg0.ACLR
iRESET_n => ST[2]~reg0.ACLR
iRESET_n => ST[3]~reg0.ACLR
iRESET_n => ST[4]~reg0.ACLR
iRESET_n => ST[5]~reg0.ACLR
iRESET_n => ST[6]~reg0.ACLR
iRESET_n => ST[7]~reg0.ACLR
iRESET_n => DIN.ENA
iRESET_n => W_REG_DATA_T[15]~reg0.ENA
iRESET_n => W_REG_DATA_T[14]~reg0.ENA
iRESET_n => W_REG_DATA_T[13]~reg0.ENA
iRESET_n => W_REG_DATA_T[12]~reg0.ENA
iRESET_n => W_REG_DATA_T[11]~reg0.ENA
iRESET_n => W_REG_DATA_T[10]~reg0.ENA
iRESET_n => W_REG_DATA_T[9]~reg0.ENA
iRESET_n => W_REG_DATA_T[8]~reg0.ENA
iRESET_n => W_REG_DATA_T[7]~reg0.ENA
iRESET_n => W_REG_DATA_T[6]~reg0.ENA
iRESET_n => W_REG_DATA_T[5]~reg0.ENA
iRESET_n => W_REG_DATA_T[4]~reg0.ENA
iRESET_n => W_REG_DATA_T[3]~reg0.ENA
iRESET_n => W_REG_DATA_T[2]~reg0.ENA
iRESET_n => W_REG_DATA_T[1]~reg0.ENA
iRESET_n => W_REG_DATA_T[0]~reg0.ENA
iRESET_n => W_REG_DATA[15]~reg0.ENA
iRESET_n => W_REG_DATA[14]~reg0.ENA
iRESET_n => W_REG_DATA[13]~reg0.ENA
iRESET_n => W_REG_DATA[12]~reg0.ENA
iRESET_n => W_REG_DATA[11]~reg0.ENA
iRESET_n => W_REG_DATA[10]~reg0.ENA
iRESET_n => W_REG_DATA[9]~reg0.ENA
iRESET_n => W_REG_DATA[8]~reg0.ENA
iRESET_n => W_REG_DATA[7]~reg0.ENA
iRESET_n => W_REG_DATA[6]~reg0.ENA
iRESET_n => W_REG_DATA[5]~reg0.ENA
iRESET_n => W_REG_DATA[4]~reg0.ENA
iRESET_n => W_REG_DATA[3]~reg0.ENA
iRESET_n => W_REG_DATA[2]~reg0.ENA
iRESET_n => W_REG_DATA[1]~reg0.ENA
iRESET_n => W_REG_DATA[0]~reg0.ENA
iRESET_n => W_REG_DATA_R[15]~reg0.ENA
iRESET_n => W_REG_DATA_R[14]~reg0.ENA
iRESET_n => W_REG_DATA_R[13]~reg0.ENA
iRESET_n => W_REG_DATA_R[12]~reg0.ENA
iRESET_n => W_REG_DATA_R[11]~reg0.ENA
iRESET_n => W_REG_DATA_R[10]~reg0.ENA
iRESET_n => W_REG_DATA_R[9]~reg0.ENA
iRESET_n => W_REG_DATA_R[8]~reg0.ENA
iRESET_n => W_REG_DATA_R[7]~reg0.ENA
iRESET_n => W_REG_DATA_R[6]~reg0.ENA
iRESET_n => W_REG_DATA_R[5]~reg0.ENA
iRESET_n => W_REG_DATA_R[4]~reg0.ENA
iRESET_n => W_REG_DATA_R[3]~reg0.ENA
iRESET_n => W_REG_DATA_R[2]~reg0.ENA
iRESET_n => W_REG_DATA_R[1]~reg0.ENA
iRESET_n => W_REG_DATA_R[0]~reg0.ENA
iRESET_n => W_R~reg0.ENA
iRESET_n => READ_DATA[15]~reg0.ENA
iRESET_n => READ_DATA[14]~reg0.ENA
iRESET_n => READ_DATA[13]~reg0.ENA
iRESET_n => READ_DATA[12]~reg0.ENA
iRESET_n => READ_DATA[11]~reg0.ENA
iRESET_n => READ_DATA[10]~reg0.ENA
iRESET_n => READ_DATA[9]~reg0.ENA
iRESET_n => READ_DATA[8]~reg0.ENA
iRESET_n => READ_DATA[7]~reg0.ENA
iRESET_n => READ_DATA[6]~reg0.ENA
iRESET_n => READ_DATA[5]~reg0.ENA
iRESET_n => READ_DATA[4]~reg0.ENA
iRESET_n => READ_DATA[3]~reg0.ENA
iRESET_n => READ_DATA[2]~reg0.ENA
iRESET_n => READ_DATA[1]~reg0.ENA
iRESET_n => READ_DATA[0]~reg0.ENA
iRESET_n => COUNTER[7]~reg0.ENA
iRESET_n => COUNTER[6]~reg0.ENA
iRESET_n => COUNTER[5]~reg0.ENA
iRESET_n => COUNTER[4]~reg0.ENA
iRESET_n => COUNTER[3]~reg0.ENA
iRESET_n => COUNTER[2]~reg0.ENA
iRESET_n => COUNTER[1]~reg0.ENA
iRESET_n => COUNTER[0]~reg0.ENA
iCLK_50 => CLK_1M~reg0.CLK
iCLK_50 => CLK_DELAY[0].CLK
iCLK_50 => CLK_DELAY[1].CLK
iCLK_50 => CLK_DELAY[2].CLK
iCLK_50 => CLK_DELAY[3].CLK
iCLK_50 => CLK_DELAY[4].CLK
iCLK_50 => CLK_DELAY[5].CLK
iCLK_50 => CLK_DELAY[6].CLK
iCLK_50 => CLK_DELAY[7].CLK
iCLK_50 => CLK_DELAY[8].CLK
iCLK_50 => CLK_DELAY[9].CLK
iCLK_50 => CLK_DELAY[10].CLK
iCLK_50 => CLK_DELAY[11].CLK
iCLK_50 => CLK_DELAY[12].CLK
iCLK_50 => CLK_DELAY[13].CLK
iCLK_50 => CLK_DELAY[14].CLK
iCLK_50 => CLK_DELAY[15].CLK
oDIN <= DIN.DB_MAX_OUTPUT_PORT_TYPE
oCS_n <= CS.DB_MAX_OUTPUT_PORT_TYPE
oSCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
iDOUT => Selector38.IN5
oDATA8[0] <= <GND>
oDATA8[1] <= <GND>
oDATA8[2] <= <GND>
oDATA8[3] <= <GND>
oDATA8[4] <= <GND>
oDATA8[5] <= <GND>
oDATA8[6] <= <GND>
oDATA8[7] <= <GND>
CLK_1M <= CLK_1M~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[4] <= COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[5] <= COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[6] <= COUNTER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[7] <= COUNTER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[0] <= W_REG_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[1] <= W_REG_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[2] <= W_REG_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[3] <= W_REG_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[4] <= W_REG_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[5] <= W_REG_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[6] <= W_REG_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[7] <= W_REG_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[8] <= W_REG_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[9] <= W_REG_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[10] <= W_REG_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[11] <= W_REG_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[12] <= W_REG_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[13] <= W_REG_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[14] <= W_REG_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA[15] <= W_REG_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[0] <= W_REG_DATA_T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[1] <= W_REG_DATA_T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[2] <= W_REG_DATA_T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[3] <= W_REG_DATA_T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[4] <= W_REG_DATA_T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[5] <= W_REG_DATA_T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[6] <= W_REG_DATA_T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[7] <= W_REG_DATA_T[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[8] <= W_REG_DATA_T[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[9] <= W_REG_DATA_T[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[10] <= W_REG_DATA_T[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[11] <= W_REG_DATA_T[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[12] <= W_REG_DATA_T[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[13] <= W_REG_DATA_T[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[14] <= W_REG_DATA_T[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_T[15] <= W_REG_DATA_T[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[0] <= W_REG_DATA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[1] <= W_REG_DATA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[2] <= W_REG_DATA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[3] <= W_REG_DATA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[4] <= W_REG_DATA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[5] <= W_REG_DATA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[6] <= W_REG_DATA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[7] <= W_REG_DATA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[8] <= W_REG_DATA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[9] <= W_REG_DATA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[10] <= W_REG_DATA_R[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[11] <= W_REG_DATA_R[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[12] <= W_REG_DATA_R[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[13] <= W_REG_DATA_R[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[14] <= W_REG_DATA_R[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_REG_DATA_R[15] <= W_REG_DATA_R[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[0] <= READ_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[1] <= READ_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[2] <= READ_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[3] <= READ_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[4] <= READ_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[5] <= READ_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[6] <= READ_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[7] <= READ_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[8] <= READ_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[9] <= READ_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[10] <= READ_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[11] <= READ_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[12] <= READ_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[13] <= READ_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[14] <= READ_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[15] <= READ_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[0] <= WORD_CNT[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[1] <= WORD_CNT[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[2] <= WORD_CNT[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[3] <= WORD_CNT[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[4] <= WORD_CNT[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[5] <= WORD_CNT[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[6] <= WORD_CNT[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_CNT[7] <= WORD_CNT[7].DB_MAX_OUTPUT_PORT_TYPE
W_R <= W_R~reg0.DB_MAX_OUTPUT_PORT_TYPE
OK2[0] <= OK2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OK2[1] <= OK2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component
wren_a => altsyncram_iej1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iej1:auto_generated.data_a[0]
data_a[1] => altsyncram_iej1:auto_generated.data_a[1]
data_a[2] => altsyncram_iej1:auto_generated.data_a[2]
data_a[3] => altsyncram_iej1:auto_generated.data_a[3]
data_a[4] => altsyncram_iej1:auto_generated.data_a[4]
data_a[5] => altsyncram_iej1:auto_generated.data_a[5]
data_a[6] => altsyncram_iej1:auto_generated.data_a[6]
data_a[7] => altsyncram_iej1:auto_generated.data_a[7]
data_a[8] => altsyncram_iej1:auto_generated.data_a[8]
data_a[9] => altsyncram_iej1:auto_generated.data_a[9]
data_a[10] => altsyncram_iej1:auto_generated.data_a[10]
data_a[11] => altsyncram_iej1:auto_generated.data_a[11]
data_a[12] => altsyncram_iej1:auto_generated.data_a[12]
data_a[13] => altsyncram_iej1:auto_generated.data_a[13]
data_a[14] => altsyncram_iej1:auto_generated.data_a[14]
data_a[15] => altsyncram_iej1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_iej1:auto_generated.address_a[0]
address_a[1] => altsyncram_iej1:auto_generated.address_a[1]
address_a[2] => altsyncram_iej1:auto_generated.address_a[2]
address_a[3] => altsyncram_iej1:auto_generated.address_a[3]
address_a[4] => altsyncram_iej1:auto_generated.address_a[4]
address_a[5] => altsyncram_iej1:auto_generated.address_a[5]
address_a[6] => altsyncram_iej1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iej1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_iej1:auto_generated.q_a[0]
q_a[1] <= altsyncram_iej1:auto_generated.q_a[1]
q_a[2] <= altsyncram_iej1:auto_generated.q_a[2]
q_a[3] <= altsyncram_iej1:auto_generated.q_a[3]
q_a[4] <= altsyncram_iej1:auto_generated.q_a[4]
q_a[5] <= altsyncram_iej1:auto_generated.q_a[5]
q_a[6] <= altsyncram_iej1:auto_generated.q_a[6]
q_a[7] <= altsyncram_iej1:auto_generated.q_a[7]
q_a[8] <= altsyncram_iej1:auto_generated.q_a[8]
q_a[9] <= altsyncram_iej1:auto_generated.q_a[9]
q_a[10] <= altsyncram_iej1:auto_generated.q_a[10]
q_a[11] <= altsyncram_iej1:auto_generated.q_a[11]
q_a[12] <= altsyncram_iej1:auto_generated.q_a[12]
q_a[13] <= altsyncram_iej1:auto_generated.q_a[13]
q_a[14] <= altsyncram_iej1:auto_generated.q_a[14]
q_a[15] <= altsyncram_iej1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated
address_a[0] => altsyncram_uk92:altsyncram1.address_a[0]
address_a[1] => altsyncram_uk92:altsyncram1.address_a[1]
address_a[2] => altsyncram_uk92:altsyncram1.address_a[2]
address_a[3] => altsyncram_uk92:altsyncram1.address_a[3]
address_a[4] => altsyncram_uk92:altsyncram1.address_a[4]
address_a[5] => altsyncram_uk92:altsyncram1.address_a[5]
address_a[6] => altsyncram_uk92:altsyncram1.address_a[6]
clock0 => altsyncram_uk92:altsyncram1.clock0
data_a[0] => altsyncram_uk92:altsyncram1.data_a[0]
data_a[1] => altsyncram_uk92:altsyncram1.data_a[1]
data_a[2] => altsyncram_uk92:altsyncram1.data_a[2]
data_a[3] => altsyncram_uk92:altsyncram1.data_a[3]
data_a[4] => altsyncram_uk92:altsyncram1.data_a[4]
data_a[5] => altsyncram_uk92:altsyncram1.data_a[5]
data_a[6] => altsyncram_uk92:altsyncram1.data_a[6]
data_a[7] => altsyncram_uk92:altsyncram1.data_a[7]
data_a[8] => altsyncram_uk92:altsyncram1.data_a[8]
data_a[9] => altsyncram_uk92:altsyncram1.data_a[9]
data_a[10] => altsyncram_uk92:altsyncram1.data_a[10]
data_a[11] => altsyncram_uk92:altsyncram1.data_a[11]
data_a[12] => altsyncram_uk92:altsyncram1.data_a[12]
data_a[13] => altsyncram_uk92:altsyncram1.data_a[13]
data_a[14] => altsyncram_uk92:altsyncram1.data_a[14]
data_a[15] => altsyncram_uk92:altsyncram1.data_a[15]
q_a[0] <= altsyncram_uk92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_uk92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_uk92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_uk92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_uk92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_uk92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_uk92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_uk92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_uk92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_uk92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_uk92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_uk92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_uk92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_uk92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_uk92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_uk92:altsyncram1.q_a[15]
wren_a => altsyncram_uk92:altsyncram1.wren_a


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|LED_METER:led
RESET_n => ~NO_FANOUT~
clk => hex0[0].CLK
clk => hex0[1].CLK
clk => hex0[2].CLK
clk => hex0[3].CLK
clk => hex0[4].CLK
clk => hex0[5].CLK
clk => hex0[6].CLK
clk => vol[0].CLK
clk => vol[1].CLK
clk => vol[2].CLK
clk => vol[3].CLK
clk => vol[4].CLK
clk => vol[5].CLK
clk => vol[6].CLK
clk => vol[7].CLK
clk => vol[8].CLK
clk => vol[9].CLK
VALUE[8] => Decoder0.IN3
VALUE[9] => Decoder0.IN2
VALUE[9] => Decoder1.IN2
VALUE[10] => Decoder0.IN1
VALUE[10] => Decoder1.IN1
VALUE[10] => Decoder2.IN1
VALUE[11] => Decoder0.IN0
VALUE[11] => Decoder1.IN0
VALUE[11] => Decoder2.IN0
VALUE[11] => vol[7].DATAIN
LED[0] <= vol[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= vol[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= vol[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= vol[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= vol[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= vol[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= vol[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= vol[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= vol[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= vol[9].DB_MAX_OUTPUT_PORT_TYPE
HEXR[0] <= hex0[0].DB_MAX_OUTPUT_PORT_TYPE
HEXR[1] <= hex0[1].DB_MAX_OUTPUT_PORT_TYPE
HEXR[2] <= hex0[2].DB_MAX_OUTPUT_PORT_TYPE
HEXR[3] <= hex0[3].DB_MAX_OUTPUT_PORT_TYPE
HEXR[4] <= hex0[4].DB_MAX_OUTPUT_PORT_TYPE
HEXR[5] <= hex0[5].DB_MAX_OUTPUT_PORT_TYPE
HEXR[6] <= hex0[6].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|PLL_VGA:PP
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|adc_mic_lcd|PLL_VGA:PP|altpll:altpll_component
inclk[0] => PLL_VGA_altpll:auto_generated.inclk[0]
inclk[1] => PLL_VGA_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_VGA_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_VGA_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adc_mic_lcd|PLL_VGA:PP|altpll:altpll_component|PLL_VGA_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|SOUND_TO_MTL2:sm
WAVE[0] => WAVE[0].IN2
WAVE[1] => WAVE[1].IN2
WAVE[2] => WAVE[2].IN2
WAVE[3] => WAVE[3].IN2
WAVE[4] => WAVE[4].IN2
WAVE[5] => WAVE[5].IN2
WAVE[6] => WAVE[6].IN2
WAVE[7] => WAVE[7].IN2
WAVE[8] => WAVE[8].IN2
WAVE[9] => WAVE[9].IN2
WAVE[10] => WAVE[10].IN2
WAVE[11] => WAVE[11].IN2
WAVE[12] => WAVE[12].IN2
WAVE[13] => WAVE[13].IN2
WAVE[14] => WAVE[14].IN2
WAVE[15] => WAVE[15].IN2
AUDIO_MCLK => ~NO_FANOUT~
SAMPLE_TR => SAMPLE_TR.IN2
RESET_n => RESET_n.IN1
DRAW_DOT => concat.IN1
DRAW_DOT => concat.IN1
MTL_CLK => MTL_CLK.IN3
MTL2_R[0] <= VGA_Controller:vc.oVGA_R
MTL2_R[1] <= VGA_Controller:vc.oVGA_R
MTL2_R[2] <= VGA_Controller:vc.oVGA_R
MTL2_R[3] <= VGA_Controller:vc.oVGA_R
MTL2_R[4] <= VGA_Controller:vc.oVGA_R
MTL2_R[5] <= VGA_Controller:vc.oVGA_R
MTL2_R[6] <= VGA_Controller:vc.oVGA_R
MTL2_R[7] <= VGA_Controller:vc.oVGA_R
MTL2_G[0] <= VGA_Controller:vc.oVGA_G
MTL2_G[1] <= VGA_Controller:vc.oVGA_G
MTL2_G[2] <= VGA_Controller:vc.oVGA_G
MTL2_G[3] <= VGA_Controller:vc.oVGA_G
MTL2_G[4] <= VGA_Controller:vc.oVGA_G
MTL2_G[5] <= VGA_Controller:vc.oVGA_G
MTL2_G[6] <= VGA_Controller:vc.oVGA_G
MTL2_G[7] <= VGA_Controller:vc.oVGA_G
MTL2_B[0] <= VGA_Controller:vc.oVGA_B
MTL2_B[1] <= VGA_Controller:vc.oVGA_B
MTL2_B[2] <= VGA_Controller:vc.oVGA_B
MTL2_B[3] <= VGA_Controller:vc.oVGA_B
MTL2_B[4] <= VGA_Controller:vc.oVGA_B
MTL2_B[5] <= VGA_Controller:vc.oVGA_B
MTL2_B[6] <= VGA_Controller:vc.oVGA_B
MTL2_B[7] <= VGA_Controller:vc.oVGA_B
MTL2_HSD <= VGA_Controller:vc.oVGA_H_SYNC
MTL2_VSD <= VGA_Controller:vc.oVGA_V_SYNC
MTL2_DCLK <= VGA_Controller:vc.oVGA_CLOCK
SCAL[0] => LessThan6.IN8
SCAL[1] => LessThan6.IN7
SCAL[2] => LessThan6.IN6
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => SW_ADDR.OUTPUTSELECT
START_STOP => PW_CH.OUTPUTSELECT
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB
START_STOP => concat.DATAB


|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0]~reg0.CLK
iCLK => V_Cont[1]~reg0.CLK
iCLK => V_Cont[2]~reg0.CLK
iCLK => V_Cont[3]~reg0.CLK
iCLK => V_Cont[4]~reg0.CLK
iCLK => V_Cont[5]~reg0.CLK
iCLK => V_Cont[6]~reg0.CLK
iCLK => V_Cont[7]~reg0.CLK
iCLK => V_Cont[8]~reg0.CLK
iCLK => V_Cont[9]~reg0.CLK
iCLK => V_Cont[10]~reg0.CLK
iCLK => V_Cont[11]~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0]~reg0.CLK
iCLK => H_Cont[1]~reg0.CLK
iCLK => H_Cont[2]~reg0.CLK
iCLK => H_Cont[3]~reg0.CLK
iCLK => H_Cont[4]~reg0.CLK
iCLK => H_Cont[5]~reg0.CLK
iCLK => H_Cont[6]~reg0.CLK
iCLK => H_Cont[7]~reg0.CLK
iCLK => H_Cont[8]~reg0.CLK
iCLK => H_Cont[9]~reg0.CLK
iCLK => H_Cont[10]~reg0.CLK
iCLK => H_Cont[11]~reg0.CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0]~reg0.ACLR
iRST_N => H_Cont[1]~reg0.ACLR
iRST_N => H_Cont[2]~reg0.ACLR
iRST_N => H_Cont[3]~reg0.ACLR
iRST_N => H_Cont[4]~reg0.ACLR
iRST_N => H_Cont[5]~reg0.ACLR
iRST_N => H_Cont[6]~reg0.ACLR
iRST_N => H_Cont[7]~reg0.ACLR
iRST_N => H_Cont[8]~reg0.ACLR
iRST_N => H_Cont[9]~reg0.ACLR
iRST_N => H_Cont[10]~reg0.ACLR
iRST_N => H_Cont[11]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0]~reg0.ACLR
iRST_N => V_Cont[1]~reg0.ACLR
iRST_N => V_Cont[2]~reg0.ACLR
iRST_N => V_Cont[3]~reg0.ACLR
iRST_N => V_Cont[4]~reg0.ACLR
iRST_N => V_Cont[5]~reg0.ACLR
iRST_N => V_Cont[6]~reg0.ACLR
iRST_N => V_Cont[7]~reg0.ACLR
iRST_N => V_Cont[8]~reg0.ACLR
iRST_N => V_Cont[9]~reg0.ACLR
iRST_N => V_Cont[10]~reg0.ACLR
iRST_N => V_Cont[11]~reg0.ACLR
H_Cont[0] <= H_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[1] <= H_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[2] <= H_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[3] <= H_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[4] <= H_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[5] <= H_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[6] <= H_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[7] <= H_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[8] <= H_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[9] <= H_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[10] <= H_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[11] <= H_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[0] <= V_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[1] <= V_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[2] <= V_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[3] <= V_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[4] <= V_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[5] <= V_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[6] <= V_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[7] <= V_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[8] <= V_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[9] <= V_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[10] <= V_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[11] <= V_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component
wren_a => altsyncram_soj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_soj1:auto_generated.data_a[0]
data_a[1] => altsyncram_soj1:auto_generated.data_a[1]
data_a[2] => altsyncram_soj1:auto_generated.data_a[2]
data_a[3] => altsyncram_soj1:auto_generated.data_a[3]
data_a[4] => altsyncram_soj1:auto_generated.data_a[4]
data_a[5] => altsyncram_soj1:auto_generated.data_a[5]
data_a[6] => altsyncram_soj1:auto_generated.data_a[6]
data_a[7] => altsyncram_soj1:auto_generated.data_a[7]
data_a[8] => altsyncram_soj1:auto_generated.data_a[8]
data_a[9] => altsyncram_soj1:auto_generated.data_a[9]
data_a[10] => altsyncram_soj1:auto_generated.data_a[10]
data_a[11] => altsyncram_soj1:auto_generated.data_a[11]
data_a[12] => altsyncram_soj1:auto_generated.data_a[12]
data_a[13] => altsyncram_soj1:auto_generated.data_a[13]
data_a[14] => altsyncram_soj1:auto_generated.data_a[14]
data_a[15] => altsyncram_soj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_soj1:auto_generated.address_a[0]
address_a[1] => altsyncram_soj1:auto_generated.address_a[1]
address_a[2] => altsyncram_soj1:auto_generated.address_a[2]
address_a[3] => altsyncram_soj1:auto_generated.address_a[3]
address_a[4] => altsyncram_soj1:auto_generated.address_a[4]
address_a[5] => altsyncram_soj1:auto_generated.address_a[5]
address_a[6] => altsyncram_soj1:auto_generated.address_a[6]
address_a[7] => altsyncram_soj1:auto_generated.address_a[7]
address_a[8] => altsyncram_soj1:auto_generated.address_a[8]
address_a[9] => altsyncram_soj1:auto_generated.address_a[9]
address_a[10] => altsyncram_soj1:auto_generated.address_a[10]
address_a[11] => altsyncram_soj1:auto_generated.address_a[11]
address_b[0] => altsyncram_soj1:auto_generated.address_b[0]
address_b[1] => altsyncram_soj1:auto_generated.address_b[1]
address_b[2] => altsyncram_soj1:auto_generated.address_b[2]
address_b[3] => altsyncram_soj1:auto_generated.address_b[3]
address_b[4] => altsyncram_soj1:auto_generated.address_b[4]
address_b[5] => altsyncram_soj1:auto_generated.address_b[5]
address_b[6] => altsyncram_soj1:auto_generated.address_b[6]
address_b[7] => altsyncram_soj1:auto_generated.address_b[7]
address_b[8] => altsyncram_soj1:auto_generated.address_b[8]
address_b[9] => altsyncram_soj1:auto_generated.address_b[9]
address_b[10] => altsyncram_soj1:auto_generated.address_b[10]
address_b[11] => altsyncram_soj1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_soj1:auto_generated.clock0
clock1 => altsyncram_soj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_soj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_soj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_soj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_soj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_soj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_soj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_soj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_soj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_soj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_soj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_soj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_soj1:auto_generated.q_b[11]
q_b[12] <= altsyncram_soj1:auto_generated.q_b[12]
q_b[13] <= altsyncram_soj1:auto_generated.q_b[13]
q_b[14] <= altsyncram_soj1:auto_generated.q_b[14]
q_b[15] <= altsyncram_soj1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component
wren_a => altsyncram_soj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_soj1:auto_generated.data_a[0]
data_a[1] => altsyncram_soj1:auto_generated.data_a[1]
data_a[2] => altsyncram_soj1:auto_generated.data_a[2]
data_a[3] => altsyncram_soj1:auto_generated.data_a[3]
data_a[4] => altsyncram_soj1:auto_generated.data_a[4]
data_a[5] => altsyncram_soj1:auto_generated.data_a[5]
data_a[6] => altsyncram_soj1:auto_generated.data_a[6]
data_a[7] => altsyncram_soj1:auto_generated.data_a[7]
data_a[8] => altsyncram_soj1:auto_generated.data_a[8]
data_a[9] => altsyncram_soj1:auto_generated.data_a[9]
data_a[10] => altsyncram_soj1:auto_generated.data_a[10]
data_a[11] => altsyncram_soj1:auto_generated.data_a[11]
data_a[12] => altsyncram_soj1:auto_generated.data_a[12]
data_a[13] => altsyncram_soj1:auto_generated.data_a[13]
data_a[14] => altsyncram_soj1:auto_generated.data_a[14]
data_a[15] => altsyncram_soj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_soj1:auto_generated.address_a[0]
address_a[1] => altsyncram_soj1:auto_generated.address_a[1]
address_a[2] => altsyncram_soj1:auto_generated.address_a[2]
address_a[3] => altsyncram_soj1:auto_generated.address_a[3]
address_a[4] => altsyncram_soj1:auto_generated.address_a[4]
address_a[5] => altsyncram_soj1:auto_generated.address_a[5]
address_a[6] => altsyncram_soj1:auto_generated.address_a[6]
address_a[7] => altsyncram_soj1:auto_generated.address_a[7]
address_a[8] => altsyncram_soj1:auto_generated.address_a[8]
address_a[9] => altsyncram_soj1:auto_generated.address_a[9]
address_a[10] => altsyncram_soj1:auto_generated.address_a[10]
address_a[11] => altsyncram_soj1:auto_generated.address_a[11]
address_b[0] => altsyncram_soj1:auto_generated.address_b[0]
address_b[1] => altsyncram_soj1:auto_generated.address_b[1]
address_b[2] => altsyncram_soj1:auto_generated.address_b[2]
address_b[3] => altsyncram_soj1:auto_generated.address_b[3]
address_b[4] => altsyncram_soj1:auto_generated.address_b[4]
address_b[5] => altsyncram_soj1:auto_generated.address_b[5]
address_b[6] => altsyncram_soj1:auto_generated.address_b[6]
address_b[7] => altsyncram_soj1:auto_generated.address_b[7]
address_b[8] => altsyncram_soj1:auto_generated.address_b[8]
address_b[9] => altsyncram_soj1:auto_generated.address_b[9]
address_b[10] => altsyncram_soj1:auto_generated.address_b[10]
address_b[11] => altsyncram_soj1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_soj1:auto_generated.clock0
clock1 => altsyncram_soj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_soj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_soj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_soj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_soj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_soj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_soj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_soj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_soj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_soj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_soj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_soj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_soj1:auto_generated.q_b[11]
q_b[12] <= altsyncram_soj1:auto_generated.q_b[12]
q_b[13] <= altsyncram_soj1:auto_generated.q_b[13]
q_b[14] <= altsyncram_soj1:auto_generated.q_b[14]
q_b[15] <= altsyncram_soj1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


