Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  3 12:55:46 2021
| Host         : MISTEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.663        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.663        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.806ns (77.323%)  route 0.530ns (22.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  result_controller/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    result_controller/refresh_counter_reg[12]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.667 r  result_controller/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.667    result_controller/refresh_counter_reg[16]_i_1_n_6
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606    15.029    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[17]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.062    15.330    result_controller/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.785ns (77.118%)  route 0.530ns (22.882%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  result_controller/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    result_controller/refresh_counter_reg[12]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.646 r  result_controller/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.646    result_controller/refresh_counter_reg[16]_i_1_n_4
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606    15.029    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[19]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.062    15.330    result_controller/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.711ns (76.362%)  route 0.530ns (23.638%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  result_controller/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    result_controller/refresh_counter_reg[12]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  result_controller/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.572    result_controller/refresh_counter_reg[16]_i_1_n_5
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606    15.029    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[18]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.062    15.330    result_controller/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.695ns (76.192%)  route 0.530ns (23.808%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  result_controller/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    result_controller/refresh_counter_reg[12]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.556 r  result_controller/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.556    result_controller/refresh_counter_reg[16]_i_1_n_7
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.606    15.029    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.062    15.330    result_controller/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.692ns (76.160%)  route 0.530ns (23.840%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  result_controller/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.553    result_controller/refresh_counter_reg[12]_i_1_n_6
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[13]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.671ns (75.932%)  route 0.530ns (24.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  result_controller/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.532    result_controller/refresh_counter_reg[12]_i_1_n_4
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[15]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.597ns (75.095%)  route 0.530ns (24.905%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.458 r  result_controller/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.458    result_controller/refresh_counter_reg[12]_i_1_n_5
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[14]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.581ns (74.906%)  route 0.530ns (25.094%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  result_controller/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    result_controller/refresh_counter_reg[8]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.442 r  result_controller/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.442    result_controller/refresh_counter_reg[12]_i_1_n_7
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[12]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.578ns (74.870%)  route 0.530ns (25.130%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.439 r  result_controller/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.439    result_controller/refresh_counter_reg[8]_i_1_n_6
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[9]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 result_controller/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.557ns (74.617%)  route 0.530ns (25.383%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     5.332    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  result_controller/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     6.317    result_controller/refresh_counter_reg_n_0_[1]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.991 r  result_controller/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    result_controller/refresh_counter_reg[0]_i_1_n_0
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  result_controller/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    result_controller/refresh_counter_reg[4]_i_1_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.418 r  result_controller/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.418    result_controller/refresh_counter_reg[8]_i_1_n_4
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.607    15.030    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[11]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.062    15.331    result_controller/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  7.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.604     1.523    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  result_controller/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    result_controller/refresh_counter_reg_n_0_[7]
    SLICE_X89Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  result_controller/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    result_controller/refresh_counter_reg[4]_i_1_n_4
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.875     2.040    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    result_controller/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    result_controller/refresh_counter_reg_n_0_[11]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  result_controller/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    result_controller/refresh_counter_reg[8]_i_1_n_4
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    result_controller/refresh_counter_reg_n_0_[15]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  result_controller/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    result_controller/refresh_counter_reg[12]_i_1_n_4
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  result_controller/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    result_controller/refresh_counter_reg_n_0_[3]
    SLICE_X89Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  result_controller/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    result_controller/refresh_counter_reg[0]_i_1_n_4
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.877     2.042    result_controller/clk
    SLICE_X89Y61         FDRE                                         r  result_controller/refresh_counter_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X89Y61         FDRE (Hold_fdre_C_D)         0.105     1.629    result_controller/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.604     1.523    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  result_controller/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.770    result_controller/refresh_counter_reg_n_0_[4]
    SLICE_X89Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  result_controller/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    result_controller/refresh_counter_reg[4]_i_1_n_7
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.875     2.040    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    result_controller/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    result_controller/refresh_counter_reg_n_0_[12]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  result_controller/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    result_controller/refresh_counter_reg[12]_i_1_n_7
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    result_controller/clk
    SLICE_X89Y64         FDRE                                         r  result_controller/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.769    result_controller/refresh_counter_reg_n_0_[8]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  result_controller/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    result_controller/refresh_counter_reg[8]_i_1_n_7
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.769    result_controller/refresh_counter_reg_n_0_[16]
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  result_controller/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    result_controller/refresh_counter_reg[16]_i_1_n_7
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    result_controller/clk
    SLICE_X89Y65         FDRE                                         r  result_controller/refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.604     1.523    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  result_controller/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.774    result_controller/refresh_counter_reg_n_0_[6]
    SLICE_X89Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  result_controller/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    result_controller/refresh_counter_reg[4]_i_1_n_5
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.875     2.040    result_controller/clk
    SLICE_X89Y62         FDRE                                         r  result_controller/refresh_counter_reg[6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    result_controller/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 result_controller/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_controller/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  result_controller/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.773    result_controller/refresh_counter_reg_n_0_[10]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  result_controller/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    result_controller/refresh_counter_reg[8]_i_1_n_5
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    result_controller/clk
    SLICE_X89Y63         FDRE                                         r  result_controller/refresh_counter_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    result_controller/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y61    result_controller/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    result_controller/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    result_controller/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    result_controller/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    result_controller/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    result_controller/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    result_controller/refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    result_controller/refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    result_controller/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    result_controller/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    result_controller/refresh_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    result_controller/refresh_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    result_controller/refresh_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    result_controller/refresh_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    result_controller/refresh_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    result_controller/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y61    result_controller/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    result_controller/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    result_controller/refresh_counter_reg[13]/C



