# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of fifo_tb.sv was successful with warnings.
vsim -gui work.fifo_tb1
# vsim -gui work.fifo_tb1 
# Start time: 16:08:54 on Apr 18,2025
# Loading sv_std.std
# Loading work.fifo_tb1
# Loading work.fifo
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# End time: 16:10:29 on Apr 18,2025, Elapsed time: 0:01:35
# Errors: 0, Warnings: 7
