
Selected circuits
===================
 - **Circuit**: 11-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul11u_pwr_0_930_wce_00_0000_gen.v) [Verilog PDK45](mul11u_pwr_0_930_wce_00_0000_pdk45.v)  [C](mul11u_pwr_0_930_wce_00_0000.c) |
| mul11u_pwr_0_728_wce_00_0942 | 817.31932 | 3953 | 99.7510433197 | 0.8411172367 |  [Verilog generic](mul11u_pwr_0_728_wce_00_0942_gen.v) [Verilog PDK45](mul11u_pwr_0_728_wce_00_0942_pdk45.v)  [C](mul11u_pwr_0_728_wce_00_0942.c) |
| mul11u_pwr_0_707_wce_00_0984 | 815.85285 | 4129 | 99.7128009796 | 0.7962511002 |  [Verilog generic](mul11u_pwr_0_707_wce_00_0984_gen.v) [Verilog PDK45](mul11u_pwr_0_707_wce_00_0984_pdk45.v)  [C](mul11u_pwr_0_707_wce_00_0984.c) |
| mul11u_pwr_0_657_wce_00_1999 | 1414.09797 | 8386 | 99.8387336731 | 1.1457789785 |  [Verilog generic](mul11u_pwr_0_657_wce_00_1999_gen.v) [Verilog PDK45](mul11u_pwr_0_657_wce_00_1999_pdk45.v)  [C](mul11u_pwr_0_657_wce_00_1999.c) |
| mul11u_pwr_0_517_wce_00_4736 | 3786.98589 | 19864 | 99.8664140701 | 3.0003151541 |  [Verilog generic](mul11u_pwr_0_517_wce_00_4736_gen.v) [Verilog PDK45](mul11u_pwr_0_517_wce_00_4736_pdk45.v)  [C](mul11u_pwr_0_517_wce_00_4736.c) |
| mul11u_pwr_0_410_wce_00_9922 | 7554.73259 | 41617 | 99.8815536499 | 4.9595147171 |  [Verilog generic](mul11u_pwr_0_410_wce_00_9922_gen.v) [Verilog PDK45](mul11u_pwr_0_410_wce_00_9922_pdk45.v)  [C](mul11u_pwr_0_410_wce_00_9922.c) |
| mul11u_pwr_0_311_wce_01_9904 | 16084.93175 | 83484 | 99.8914718628 | 9.1780422544 |  [Verilog generic](mul11u_pwr_0_311_wce_01_9904_gen.v) [Verilog PDK45](mul11u_pwr_0_311_wce_01_9904_pdk45.v)  [C](mul11u_pwr_0_311_wce_01_9904.c) |
| mul11u_pwr_0_236_wce_06_0311 | 49343.2457 | 252964 | 99.9009847641 | 19.9511218423 |  [Verilog generic](mul11u_pwr_0_236_wce_06_0311_gen.v) [Verilog PDK45](mul11u_pwr_0_236_wce_06_0311_pdk45.v)  [C](mul11u_pwr_0_236_wce_06_0311.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             