
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vga_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/utils_1/imports/synth_1/vga_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/utils_1/imports/synth_1/vga_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1327.270 ; gain = 440.617
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'paddle', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:73]
INFO: [Synth 8-11241] undeclared symbol 'paddle2', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:74]
INFO: [Synth 8-11241] undeclared symbol 'line_1', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:76]
INFO: [Synth 8-11241] undeclared symbol 'line_2', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:77]
INFO: [Synth 8-11241] undeclared symbol 'line_3', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:78]
INFO: [Synth 8-11241] undeclared symbol 'line_4', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:79]
INFO: [Synth 8-11241] undeclared symbol 'line_5', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:80]
INFO: [Synth 8-11241] undeclared symbol 'line_6', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:81]
INFO: [Synth 8-11241] undeclared symbol 'line_7', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:82]
INFO: [Synth 8-11241] undeclared symbol 'line_8', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:83]
INFO: [Synth 8-11241] undeclared symbol 'line_9', assumed default net type 'wire' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:84]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (0#1) [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'block_controller' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'block_controller' (0#1) [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:3]
WARNING: [Synth 8-7071] port 'p2score' of module 'block_controller' is unconnected for instance 'sc' [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/vga_top.v:80]
WARNING: [Synth 8-7023] instance 'sc' of module 'block_controller' has 15 connections declared, but only 14 given [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/vga_top.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/vga_top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (0#1) [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/vga_top.v:24]
WARNING: [Synth 8-7137] Register p2score_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:114]
WARNING: [Synth 8-7137] Register PL_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:73]
WARNING: [Synth 8-7137] Register PR_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:73]
WARNING: [Synth 8-7137] Register PY_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:73]
WARNING: [Synth 8-7137] Register P2L_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:74]
WARNING: [Synth 8-7137] Register P2R_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:74]
WARNING: [Synth 8-7137] Register P2Y_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:74]
WARNING: [Synth 8-7137] Register debounce_reg in module block_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/sources_1/new/block_controller.v:130]
WARNING: [Synth 8-7129] Port BtnD in module vga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.738 ; gain = 555.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.738 ; gain = 555.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.738 ; gain = 555.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1441.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/constrs_1/new/cf.xdc]
Finished Parsing XDC File [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/constrs_1/new/cf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.srcs/constrs_1/new/cf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1496.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1496.055 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'block_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE2 |                               01 |                               11
                 iSTATE1 |                               10 |                               01
                  iSTATE |                               11 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'sequential' in module 'block_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   2 Input   16 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 31    
	   6 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port BtnD in module vga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[31]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[31]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[30]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[30]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[29]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[29]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[28]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[28]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[27]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[27]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[26]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[26]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[25]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[25]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[24]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[24]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[23]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[23]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[22]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[22]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[21]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[21]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[20]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[20]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[19]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[19]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[18]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[18]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[17]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[17]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[16]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[16]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[15]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[15]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[14]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[14]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[13]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[13]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[12]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[12]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[11]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[11]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[10]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[10]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[9]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[9]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[8]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[8]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[7]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[7]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[6]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[6]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[5]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[5]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[4]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[4]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[3]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[3]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[2]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[2]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[1]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[1]_P) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[0]_LDC) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (sc/debounce_reg[0]_P) is unused and will be removed from module vga_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   121|
|3     |LUT1   |    65|
|4     |LUT2   |   145|
|5     |LUT3   |   112|
|6     |LUT4   |   223|
|7     |LUT5   |   115|
|8     |LUT6   |   273|
|9     |MUXF7  |     4|
|10    |FDCE   |    85|
|11    |FDPE   |    11|
|12    |FDRE   |    71|
|13    |FDSE   |    24|
|14    |IBUF   |     8|
|15    |OBUF   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1496.055 ; gain = 555.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1496.055 ; gain = 609.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1496.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_top' is not ideal for floorplanning, since the cellview 'block_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 532a2ca2
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1496.055 ; gain = 1020.086
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1496.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhir/Documents/Code-local/DSD-Labs/Final Project/Final Project.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 15:15:25 2023...
