/* Verilog netlist generated by SCUBA Diamond_1.2_Production (92) */
/* Module Version: 6.1 */
/* D:\lscc\diamond\1.2\ispfpga\bin\nt\scuba.exe -w -lang verilog -synth synplify -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -rdata_width 18 -data_width 18 -num_rows 2048 -outdata REGISTERED -resetmode SYNC -memfile c:/dev/source/rb/rom_make/sqwave_rom_2048d18b.mem -memformat hex -cascade -1 -e  */
/* Sun Dec 04 18:30:36 2011 */


`timescale 1 ns / 1 ps
module RAM_DP18b2048d_SQWAVESET (WrAddress, RdAddress, Data, WE, RdClock, 
    RdClockEn, Reset, WrClock, WrClockEn, Q);
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [17:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [17:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3F = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3E = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3D = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3C = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3B = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_3A = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_39 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_38 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_37 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_36 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_35 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_34 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_33 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_32 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_31 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_30 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2F = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2E = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2D = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2C = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2B = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_2A = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_29 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_28 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_27 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_26 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_25 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_24 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_23 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_22 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_21 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_20 = 320'h00201002010020100201002010020100201002010020100201002010020100201002010020100201 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1F = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1E = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1D = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1C = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1B = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_1A = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_19 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_18 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_17 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_16 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_15 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_14 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_13 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_12 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_11 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_10 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0F = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0E = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0D = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0C = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0B = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_0A = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_09 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_08 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_07 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_06 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_05 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_04 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_03 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_02 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_01 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.INITVAL_00 = 320'h3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.CSDECODE_B =  3'b000 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.CSDECODE_A =  3'b000 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.WRITEMODE_B = "NORMAL" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.WRITEMODE_A = "NORMAL" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.GSR = "DISABLED" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.RESETMODE = "SYNC" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.REGMODE_B = "OUTREG" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.REGMODE_A = "OUTREG" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.DATA_WIDTH_B = 9 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_0_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB RAM_DP18b2048d_SQWAVESET_0_0_1 (.DIA0(Data[0]), .DIA1(Data[1]), 
        .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), .DIA5(Data[5]), 
        .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), .DIA9(scuba_vlo), 
        .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), .DIA13(scuba_vlo), 
        .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), 
        .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), .ADA3(WrAddress[0]), 
        .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), .ADA7(WrAddress[4]), 
        .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="RAM_DP18b2048d_SQWAVESET.lpc" */
             /* synthesis MEM_INIT_FILE="sqwave_rom_2048d18b.mem" */
             /* synthesis INITVAL_3F="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_3E="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_3D="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_3C="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_3B="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_3A="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_39="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_38="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_37="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_36="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_35="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_34="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_33="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_32="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_31="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_30="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2F="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2E="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2D="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2C="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2B="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_2A="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_29="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_28="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_27="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_26="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_25="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_24="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_23="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_22="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_21="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_20="0x00201002010020100201002010020100201002010020100201002010020100201002010020100201" */
             /* synthesis INITVAL_1F="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_1E="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_1D="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_1C="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_1B="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_1A="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_19="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_18="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_17="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_16="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_15="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_14="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_13="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_12="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_11="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_10="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0F="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0E="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0D="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0C="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0B="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_0A="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_09="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_08="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_07="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_06="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_05="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_04="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_03="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_02="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_01="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis INITVAL_00="0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="SYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3F = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3E = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3D = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3C = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3B = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_3A = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_39 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_38 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_37 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_36 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_35 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_34 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_33 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_32 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_31 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_30 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2F = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2E = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2D = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2C = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2B = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_2A = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_29 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_28 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_27 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_26 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_25 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_24 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_23 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_22 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_21 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_20 = 320'h20100201002010020100201002010020100201002010020100201002010020100201002010020100 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1F = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1E = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1D = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1C = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1B = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_1A = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_19 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_18 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_17 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_16 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_15 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_14 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_13 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_12 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_11 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_10 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0F = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0E = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0D = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0C = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0B = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_0A = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_09 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_08 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_07 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_06 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_05 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_04 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_03 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_02 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_01 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.INITVAL_00 = 320'h1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.CSDECODE_B =  3'b000 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.CSDECODE_A =  3'b000 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.WRITEMODE_B = "NORMAL" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.WRITEMODE_A = "NORMAL" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.GSR = "DISABLED" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.RESETMODE = "SYNC" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.REGMODE_B = "OUTREG" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.REGMODE_A = "OUTREG" ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.DATA_WIDTH_B = 9 ;
    defparam RAM_DP18b2048d_SQWAVESET_0_1_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB RAM_DP18b2048d_SQWAVESET_0_1_0 (.DIA0(Data[9]), .DIA1(Data[10]), 
        .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), .DIA5(Data[14]), 
        .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), .DIA9(scuba_vlo), 
        .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), .DIA13(scuba_vlo), 
        .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), 
        .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), .ADA3(WrAddress[0]), 
        .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), .ADA7(WrAddress[4]), 
        .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="RAM_DP18b2048d_SQWAVESET.lpc" */
             /* synthesis MEM_INIT_FILE="sqwave_rom_2048d18b.mem" */
             /* synthesis INITVAL_3F="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_3E="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_3D="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_3C="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_3B="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_3A="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_39="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_38="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_37="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_36="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_35="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_34="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_33="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_32="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_31="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_30="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2F="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2E="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2D="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2C="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2B="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_2A="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_29="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_28="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_27="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_26="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_25="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_24="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_23="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_22="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_21="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_20="0x20100201002010020100201002010020100201002010020100201002010020100201002010020100" */
             /* synthesis INITVAL_1F="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_1E="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_1D="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_1C="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_1B="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_1A="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_19="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_18="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_17="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_16="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_15="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_14="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_13="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_12="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_11="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_10="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0F="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0E="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0D="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0C="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0B="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_0A="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_09="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_08="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_07="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_06="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_05="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_04="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_03="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_02="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_01="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis INITVAL_00="0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="SYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 MEM_LPC_FILE RAM_DP18b2048d_SQWAVESET.lpc
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 MEM_INIT_FILE sqwave_rom_2048d18b.mem
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3F 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3E 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3D 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3C 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3B 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_3A 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_39 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_38 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_37 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_36 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_35 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_34 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_33 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_32 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_31 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_30 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2F 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2E 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2D 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2C 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2B 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_2A 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_29 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_28 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_27 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_26 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_25 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_24 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_23 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_22 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_21 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_20 0x00201002010020100201002010020100201002010020100201002010020100201002010020100201
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1F 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1E 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1D 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1C 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1B 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_1A 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_19 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_18 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_17 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_16 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_15 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_14 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_13 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_12 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_11 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_10 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0F 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0E 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0D 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0C 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0B 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_0A 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_09 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_08 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_07 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_06 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_05 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_04 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_03 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_02 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_01 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 INITVAL_00 0x3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF3FFFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 CSDECODE_B 0b000
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 CSDECODE_A 0b000
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 WRITEMODE_B NORMAL
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 WRITEMODE_A NORMAL
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 GSR DISABLED
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 RESETMODE SYNC
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 REGMODE_B OUTREG
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 REGMODE_A OUTREG
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 DATA_WIDTH_B 9
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_0_1 DATA_WIDTH_A 9
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 MEM_LPC_FILE RAM_DP18b2048d_SQWAVESET.lpc
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 MEM_INIT_FILE sqwave_rom_2048d18b.mem
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3F 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3E 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3D 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3C 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3B 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_3A 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_39 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_38 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_37 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_36 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_35 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_34 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_33 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_32 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_31 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_30 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2F 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2E 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2D 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2C 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2B 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_2A 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_29 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_28 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_27 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_26 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_25 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_24 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_23 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_22 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_21 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_20 0x20100201002010020100201002010020100201002010020100201002010020100201002010020100
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1F 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1E 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1D 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1C 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1B 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_1A 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_19 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_18 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_17 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_16 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_15 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_14 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_13 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_12 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_11 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_10 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0F 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0E 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0D 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0C 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0B 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_0A 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_09 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_08 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_07 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_06 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_05 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_04 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_03 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_02 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_01 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 INITVAL_00 0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 CSDECODE_B 0b000
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 CSDECODE_A 0b000
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 WRITEMODE_B NORMAL
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 WRITEMODE_A NORMAL
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 GSR DISABLED
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 RESETMODE SYNC
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 REGMODE_B OUTREG
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 REGMODE_A OUTREG
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 DATA_WIDTH_B 9
    // exemplar attribute RAM_DP18b2048d_SQWAVESET_0_1_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
