/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_wt_slp_ctl_reg.h
//[Revision time]   : Mon Oct 30 22:54:33 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_WT_SLP_CTL_REG_REGS_H__
#define __CONN_WT_SLP_CTL_REG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_WT_SLP_CTL_REG CR Definitions                     
//
//****************************************************************************

#define CONN_WT_SLP_CTL_REG_BASE                               (0x18091000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define CONN_WT_SLP_CTL_REG_WB_SLP_TRG_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x000u) // 1000
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x004u) // 1004
#define CONN_WT_SLP_CTL_REG_WB_STA_ADDR                        (CONN_WT_SLP_CTL_REG_BASE + 0x008u) // 1008
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_ADDR                  (CONN_WT_SLP_CTL_REG_BASE + 0x00Cu) // 100C
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR1_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x010u) // 1010
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR2_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x014u) // 1014
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR3_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x018u) // 1018
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR4_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x01Cu) // 101C
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR5_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x020u) // 1020
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR6_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x024u) // 1024
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR7_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x028u) // 1028
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR8_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x02Cu) // 102C
#define CONN_WT_SLP_CTL_REG_WB_BG_ON1_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x030u) // 1030
#define CONN_WT_SLP_CTL_REG_WB_BG_ON2_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x034u) // 1034
#define CONN_WT_SLP_CTL_REG_WB_BG_ON3_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x038u) // 1038
#define CONN_WT_SLP_CTL_REG_WB_BG_ON4_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x03Cu) // 103C
#define CONN_WT_SLP_CTL_REG_WB_BG_ON5_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x040u) // 1040
#define CONN_WT_SLP_CTL_REG_WB_BG_ON6_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x044u) // 1044
#define CONN_WT_SLP_CTL_REG_WB_BG_ON7_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x048u) // 1048
#define CONN_WT_SLP_CTL_REG_WB_BG_ON8_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x04Cu) // 104C
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF1_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x050u) // 1050
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF2_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x054u) // 1054
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF3_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x058u) // 1058
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF4_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x05Cu) // 105C
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF5_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x060u) // 1060
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF6_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x064u) // 1064
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF7_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x068u) // 1068
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF8_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x06Cu) // 106C
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_ADDR                 (CONN_WT_SLP_CTL_REG_BASE + 0x070u) // 1070
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x074u) // 1074
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_ADDR                (CONN_WT_SLP_CTL_REG_BASE + 0x078u) // 1078
#define CONN_WT_SLP_CTL_REG_WB_BT_CK_ADDR_ADDR                 (CONN_WT_SLP_CTL_REG_BASE + 0x07Cu) // 107C
#define CONN_WT_SLP_CTL_REG_WB_BT_WAKE_ADDR_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x080u) // 1080
#define CONN_WT_SLP_CTL_REG_WB_TOP_CK_ADDR_ADDR                (CONN_WT_SLP_CTL_REG_BASE + 0x084u) // 1084
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_ADDR                (CONN_WT_SLP_CTL_REG_BASE + 0x088u) // 1088
#define CONN_WT_SLP_CTL_REG_WB_WF_B0_CMD_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x08cu) // 108C
#define CONN_WT_SLP_CTL_REG_WB_WF_B1_CMD_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x090u) // 1090
#define CONN_WT_SLP_CTL_REG_WB_GPS_RFBUF_ADR_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x094u) // 1094
#define CONN_WT_SLP_CTL_REG_WB_GPS_L5_EN_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x098u) // 1098
#define CONN_WT_SLP_CTL_REG_WB_STA1_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x0A0u) // 10A0
#define CONN_WT_SLP_CTL_REG_WB_RSV_ADDR                        (CONN_WT_SLP_CTL_REG_BASE + 0x0A4u) // 10A4
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x0A8u) // 10A8
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x100u) // 1100
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x104u) // 1104
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x108u) // 1108
#define CONN_WT_SLP_CTL_REG_WB_BT1_CK_ADDR_ADDR                (CONN_WT_SLP_CTL_REG_BASE + 0x10Cu) // 110C
#define CONN_WT_SLP_CTL_REG_WB_BT1_WAKE_ADDR_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x110u) // 1110
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x114u) // 1114
#define CONN_WT_SLP_CTL_REG_WB_STA2_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x118u) // 1118
#define CONN_WT_SLP_CTL_REG_WB_SLP_DEBUG_ADDR                  (CONN_WT_SLP_CTL_REG_BASE + 0X11cu) // 111C
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x120u) // 1120
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x124u) // 1124
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x128u) // 1128
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x12Cu) // 112C
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x130u) // 1130
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x134u) // 1134
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_0_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x138u) // 1138
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_1_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x13Cu) // 113C
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_2_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x140u) // 1140
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_3_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x144u) // 1144
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_4_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x148u) // 1148
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_5_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x14Cu) // 114C
#define CONN_WT_SLP_CTL_REG_WB_STA3_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x150u) // 1150
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR9_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x154u) // 1154
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR10_ADDR                  (CONN_WT_SLP_CTL_REG_BASE + 0x158u) // 1158
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR11_ADDR                  (CONN_WT_SLP_CTL_REG_BASE + 0x15cu) // 115C
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR12_ADDR                  (CONN_WT_SLP_CTL_REG_BASE + 0x160u) // 1160
#define CONN_WT_SLP_CTL_REG_WB_BG_ON9_ADDR                     (CONN_WT_SLP_CTL_REG_BASE + 0x164u) // 1164
#define CONN_WT_SLP_CTL_REG_WB_BG_ON10_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x168u) // 1168
#define CONN_WT_SLP_CTL_REG_WB_BG_ON11_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x16Cu) // 116C
#define CONN_WT_SLP_CTL_REG_WB_BG_ON12_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x170u) // 1170
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF9_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x174u) // 1174
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF10_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x178u) // 1178
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF11_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x17Cu) // 117C
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF12_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x180u) // 1180
#define CONN_WT_SLP_CTL_REG_WB_STA4_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x184u) // 1184
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_CK_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x18Cu) // 118C
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_WAKE_ADDR_ADDR           (CONN_WT_SLP_CTL_REG_BASE + 0x190u) // 1190
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_ZPS_ADDR_ADDR            (CONN_WT_SLP_CTL_REG_BASE + 0x194u) // 1194
#define CONN_WT_SLP_CTL_REG_WB_WF_LIT_CMD_ADDR_ADDR            (CONN_WT_SLP_CTL_REG_BASE + 0x198u) // 1198
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_CK_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x19Cu) // 119C
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x200u) // 1200
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_WAKE_ADDR_ADDR           (CONN_WT_SLP_CTL_REG_BASE + 0x204u) // 1204
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x208u) // 1208
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR                   (CONN_WT_SLP_CTL_REG_BASE + 0x20Cu) // 120C
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR                    (CONN_WT_SLP_CTL_REG_BASE + 0x214u) // 1214
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ADDR_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x218u) // 1218
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ON_ADDR                (CONN_WT_SLP_CTL_REG_BASE + 0x21Cu) // 121C
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_OFF_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x220u) // 1220
#define CONN_WT_SLP_CTL_REG_WB_STA5_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x224u) // 1224
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR            (CONN_WT_SLP_CTL_REG_BASE + 0x228u) // 1228
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CK_ADDR_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x230u) // 1230
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_WAKE_ADDR_ADDR            (CONN_WT_SLP_CTL_REG_BASE + 0x234u) // 1234
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_ZPS_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x238u) // 1238
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CMD_ADDR_ADDR             (CONN_WT_SLP_CTL_REG_BASE + 0x23Cu) // 123C
#define CONN_WT_SLP_CTL_REG_WT_SLP_ATOP_SUB_ID_ADDR            (CONN_WT_SLP_CTL_REG_BASE + 0x240u) // 1240
#define CONN_WT_SLP_CTL_REG_WB_ZB_CK_ADDR_ADDR                 (CONN_WT_SLP_CTL_REG_BASE + 0x250u) // 1250
#define CONN_WT_SLP_CTL_REG_WB_ZB_WAKE_ADDR_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x254u) // 1254
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ADDR              (CONN_WT_SLP_CTL_REG_BASE + 0x258u) // 1258
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR               (CONN_WT_SLP_CTL_REG_BASE + 0x25Cu) // 125C
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_6_ADDR_ADDR     (CONN_WT_SLP_CTL_REG_BASE + 0x260u) // 1260
#define CONN_WT_SLP_CTL_REG_WB_STA6_ADDR                       (CONN_WT_SLP_CTL_REG_BASE + 0x264u) // 1264




/* =====================================================================================

  ---WB_SLP_TRG (0x18091000 + 0x000u)---

    WB_SLP_RST[0]                - (W1T) WB Sleep Control local reset. Wite "1" to reset. This is 1T trigger signals. No need to write "0" to release.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TRG_WB_SLP_RST_ADDR         CONN_WT_SLP_CTL_REG_WB_SLP_TRG_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TRG_WB_SLP_RST_MASK         0x00000001u                // WB_SLP_RST[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TRG_WB_SLP_RST_SHFT         0u

/* =====================================================================================

  ---WB_SLP_CTL (0x18091000 + 0x004u)---

    CMD_LENGTH[4..0]             - (RW) Output length of BG ON/OFF commands.
                                     "0" : Means no command will be assert.
                                     "1" : Means send 1 set of ON/OFF command.
                                     "2" : Means send 2 set of ON/OFF command.
                                     "3" : Means send 3 set of ON/OFF command.
                                     "4" : Means send 4 set of ON/OFF command.
                                     "5" : Means send 5 set of ON/OFF command.
                                     "6" : Means send 6 set of ON/OFF command.
                                     "7" : Means send 7 set of ON/OFF command.
                                     "8" : Means send 8 set of ON/OFF command.
                                     others are reserved.
    RESERVED5[8..5]              - (RO) Reserved bits
    TOP_SG_HW_MODE_EN[9]         - (RW) TOP_SG hardware mode enable.
    BT1_HW_MODE_EN[10]           - (RW) BT1 hardware mode enable.
    BG_HW_MODE_EN[11]            - (RW) Bandgap hardware mode enable.
    TOP_HW_MODE_EN[12]           - (RW) TOP hardware mode enable.
    ZB_HW_MODE_EN[13]            - (RW) ZB hardware mode enable.
    BT_HW_MODE_EN[14]            - (RW) BT hardware mode enable.
    WF_HW_MODE_EN[15]            - (RW) WF hardware mode enable.
    WF_CMD_EN[16]                - (RW) WF LP_CMD enable.
    TOP_MULT_HW_MODE_EN_5[17]    - (RW) TOP_MULT_GPS hardware mode enable.
    TOP_MULT_HW_MODE_EN_4[18]    - (RW) TOP_MULT_FM hardware mode enable.
    TOP_MULT_HW_MODE_EN_3[19]    - (RW) TOP_MULT_BT1 hardware mode enable.
    TOP_MULT_HW_MODE_EN_2[20]    - (RW) TOP_MULT_BT hardware mode enable.
    TOP_MULT_HW_MODE_EN_1[21]    - (RW) TOP_MULT_WF hardware mode enable.
    TOP_MULT_HW_MODE_EN_0[22]    - (RW) TOP_MULT hardware mode enable.
    LIT_BT_HW_MODE_EN[23]        - (RW) lit BT hardware mode enable.
    LIT_WF_HW_MODE_EN[24]        - (RW) LIT WF hardware mode enable.
    LIT_WF_CMD_EN[25]            - (RW) LIT WF LP_CMD enable.
    TOP_MULT_HW_MODE_EN_6[26]    - (RW) TOP_MULT_ZB hardware mode enable.
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_6_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_6_MASK 0x04000000u                // TOP_MULT_HW_MODE_EN_6[26]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_6_SHFT 26u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_CMD_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_CMD_EN_MASK      0x02000000u                // LIT_WF_CMD_EN[25]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_CMD_EN_SHFT      25u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_HW_MODE_EN_ADDR  CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_HW_MODE_EN_MASK  0x01000000u                // LIT_WF_HW_MODE_EN[24]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_WF_HW_MODE_EN_SHFT  24u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_BT_HW_MODE_EN_ADDR  CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_BT_HW_MODE_EN_MASK  0x00800000u                // LIT_BT_HW_MODE_EN[23]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_LIT_BT_HW_MODE_EN_SHFT  23u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_0_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_0_MASK 0x00400000u                // TOP_MULT_HW_MODE_EN_0[22]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_0_SHFT 22u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_1_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_1_MASK 0x00200000u                // TOP_MULT_HW_MODE_EN_1[21]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_1_SHFT 21u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_2_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_2_MASK 0x00100000u                // TOP_MULT_HW_MODE_EN_2[20]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_2_SHFT 20u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_3_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_3_MASK 0x00080000u                // TOP_MULT_HW_MODE_EN_3[19]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_3_SHFT 19u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_4_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_4_MASK 0x00040000u                // TOP_MULT_HW_MODE_EN_4[18]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_4_SHFT 18u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_5_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_5_MASK 0x00020000u                // TOP_MULT_HW_MODE_EN_5[17]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_MULT_HW_MODE_EN_5_SHFT 17u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_CMD_EN_ADDR          CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_CMD_EN_MASK          0x00010000u                // WF_CMD_EN[16]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_CMD_EN_SHFT          16u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_HW_MODE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_HW_MODE_EN_MASK      0x00008000u                // WF_HW_MODE_EN[15]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_WF_HW_MODE_EN_SHFT      15u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT_HW_MODE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT_HW_MODE_EN_MASK      0x00004000u                // BT_HW_MODE_EN[14]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT_HW_MODE_EN_SHFT      14u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ZB_HW_MODE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ZB_HW_MODE_EN_MASK      0x00002000u                // ZB_HW_MODE_EN[13]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ZB_HW_MODE_EN_SHFT      13u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_HW_MODE_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_HW_MODE_EN_MASK     0x00001000u                // TOP_HW_MODE_EN[12]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_HW_MODE_EN_SHFT     12u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BG_HW_MODE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BG_HW_MODE_EN_MASK      0x00000800u                // BG_HW_MODE_EN[11]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BG_HW_MODE_EN_SHFT      11u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT1_HW_MODE_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT1_HW_MODE_EN_MASK     0x00000400u                // BT1_HW_MODE_EN[10]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_BT1_HW_MODE_EN_SHFT     10u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_SG_HW_MODE_EN_ADDR  CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_SG_HW_MODE_EN_MASK  0x00000200u                // TOP_SG_HW_MODE_EN[9]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_TOP_SG_HW_MODE_EN_SHFT  9u
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_CMD_LENGTH_ADDR         CONN_WT_SLP_CTL_REG_WB_SLP_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_CMD_LENGTH_MASK         0x0000001Fu                // CMD_LENGTH[4..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_CTL_CMD_LENGTH_SHFT         0u

/* =====================================================================================

  ---WB_STA (0x18091000 + 0x008u)---

    B1_WF_ZPS_BUSY[0]            - (RO) WB WiFi B1 zps mode busy bit
                                     "1" mean buys.
    GPS_L5_CK_BUSY[1]            - (RO) WB GPS L5 clock control busy bit
                                     "1" mean buys.
    B1_WF_CK_BUSY[2]             - (RO) WB WiFi B1 clock control busy bit
                                     "1" mean buys.
    B1_WF_SLP_BUSY[3]            - (RO) WB WiFi B1 sleep control busy bit
                                     "1" mean buys.
    GPS_L1_RFBUF_BUSY[4]         - (RO) WB GPS L1 rfbuf control busy bit
                                     "1" mean buys.
    GPS_L5_RFBUF_BUSY[5]         - (RO) WB GPS L5 rfbuf control busy bit
                                     "1" mean buys.
    GPS_L5_EN_BUSY[6]            - (RO) WB GPS L5 sel control busy bit
                                     "1" mean buys.
    WB_SLP_TOP_CK_5_BSY[7]       - (RO) WB SG TOP EN GPS clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_4_BSY[8]       - (RO) WB SG TOP EN FM clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_3_BSY[9]       - (RO) WB SG TOP EN BT1 clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_2_BSY[10]      - (RO) WB SG TOP EN BT clock control busy bit
                                     "1" mean busy.
    BT1_CK_BUSY[11]              - (RO) WB BT1 clock control busy bit
                                     "1" mean buys.
    BT1_SLP_BUSY[12]             - (RO) WB BT1 sleep control busy bit
                                     "1" mean buys.
    WB_SLP_TOP_CK_1_BSY[13]      - (RO) WB SG TOP EN WF clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_0_BSY[14]      - (RO) WB SG TOP EN clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_5_BSY[15] - (RO) WB MULT TOP EN GPS clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_4_BSY[16] - (RO) WB MULT TOP EN FM clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_3_BSY[17] - (RO) WB MULT TOP EN BT1 clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_2_BSY[18] - (RO) WB MULT TOP EN BT clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_1_BSY[19] - (RO) WB MULT TOP EN WF clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_0_BSY[20] - (RO) WB MULT TOP EN  clock control busy bit
                                     "1" mean busy.
    B1_WF_CMD_BUSY[21]           - (RO) WB WF B1 CMD busy bit
                                     "1" mean buys.
    B0_WF_CMD_BUSY[22]           - (RO) WB WF CMD busy bit
                                     "1" mean buys.
    WF_ZPS_BUSY[23]              - (RO) WB WiFi zps mode busy bit
                                     "1" mean buys.
    BG_CK_OFF_BUSY[24]           - (RO) WB BG clock off control busy bit
                                     "1" mean buys.
    BG_CK_ON_BUSY[25]            - (RO) WB BG clock on control busy bit
                                     "1" mean buys.
    TOP_CK_BUSY[26]              - (RO) WB TOP clock control busy bit
                                     "1" mean buys.
    GPS_CK_BUSY[27]              - (RO) WB GPS clock control busy bit
                                     "1" mean buys.
    BT_CK_BUSY[28]               - (RO) WB BT clock control busy bit
                                     "1" mean buys.
    WF_CK_BUSY[29]               - (RO) WB WiFi clock control busy bit
                                     "1" mean buys.
    BT_SLP_BUSY[30]              - (RO) WB BT sleep control busy bit
                                     "1" mean buys.
    WF_SLP_BUSY[31]              - (RO) WB WiFi sleep control busy bit
                                     "1" mean buys.

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_SLP_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_SLP_BUSY_MASK            0x80000000u                // WF_SLP_BUSY[31]
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_SLP_BUSY_SHFT            31u
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_SLP_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_SLP_BUSY_MASK            0x40000000u                // BT_SLP_BUSY[30]
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_SLP_BUSY_SHFT            30u
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_CK_BUSY_ADDR             CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_CK_BUSY_MASK             0x20000000u                // WF_CK_BUSY[29]
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_CK_BUSY_SHFT             29u
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_CK_BUSY_ADDR             CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_CK_BUSY_MASK             0x10000000u                // BT_CK_BUSY[28]
#define CONN_WT_SLP_CTL_REG_WB_STA_BT_CK_BUSY_SHFT             28u
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_CK_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_CK_BUSY_MASK            0x08000000u                // GPS_CK_BUSY[27]
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_CK_BUSY_SHFT            27u
#define CONN_WT_SLP_CTL_REG_WB_STA_TOP_CK_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_TOP_CK_BUSY_MASK            0x04000000u                // TOP_CK_BUSY[26]
#define CONN_WT_SLP_CTL_REG_WB_STA_TOP_CK_BUSY_SHFT            26u
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_ON_BUSY_ADDR          CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_ON_BUSY_MASK          0x02000000u                // BG_CK_ON_BUSY[25]
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_ON_BUSY_SHFT          25u
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_OFF_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_OFF_BUSY_MASK         0x01000000u                // BG_CK_OFF_BUSY[24]
#define CONN_WT_SLP_CTL_REG_WB_STA_BG_CK_OFF_BUSY_SHFT         24u
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_ZPS_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_ZPS_BUSY_MASK            0x00800000u                // WF_ZPS_BUSY[23]
#define CONN_WT_SLP_CTL_REG_WB_STA_WF_ZPS_BUSY_SHFT            23u
#define CONN_WT_SLP_CTL_REG_WB_STA_B0_WF_CMD_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_B0_WF_CMD_BUSY_MASK         0x00400000u                // B0_WF_CMD_BUSY[22]
#define CONN_WT_SLP_CTL_REG_WB_STA_B0_WF_CMD_BUSY_SHFT         22u
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CMD_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CMD_BUSY_MASK         0x00200000u                // B1_WF_CMD_BUSY[21]
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CMD_BUSY_SHFT         21u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_0_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_0_BSY_MASK 0x00100000u                // WB_SLP_MULT_TOP_CK_0_BSY[20]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_0_BSY_SHFT 20u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_1_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_1_BSY_MASK 0x00080000u                // WB_SLP_MULT_TOP_CK_1_BSY[19]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_1_BSY_SHFT 19u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_2_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_2_BSY_MASK 0x00040000u                // WB_SLP_MULT_TOP_CK_2_BSY[18]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_2_BSY_SHFT 18u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_3_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_3_BSY_MASK 0x00020000u                // WB_SLP_MULT_TOP_CK_3_BSY[17]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_3_BSY_SHFT 17u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_4_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_4_BSY_MASK 0x00010000u                // WB_SLP_MULT_TOP_CK_4_BSY[16]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_4_BSY_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_5_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_5_BSY_MASK 0x00008000u                // WB_SLP_MULT_TOP_CK_5_BSY[15]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_MULT_TOP_CK_5_BSY_SHFT 15u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_0_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_0_BSY_MASK    0x00004000u                // WB_SLP_TOP_CK_0_BSY[14]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_0_BSY_SHFT    14u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_1_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_1_BSY_MASK    0x00002000u                // WB_SLP_TOP_CK_1_BSY[13]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_1_BSY_SHFT    13u
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_SLP_BUSY_ADDR           CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_SLP_BUSY_MASK           0x00001000u                // BT1_SLP_BUSY[12]
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_SLP_BUSY_SHFT           12u
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_CK_BUSY_ADDR            CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_CK_BUSY_MASK            0x00000800u                // BT1_CK_BUSY[11]
#define CONN_WT_SLP_CTL_REG_WB_STA_BT1_CK_BUSY_SHFT            11u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_2_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_2_BSY_MASK    0x00000400u                // WB_SLP_TOP_CK_2_BSY[10]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_2_BSY_SHFT    10u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_3_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_3_BSY_MASK    0x00000200u                // WB_SLP_TOP_CK_3_BSY[9]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_3_BSY_SHFT    9u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_4_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_4_BSY_MASK    0x00000100u                // WB_SLP_TOP_CK_4_BSY[8]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_4_BSY_SHFT    8u
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_5_BSY_ADDR    CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_5_BSY_MASK    0x00000080u                // WB_SLP_TOP_CK_5_BSY[7]
#define CONN_WT_SLP_CTL_REG_WB_STA_WB_SLP_TOP_CK_5_BSY_SHFT    7u
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_EN_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_EN_BUSY_MASK         0x00000040u                // GPS_L5_EN_BUSY[6]
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_EN_BUSY_SHFT         6u
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_RFBUF_BUSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_RFBUF_BUSY_MASK      0x00000020u                // GPS_L5_RFBUF_BUSY[5]
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_RFBUF_BUSY_SHFT      5u
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L1_RFBUF_BUSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L1_RFBUF_BUSY_MASK      0x00000010u                // GPS_L1_RFBUF_BUSY[4]
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L1_RFBUF_BUSY_SHFT      4u
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_SLP_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_SLP_BUSY_MASK         0x00000008u                // B1_WF_SLP_BUSY[3]
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_SLP_BUSY_SHFT         3u
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CK_BUSY_ADDR          CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CK_BUSY_MASK          0x00000004u                // B1_WF_CK_BUSY[2]
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_CK_BUSY_SHFT          2u
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_CK_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_CK_BUSY_MASK         0x00000002u                // GPS_L5_CK_BUSY[1]
#define CONN_WT_SLP_CTL_REG_WB_STA_GPS_L5_CK_BUSY_SHFT         1u
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_ZPS_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_ZPS_BUSY_MASK         0x00000001u                // B1_WF_ZPS_BUSY[0]
#define CONN_WT_SLP_CTL_REG_WB_STA_B1_WF_ZPS_BUSY_SHFT         0u

/* =====================================================================================

  ---WB_SLP_TMOUT (0x18091000 + 0x00Cu)---

    TM_USCNT[7..0]               - (RW) WB sleep control timeout us count.
                                     Programming this field to be (TM_USCNT+1) / spi_uspi_ck = 1us.
                                     (The default value assumes spi_uspi_ck clock frequency is 26MHz)
    TM_CNT[12..8]                - (RW) WB sleep control timeout counter. The delay time before next CLK on command being issued.
                                     Time out time (us) =TM_CNT * (TM_USCNT+1) / spi_uspi_ck
    RESERVED13[15..13]           - (RO) Reserved bits
    OFF_TM_USCNT[20..16]         - (RW) WB sleep control timeout us count for BG OFF
                                     Programming this field to be (TM_USCNT+1) / spi_uspi_ck = 1us.
                                     (The default value assumes spi_uspi_ck clock frequency is 26MHz)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_OFF_TM_USCNT_ADDR     CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_OFF_TM_USCNT_MASK     0x001F0000u                // OFF_TM_USCNT[20..16]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_OFF_TM_USCNT_SHFT     16u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_CNT_ADDR           CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_CNT_MASK           0x00001F00u                // TM_CNT[12..8]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_CNT_SHFT           8u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_USCNT_ADDR         CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_USCNT_MASK         0x000000FFu                // TM_USCNT[7..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TMOUT_TM_USCNT_SHFT         0u

/* =====================================================================================

  ---WB_BG_ADDR1 (0x18091000 + 0x010u)---

    WB_BG_ADDR1[19..0]           - (RW) Bandgap SPI Address 1
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR1_WB_BG_ADDR1_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR1_WB_BG_ADDR1_MASK       0x000FFFFFu                // WB_BG_ADDR1[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR1_WB_BG_ADDR1_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR2 (0x18091000 + 0x014u)---

    WB_BG_ADDR2[19..0]           - (RW) Bandgap SPI Address 2
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR2_WB_BG_ADDR2_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR2_WB_BG_ADDR2_MASK       0x000FFFFFu                // WB_BG_ADDR2[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR2_WB_BG_ADDR2_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR3 (0x18091000 + 0x018u)---

    WB_BG_ADDR3[19..0]           - (RW) Bandgap SPI Address 3
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR3_WB_BG_ADDR3_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR3_WB_BG_ADDR3_MASK       0x000FFFFFu                // WB_BG_ADDR3[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR3_WB_BG_ADDR3_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR4 (0x18091000 + 0x01Cu)---

    WB_BG_ADDR4[19..0]           - (RW) Bandgap SPI Address 4
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR4_WB_BG_ADDR4_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR4_WB_BG_ADDR4_MASK       0x000FFFFFu                // WB_BG_ADDR4[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR4_WB_BG_ADDR4_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR5 (0x18091000 + 0x020u)---

    WB_BG_ADDR5[19..0]           - (RW) Bandgap SPI Address 5
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR5_WB_BG_ADDR5_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR5_WB_BG_ADDR5_MASK       0x000FFFFFu                // WB_BG_ADDR5[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR5_WB_BG_ADDR5_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR6 (0x18091000 + 0x024u)---

    WB_BG_ADDR6[19..0]           - (RW) Bandgap SPI Address 6
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR6_WB_BG_ADDR6_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR6_WB_BG_ADDR6_MASK       0x000FFFFFu                // WB_BG_ADDR6[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR6_WB_BG_ADDR6_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR7 (0x18091000 + 0x028u)---

    WB_BG_ADDR7[19..0]           - (RW) Bandgap SPI Address 7
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR7_WB_BG_ADDR7_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR7_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR7_WB_BG_ADDR7_MASK       0x000FFFFFu                // WB_BG_ADDR7[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR7_WB_BG_ADDR7_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR8 (0x18091000 + 0x02Cu)---

    WB_BG_ADDR8[19..0]           - (RW) Bandgap SPI Address 8
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR8_WB_BG_ADDR8_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR8_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR8_WB_BG_ADDR8_MASK       0x000FFFFFu                // WB_BG_ADDR8[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR8_WB_BG_ADDR8_SHFT       0u

/* =====================================================================================

  ---WB_BG_ON1 (0x18091000 + 0x030u)---

    WB_BG_ON1[31..0]             - (RW) Bandgap ON setting 1.
                                     Aligning with WB_BG_ADDR1

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON1_WB_BG_ON1_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON1_WB_BG_ON1_MASK           0xFFFFFFFFu                // WB_BG_ON1[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON1_WB_BG_ON1_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON2 (0x18091000 + 0x034u)---

    WB_BG_ON2[31..0]             - (RW) Bandgap ON setting 2.
                                     Aligning with WB_BG_ADDR2

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON2_WB_BG_ON2_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON2_WB_BG_ON2_MASK           0xFFFFFFFFu                // WB_BG_ON2[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON2_WB_BG_ON2_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON3 (0x18091000 + 0x038u)---

    WB_BG_ON3[31..0]             - (RW) Bandgap ON setting 3.
                                     Aligning with WB_BG_ADDR3

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON3_WB_BG_ON3_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON3_WB_BG_ON3_MASK           0xFFFFFFFFu                // WB_BG_ON3[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON3_WB_BG_ON3_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON4 (0x18091000 + 0x03Cu)---

    WB_BG_ON4[31..0]             - (RW) Bandgap ON setting 4.
                                     Aligning with WB_BG_ADDR4

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON4_WB_BG_ON4_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON4_WB_BG_ON4_MASK           0xFFFFFFFFu                // WB_BG_ON4[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON4_WB_BG_ON4_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON5 (0x18091000 + 0x040u)---

    WB_BG_ON5[31..0]             - (RW) Bandgap ON setting 5.
                                     Aligning with WB_BG_ADDR5

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON5_WB_BG_ON5_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON5_WB_BG_ON5_MASK           0xFFFFFFFFu                // WB_BG_ON5[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON5_WB_BG_ON5_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON6 (0x18091000 + 0x044u)---

    WB_BG_ON6[31..0]             - (RW) Bandgap ON setting 6.
                                     Aligning with WB_BG_ADDR6

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON6_WB_BG_ON6_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON6_WB_BG_ON6_MASK           0xFFFFFFFFu                // WB_BG_ON6[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON6_WB_BG_ON6_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON7 (0x18091000 + 0x048u)---

    WB_BG_ON7[31..0]             - (RW) Bandgap ON setting 7.
                                     Aligning with WB_BG_ADDR7

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON7_WB_BG_ON7_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON7_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON7_WB_BG_ON7_MASK           0xFFFFFFFFu                // WB_BG_ON7[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON7_WB_BG_ON7_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON8 (0x18091000 + 0x04Cu)---

    WB_BG_ON8[31..0]             - (RW) Bandgap ON setting 8.
                                     Aligning with WB_BG_ADDR8

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON8_WB_BG_ON8_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON8_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON8_WB_BG_ON8_MASK           0xFFFFFFFFu                // WB_BG_ON8[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON8_WB_BG_ON8_SHFT           0u

/* =====================================================================================

  ---WB_BG_OFF1 (0x18091000 + 0x050u)---

    WB_BG_OFF1[31..0]            - (RW) Bandgap OFF setting 1.
                                     Aligning with WB_BG_ADDR1

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF1_WB_BG_OFF1_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF1_WB_BG_OFF1_MASK         0xFFFFFFFFu                // WB_BG_OFF1[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF1_WB_BG_OFF1_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF2 (0x18091000 + 0x054u)---

    WB_BG_OFF2[31..0]            - (RW) Bandgap OFF setting 2.
                                     Aligning with WB_BG_ADDR2

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF2_WB_BG_OFF2_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF2_WB_BG_OFF2_MASK         0xFFFFFFFFu                // WB_BG_OFF2[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF2_WB_BG_OFF2_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF3 (0x18091000 + 0x058u)---

    WB_BG_OFF3[31..0]            - (RW) Bandgap OFF setting 3.
                                     Aligning with WB_BG_ADDR3

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF3_WB_BG_OFF3_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF3_WB_BG_OFF3_MASK         0xFFFFFFFFu                // WB_BG_OFF3[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF3_WB_BG_OFF3_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF4 (0x18091000 + 0x05Cu)---

    WB_BG_OFF4[31..0]            - (RW) Bandgap OFF setting 4.
                                     Aligning with WB_BG_ADDR4

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF4_WB_BG_OFF4_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF4_WB_BG_OFF4_MASK         0xFFFFFFFFu                // WB_BG_OFF4[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF4_WB_BG_OFF4_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF5 (0x18091000 + 0x060u)---

    WB_BG_OFF5[31..0]            - (RW) Bandgap OFF setting 5.
                                     Aligning with WB_BG_ADDR5

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF5_WB_BG_OFF5_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF5_WB_BG_OFF5_MASK         0xFFFFFFFFu                // WB_BG_OFF5[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF5_WB_BG_OFF5_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF6 (0x18091000 + 0x064u)---

    WB_BG_OFF6[31..0]            - (RW) Bandgap OFF setting 6.
                                     Aligning with WB_BG_ADDR6

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF6_WB_BG_OFF6_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF6_WB_BG_OFF6_MASK         0xFFFFFFFFu                // WB_BG_OFF6[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF6_WB_BG_OFF6_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF7 (0x18091000 + 0x068u)---

    WB_BG_OFF7[31..0]            - (RW) Bandgap OFF setting 7.
                                     Aligning with WB_BG_ADDR7

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF7_WB_BG_OFF7_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF7_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF7_WB_BG_OFF7_MASK         0xFFFFFFFFu                // WB_BG_OFF7[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF7_WB_BG_OFF7_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF8 (0x18091000 + 0x06Cu)---

    WB_BG_OFF8[31..0]            - (RW) Bandgap OFF setting 8.
                                     Aligning with WB_BG_ADDR8

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF8_WB_BG_OFF8_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF8_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF8_WB_BG_OFF8_MASK         0xFFFFFFFFu                // WB_BG_OFF8[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF8_WB_BG_OFF8_SHFT         0u

/* =====================================================================================

  ---WB_WF_CK_ADDR (0x18091000 + 0x070u)---

    WB_WF_CK_ADDR[11..0]         - (RW) WB_WF_CK_ADDR
    RESERVED12[15..12]           - (RO) Reserved bits
    WB_WF_B1_CK_ADDR[27..16]     - (RW) WB_WF_B1_CK_ADDR
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_B1_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_B1_CK_ADDR_MASK 0x0FFF0000u                // WB_WF_B1_CK_ADDR[27..16]
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_B1_CK_ADDR_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_CK_ADDR_ADDR   CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_CK_ADDR_MASK   0x00000FFFu                // WB_WF_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_CK_ADDR_WB_WF_CK_ADDR_SHFT   0u

/* =====================================================================================

  ---WB_WF_WAKE_ADDR (0x18091000 + 0x074u)---

    WB_WF_WAKE_ADDR[11..0]       - (RW) WB_WF_WAKE_ADDR
    RESERVED12[15..12]           - (RO) Reserved bits
    WB_WF_B1_WAKE_ADDR[27..16]   - (RW) WB_WF_B1_WAKE_ADDR
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_B1_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_B1_WAKE_ADDR_MASK 0x0FFF0000u                // WB_WF_B1_WAKE_ADDR[27..16]
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_B1_WAKE_ADDR_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_WAKE_ADDR_MASK 0x00000FFFu                // WB_WF_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_WAKE_ADDR_WB_WF_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_ZPS_ADDR (0x18091000 + 0x078u)---

    WB_WF_ZPS_ADDR[11..0]        - (RW) WB_WF_ZPS_ADDR
    RESERVED12[15..12]           - (RO) Reserved bits
    WB_WF_B1_ZPS_ADDR[27..16]    - (RW) WB_WF_B1_ZPS_ADDR
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_B1_ZPS_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_B1_ZPS_ADDR_MASK 0x0FFF0000u                // WB_WF_B1_ZPS_ADDR[27..16]
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_B1_ZPS_ADDR_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_ZPS_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_ZPS_ADDR_MASK 0x00000FFFu                // WB_WF_ZPS_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_ZPS_ADDR_WB_WF_ZPS_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_BT_CK_ADDR (0x18091000 + 0x07Cu)---

    WB_BT_CK_ADDR[11..0]         - (RW) A-DIE BT_CK_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BT_CK_ADDR_WB_BT_CK_ADDR_ADDR   CONN_WT_SLP_CTL_REG_WB_BT_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BT_CK_ADDR_WB_BT_CK_ADDR_MASK   0x00000FFFu                // WB_BT_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_BT_CK_ADDR_WB_BT_CK_ADDR_SHFT   0u

/* =====================================================================================

  ---WB_BT_WAKE_ADDR (0x18091000 + 0x080u)---

    WB_BT_WAKE_ADDR[11..0]       - (RW) A-DIE BT_WAKE_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BT_WAKE_ADDR_WB_BT_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_BT_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BT_WAKE_ADDR_WB_BT_WAKE_ADDR_MASK 0x00000FFFu                // WB_BT_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_BT_WAKE_ADDR_WB_BT_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_TOP_CK_ADDR (0x18091000 + 0x084u)---

    WB_TOP_CK_ADDR[11..0]        - (RW) A-DIE TOP_CK_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_TOP_CK_ADDR_WB_TOP_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_TOP_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_TOP_CK_ADDR_WB_TOP_CK_ADDR_MASK 0x00000FFFu                // WB_TOP_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_TOP_CK_ADDR_WB_TOP_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_GPS_CK_ADDR (0x18091000 + 0x088u)---

    WB_GPS_CK_ADDR[11..0]        - (RO) A-DIE GPS_CK_EN address
    RESERVED12[15..12]           - (RO) Reserved bits
    WB_GPS_L5_CK_ADDR[27..16]    - (RO) A-DIE GPS_L5_CK_EN address
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_L5_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_L5_CK_ADDR_MASK 0x0FFF0000u                // WB_GPS_L5_CK_ADDR[27..16]
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_L5_CK_ADDR_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_CK_ADDR_MASK 0x00000FFFu                // WB_GPS_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_GPS_CK_ADDR_WB_GPS_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_B0_CMD_ADDR (0x18091000 + 0x08cu)---

    WB_WF_B0_CMD_ADDR[11..0]     - (RW) A-DIE WF_B0_CMD address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B0_CMD_ADDR_WB_WF_B0_CMD_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B0_CMD_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B0_CMD_ADDR_WB_WF_B0_CMD_ADDR_MASK 0x00000FFFu                // WB_WF_B0_CMD_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B0_CMD_ADDR_WB_WF_B0_CMD_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_B1_CMD_ADDR (0x18091000 + 0x090u)---

    WB_WF_B1_CMD_ADDR[11..0]     - (RW) A-DIE WF_B1_CMD address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B1_CMD_ADDR_WB_WF_B1_CMD_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B1_CMD_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B1_CMD_ADDR_WB_WF_B1_CMD_ADDR_MASK 0x00000FFFu                // WB_WF_B1_CMD_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B1_CMD_ADDR_WB_WF_B1_CMD_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_GPS_RFBUF_ADR (0x18091000 + 0x094u)---

    WB_GPS_RFBUF_ADR[11..0]      - (RO) A-DIE GPS RFBUF EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_GPS_RFBUF_ADR_WB_GPS_RFBUF_ADR_ADDR CONN_WT_SLP_CTL_REG_WB_GPS_RFBUF_ADR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_RFBUF_ADR_WB_GPS_RFBUF_ADR_MASK 0x00000FFFu                // WB_GPS_RFBUF_ADR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_GPS_RFBUF_ADR_WB_GPS_RFBUF_ADR_SHFT 0u

/* =====================================================================================

  ---WB_GPS_L5_EN_ADDR (0x18091000 + 0x098u)---

    WB_GPS_L5_EN_ADDR[11..0]     - (RO) A-DIE GPS L5 EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_GPS_L5_EN_ADDR_WB_GPS_L5_EN_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_GPS_L5_EN_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_L5_EN_ADDR_WB_GPS_L5_EN_ADDR_MASK 0x00000FFFu                // WB_GPS_L5_EN_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_GPS_L5_EN_ADDR_WB_GPS_L5_EN_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_STA1 (0x18091000 + 0x0A0u)---

    WB_SLP_STATE[31..0]          - (RO) wt_slp_ctrl [31:0] FSM state

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA1_WB_SLP_STATE_ADDR          CONN_WT_SLP_CTL_REG_WB_STA1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA1_WB_SLP_STATE_MASK          0xFFFFFFFFu                // WB_SLP_STATE[31..0]
#define CONN_WT_SLP_CTL_REG_WB_STA1_WB_SLP_STATE_SHFT          0u

/* =====================================================================================

  ---WB_RSV (0x18091000 + 0x0A4u)---

    WB_RSV[15..0]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_RSV_WB_RSV_ADDR                 CONN_WT_SLP_CTL_REG_WB_RSV_ADDR
#define CONN_WT_SLP_CTL_REG_WB_RSV_WB_RSV_MASK                 0x0000FFFFu                // WB_RSV[15..0]
#define CONN_WT_SLP_CTL_REG_WB_RSV_WB_RSV_SHFT                 0u

/* =====================================================================================

  ---WB_CK_STA (0x18091000 + 0x0A8u)---

    TOP_CK_EN[0]                 - (RO) adie top ck enable
    B0_WF_CK_EN[1]               - (RO) band0 wf ck enable
    B1_WF_CK_EN[2]               - (RO) band1 wf ck enable
    BT1_CK_EN[3]                 - (RO) bt ck enalbe
    BT_CK_EN[4]                  - (RO) bt ck enalbe
    GPS_L1_CK_EN[5]              - (RO) gps l1 ck enable
    GPS_L5_CK_EN[6]              - (RO) gps l5 ck enable
    GPS_L1_RFBUF_EN[7]           - (RO) gps l1 rfbuf enable
    GPS_L5_RFBUF_EN[8]           - (RO) gps l5 rfbuf enable
    B0_WF_WAKE_EN[9]             - (RO) band0 wf wake up enable
    B1_WF_WAKE_EN[10]            - (RO) band1 wf wake up enable
    B0_WF_ZPS_EN[11]             - (RO) band0 wf zps enable
    B1_WF_ZPS_EN[12]             - (RO) band1 wf zps enable
    BT_WAKE_EN[13]               - (RO) bt wake up enable
    GPS_L5_EN[14]                - (RO) GPS L5 slelection
    BT1_WAKE_EN[15]              - (RO) bt wake up enable
    B0_WF_LP_CMD[19..16]         - (RO) band0 wf lowpower command
    B1_WF_LP_CMD[23..20]         - (RO) band1 wf low power command
    LIT_WF_WAKE_EN[24]           - (RO) lit wf wake up enable
    LIT_WF_CK_EN[25]             - (RO) lit wf ck enable
    LIT_WF_ZPS_EN[26]            - (RO) lit wf zps enable
    LIT_WF_LP_CMD[30..27]        - (RO) lit wf low power command
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_LP_CMD_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_LP_CMD_MASK       0x78000000u                // LIT_WF_LP_CMD[30..27]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_LP_CMD_SHFT       27u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_ZPS_EN_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_ZPS_EN_MASK       0x04000000u                // LIT_WF_ZPS_EN[26]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_ZPS_EN_SHFT       26u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_CK_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_CK_EN_MASK        0x02000000u                // LIT_WF_CK_EN[25]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_CK_EN_SHFT        25u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_WAKE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_WAKE_EN_MASK      0x01000000u                // LIT_WF_WAKE_EN[24]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_LIT_WF_WAKE_EN_SHFT      24u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_LP_CMD_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_LP_CMD_MASK        0x00F00000u                // B1_WF_LP_CMD[23..20]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_LP_CMD_SHFT        20u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_LP_CMD_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_LP_CMD_MASK        0x000F0000u                // B0_WF_LP_CMD[19..16]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_LP_CMD_SHFT        16u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_WAKE_EN_ADDR         CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_WAKE_EN_MASK         0x00008000u                // BT1_WAKE_EN[15]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_WAKE_EN_SHFT         15u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_EN_ADDR           CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_EN_MASK           0x00004000u                // GPS_L5_EN[14]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_EN_SHFT           14u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_WAKE_EN_ADDR          CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_WAKE_EN_MASK          0x00002000u                // BT_WAKE_EN[13]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_WAKE_EN_SHFT          13u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_ZPS_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_ZPS_EN_MASK        0x00001000u                // B1_WF_ZPS_EN[12]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_ZPS_EN_SHFT        12u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_ZPS_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_ZPS_EN_MASK        0x00000800u                // B0_WF_ZPS_EN[11]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_ZPS_EN_SHFT        11u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_WAKE_EN_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_WAKE_EN_MASK       0x00000400u                // B1_WF_WAKE_EN[10]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_WAKE_EN_SHFT       10u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_WAKE_EN_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_WAKE_EN_MASK       0x00000200u                // B0_WF_WAKE_EN[9]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_WAKE_EN_SHFT       9u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_RFBUF_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_RFBUF_EN_MASK     0x00000100u                // GPS_L5_RFBUF_EN[8]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_RFBUF_EN_SHFT     8u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_RFBUF_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_RFBUF_EN_MASK     0x00000080u                // GPS_L1_RFBUF_EN[7]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_RFBUF_EN_SHFT     7u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_CK_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_CK_EN_MASK        0x00000040u                // GPS_L5_CK_EN[6]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L5_CK_EN_SHFT        6u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_CK_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_CK_EN_MASK        0x00000020u                // GPS_L1_CK_EN[5]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_GPS_L1_CK_EN_SHFT        5u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_CK_EN_ADDR            CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_CK_EN_MASK            0x00000010u                // BT_CK_EN[4]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT_CK_EN_SHFT            4u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_CK_EN_ADDR           CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_CK_EN_MASK           0x00000008u                // BT1_CK_EN[3]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_BT1_CK_EN_SHFT           3u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_CK_EN_ADDR         CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_CK_EN_MASK         0x00000004u                // B1_WF_CK_EN[2]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B1_WF_CK_EN_SHFT         2u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_CK_EN_ADDR         CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_CK_EN_MASK         0x00000002u                // B0_WF_CK_EN[1]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_B0_WF_CK_EN_SHFT         1u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_TOP_CK_EN_ADDR           CONN_WT_SLP_CTL_REG_WB_CK_STA_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_TOP_CK_EN_MASK           0x00000001u                // TOP_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA_TOP_CK_EN_SHFT           0u

/* =====================================================================================

  ---WB_FAKE_CK_EN_TOP (0x18091000 + 0x100u)---

    TOP_FAKE_CK_EN[0]            - (RW) TOP fake ck_en -> don't trun off BG
    WB_RSV[15..1]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_WB_RSV_ADDR      CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_WB_RSV_MASK      0x0000FFFEu                // WB_RSV[15..1]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_WB_RSV_SHFT      1u
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_TOP_FAKE_CK_EN_ADDR CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_TOP_FAKE_CK_EN_MASK 0x00000001u                // TOP_FAKE_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_TOP_TOP_FAKE_CK_EN_SHFT 0u

/* =====================================================================================

  ---WB_FAKE_CK_EN_WF (0x18091000 + 0x104u)---

    WF_FAKE_CK_EN[0]             - (RW) WF fake ck_en -> don't trun off BG
    WB_RSV[15..1]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WB_RSV_ADDR       CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WB_RSV_MASK       0x0000FFFEu                // WB_RSV[15..1]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WB_RSV_SHFT       1u
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WF_FAKE_CK_EN_ADDR CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WF_FAKE_CK_EN_MASK 0x00000001u                // WF_FAKE_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_WF_WF_FAKE_CK_EN_SHFT 0u

/* =====================================================================================

  ---WB_FAKE_CK_EN_BT (0x18091000 + 0x108u)---

    BT_FAKE_CK_EN[0]             - (RW) BT fake ck_en -> don't trun off BG
    WB_RSV[15..1]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_WB_RSV_ADDR       CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_WB_RSV_MASK       0x0000FFFEu                // WB_RSV[15..1]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_WB_RSV_SHFT       1u
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_BT_FAKE_CK_EN_ADDR CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_BT_FAKE_CK_EN_MASK 0x00000001u                // BT_FAKE_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT_BT_FAKE_CK_EN_SHFT 0u

/* =====================================================================================

  ---WB_BT1_CK_ADDR (0x18091000 + 0x10Cu)---

    WB_BT1_CK_ADDR[11..0]        - (RW) A-DIE BT1_CK_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BT1_CK_ADDR_WB_BT1_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_BT1_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BT1_CK_ADDR_WB_BT1_CK_ADDR_MASK 0x00000FFFu                // WB_BT1_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_BT1_CK_ADDR_WB_BT1_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_BT1_WAKE_ADDR (0x18091000 + 0x110u)---

    WB_BT1_WAKE_ADDR[11..0]      - (RW) A-DIE BT1_WAKE_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BT1_WAKE_ADDR_WB_BT1_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_BT1_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BT1_WAKE_ADDR_WB_BT1_WAKE_ADDR_MASK 0x00000FFFu                // WB_BT1_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_BT1_WAKE_ADDR_WB_BT1_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_FAKE_CK_EN_BT1 (0x18091000 + 0x114u)---

    BT1_FAKE_CK_EN[0]            - (RW) BT1 fake ck_en -> don't trun off BG
    WB_RSV[15..1]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_WB_RSV_ADDR      CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_WB_RSV_MASK      0x0000FFFEu                // WB_RSV[15..1]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_WB_RSV_SHFT      1u
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_BT1_FAKE_CK_EN_ADDR CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_BT1_FAKE_CK_EN_MASK 0x00000001u                // BT1_FAKE_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_BT1_BT1_FAKE_CK_EN_SHFT 0u

/* =====================================================================================

  ---WB_STA2 (0x18091000 + 0x118u)---

    WB_SLP_STATE_1[23..0]        - (RO) wt_slp_ctrl FSM state for bit [55:32]
    B2_WF_ZPS_BUSY[24]           - (RO) WB WiFi B2 zps mode busy bit
                                     "1" mean buys.
    B2_WF_CK_BUSY[25]            - (RO) WB WiFi B2 clock control busy bit
                                     "1" mean buys.
    B2_WF_SLP_BUSY[26]           - (RO) WB WiFi B2 sleep control busy bit
                                     "1" mean buys.
    B2_WF_CMD_BUSY[27]           - (RO) WB WF B2 CMD busy bit
                                     "1" mean buys.
    WT_SLP_ADIE_CMD_GRNT[28]     - (RO) WT_SLP_ADIE_CMD_GRNT
    WT_SLP_ADIE_CMD_REQ[29]      - (RO) WT_SLP_ADIE_CMD_REQ
    WT_SLP_GRNT[30]              - (RO) WT_SLP_GRNT
    WT_SLP_REQ[31]               - (RO) WT_SLP_REQ

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_REQ_ADDR            CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_REQ_MASK            0x80000000u                // WT_SLP_REQ[31]
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_REQ_SHFT            31u
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_GRNT_ADDR           CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_GRNT_MASK           0x40000000u                // WT_SLP_GRNT[30]
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_GRNT_SHFT           30u
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_REQ_ADDR   CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_REQ_MASK   0x20000000u                // WT_SLP_ADIE_CMD_REQ[29]
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_REQ_SHFT   29u
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_GRNT_ADDR  CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_GRNT_MASK  0x10000000u                // WT_SLP_ADIE_CMD_GRNT[28]
#define CONN_WT_SLP_CTL_REG_WB_STA2_WT_SLP_ADIE_CMD_GRNT_SHFT  28u
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CMD_BUSY_ADDR        CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CMD_BUSY_MASK        0x08000000u                // B2_WF_CMD_BUSY[27]
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CMD_BUSY_SHFT        27u
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_SLP_BUSY_ADDR        CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_SLP_BUSY_MASK        0x04000000u                // B2_WF_SLP_BUSY[26]
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_SLP_BUSY_SHFT        26u
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CK_BUSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CK_BUSY_MASK         0x02000000u                // B2_WF_CK_BUSY[25]
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_CK_BUSY_SHFT         25u
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_ZPS_BUSY_ADDR        CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_ZPS_BUSY_MASK        0x01000000u                // B2_WF_ZPS_BUSY[24]
#define CONN_WT_SLP_CTL_REG_WB_STA2_B2_WF_ZPS_BUSY_SHFT        24u
#define CONN_WT_SLP_CTL_REG_WB_STA2_WB_SLP_STATE_1_ADDR        CONN_WT_SLP_CTL_REG_WB_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA2_WB_SLP_STATE_1_MASK        0x00FFFFFFu                // WB_SLP_STATE_1[23..0]
#define CONN_WT_SLP_CTL_REG_WB_STA2_WB_SLP_STATE_1_SHFT        0u

/* =====================================================================================

  ---WB_SLP_DEBUG (0x18091000 + 0X11cu)---

    WB_SLP_DEBUG_ADDR[11..0]     - (RW) Debug select: 0 -> wt_slp_dbg0 ; 1: wt_slp_dbg1(with busy state)
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_DEBUG_WB_SLP_DEBUG_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_DEBUG_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_DEBUG_WB_SLP_DEBUG_ADDR_MASK 0x00000FFFu                // WB_SLP_DEBUG_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_DEBUG_WB_SLP_DEBUG_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_0 (0x18091000 + 0x120u)---

    WB_SLP_TOP_CK_0[0]           - (RW) adie single top ck en  enable
    WB_SLP_TOP_CK_0_BSY[1]       - (RO) WB SG TOP EN  clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_0_RSV[3..2]    - (RW) Reserved CR
    WB_SLP_MULT_TOP_CK_0[4]      - (RW) adie mult top ck en  enable
    WB_SLP_MULT_TOP_CK_0_BSY[5]  - (RO) WB MULT TOP EN  clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_0_RSV[7..6] - (RW) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_0_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_0_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_0[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_MULT_TOP_CK_0_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_0_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_0_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_MASK 0x00000001u                // WB_SLP_TOP_CK_0[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_0_WB_SLP_TOP_CK_0_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_1 (0x18091000 + 0x124u)---

    WB_SLP_TOP_CK_1[0]           - (RW) adie single top ck en wf enable
    WB_SLP_TOP_CK_1_BSY[1]       - (RO) WB SG TOP EN WF clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_1_RSV[3..2]    - (RW) Reserved CR
    WB_SLP_MULT_TOP_CK_1[4]      - (RW) adie mult top ck en wf enable
    WB_SLP_MULT_TOP_CK_1_BSY[5]  - (RO) WB MULT TOP EN WF clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_1_RSV[7..6] - (RW) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_1_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_1_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_1[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_MULT_TOP_CK_1_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_1_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_1_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_MASK 0x00000001u                // WB_SLP_TOP_CK_1[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_1_WB_SLP_TOP_CK_1_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_2 (0x18091000 + 0x128u)---

    WB_SLP_TOP_CK_2[0]           - (RW) adie single top ck en bt enable
    WB_SLP_TOP_CK_2_BSY[1]       - (RO) WB SG TOP EN BT clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_2_RSV[3..2]    - (RW) Reserved CR
    WB_SLP_MULT_TOP_CK_2[4]      - (RW) adie mult top ck en bt enable
    WB_SLP_MULT_TOP_CK_2_BSY[5]  - (RO) WB MULT TOP EN BT clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_2_RSV[7..6] - (RW) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_2_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_2_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_2[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_MULT_TOP_CK_2_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_2_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_2_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_MASK 0x00000001u                // WB_SLP_TOP_CK_2[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_2_WB_SLP_TOP_CK_2_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_3 (0x18091000 + 0x12Cu)---

    WB_SLP_TOP_CK_3[0]           - (RW) adie single top ck en bt1 enable
    WB_SLP_TOP_CK_3_BSY[1]       - (RO) WB SG TOP EN BT1 clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_3_RSV[3..2]    - (RW) Reserved CR
    WB_SLP_MULT_TOP_CK_3[4]      - (RW) adie mult top ck en bt1 enable
    WB_SLP_MULT_TOP_CK_3_BSY[5]  - (RO) WB MULT TOP EN BT1 clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_3_RSV[7..6] - (RW) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_3_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_3_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_3[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_MULT_TOP_CK_3_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_3_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_3_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_MASK 0x00000001u                // WB_SLP_TOP_CK_3[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_3_WB_SLP_TOP_CK_3_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_4 (0x18091000 + 0x130u)---

    WB_SLP_TOP_CK_4[0]           - (RO) adie single top ck en fm enable
    WB_SLP_TOP_CK_4_BSY[1]       - (RO) WB SG TOP EN FM clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_4_RSV[3..2]    - (RO) Reserved CR
    WB_SLP_MULT_TOP_CK_4[4]      - (RO) adie mult top ck en fm enable
    WB_SLP_MULT_TOP_CK_4_BSY[5]  - (RO) WB MULT TOP EN FM clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_4_RSV[7..6] - (RO) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_4_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_4_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_4[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_MULT_TOP_CK_4_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_4_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_4_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_MASK 0x00000001u                // WB_SLP_TOP_CK_4[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_4_WB_SLP_TOP_CK_4_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_5 (0x18091000 + 0x134u)---

    WB_SLP_TOP_CK_5[0]           - (RO) adie single top ck en gps enable
    WB_SLP_TOP_CK_5_BSY[1]       - (RO) WB SG TOP EN GPs clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_5_RSV[3..2]    - (RO) Reserved CR
    WB_SLP_MULT_TOP_CK_5[4]      - (RO) adie mult top ck en gps enable
    WB_SLP_MULT_TOP_CK_5_BSY[5]  - (RO) WB MULT TOP EN GPS clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_5_RSV[7..6] - (RO) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_5_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_5_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_5[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_MULT_TOP_CK_5_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_5_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_5_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_MASK 0x00000001u                // WB_SLP_TOP_CK_5[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_5_WB_SLP_TOP_CK_5_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_0_ADDR (0x18091000 + 0x138u)---

    WB_SLP_MULT_TOP_CK_0_ADDR[11..0] - (RW) A-DIE TOP_CK_EN address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_0_ADDR_WB_SLP_MULT_TOP_CK_0_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_0_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_0_ADDR_WB_SLP_MULT_TOP_CK_0_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_0_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_0_ADDR_WB_SLP_MULT_TOP_CK_0_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_1_ADDR (0x18091000 + 0x13Cu)---

    WB_SLP_MULT_TOP_CK_1_ADDR[11..0] - (RW) A-DIE TOP_CK_EN_WF address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_1_ADDR_WB_SLP_MULT_TOP_CK_1_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_1_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_1_ADDR_WB_SLP_MULT_TOP_CK_1_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_1_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_1_ADDR_WB_SLP_MULT_TOP_CK_1_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_2_ADDR (0x18091000 + 0x140u)---

    WB_SLP_MULT_TOP_CK_2_ADDR[11..0] - (RW) A-DIE TOP_CK_EN_BT address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_2_ADDR_WB_SLP_MULT_TOP_CK_2_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_2_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_2_ADDR_WB_SLP_MULT_TOP_CK_2_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_2_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_2_ADDR_WB_SLP_MULT_TOP_CK_2_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_3_ADDR (0x18091000 + 0x144u)---

    WB_SLP_MULT_TOP_CK_3_ADDR[11..0] - (RO) A-DIE TOP_CK_EN_BT1 address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_3_ADDR_WB_SLP_MULT_TOP_CK_3_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_3_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_3_ADDR_WB_SLP_MULT_TOP_CK_3_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_3_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_3_ADDR_WB_SLP_MULT_TOP_CK_3_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_4_ADDR (0x18091000 + 0x148u)---

    WB_SLP_MULT_TOP_CK_4_ADDR[11..0] - (RO) A-DIE TOP_CK_EN_FM address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_4_ADDR_WB_SLP_MULT_TOP_CK_4_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_4_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_4_ADDR_WB_SLP_MULT_TOP_CK_4_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_4_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_4_ADDR_WB_SLP_MULT_TOP_CK_4_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_5_ADDR (0x18091000 + 0x14Cu)---

    WB_SLP_MULT_TOP_CK_5_ADDR[11..0] - (RO) A-DIE TOP_CK_EN_GPS address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_5_ADDR_WB_SLP_MULT_TOP_CK_5_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_5_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_5_ADDR_WB_SLP_MULT_TOP_CK_5_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_5_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_5_ADDR_WB_SLP_MULT_TOP_CK_5_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_STA3 (0x18091000 + 0x150u)---

    TOP_STATE[6..0]              - (RO) TOP STATE
    RSPI_TOP_OFF_CMD_DONE[7]     - (RO) Finish the cmd of top ck off
    RSPI_TOP_ON_CMD_DONE[8]      - (RO) Finish the cmd of top ck on
    TOP_CK_SG_OFF_BSY[9]         - (RO) TOP STATE at OFF_BSY
    TOP_CK_SG_ON_BSY[10]         - (RO) TOP STATE at ON_BSY
    TOP_CLK_OFF_TRG[11]          - (RO) TOP STATE at OFF_TRG
    TOP_CLK_ON_TRG[12]           - (RO) TOP STATE at ON_TRG
    TOP_CK_OFF_PENDING[13]       - (RO) TOP_CK_OFF_PENDING 
                                     "1" mean off pending
    TOP_CK_ON_PENDING[14]        - (RO) TOP_CK_ON_PENDING 
                                     "1" mean on pending
    SG_TOPCLK_OFF_BSY[15]        - (RO) SG_TOP_CK_EN OFF BSY (ALL TOP CK EN used in mode of single top  ck)
    SG_TOPCLK_ON_BSY[16]         - (RO) SG_TOP_CK_EN ON BSY (ALL TOP CK EN used in mode of single top  ck)
    SG_TOPCLK_OFF_TRIG[17]       - (RO) SG_TOP_CK_EN OFF TRIG (ALL TOP CK EN used in mode of single top  ck)
    SG_TOPCLK_ON_TRIG[18]        - (RO) SG_TOP_CK_EN ON TRIG (ALL TOP CK EN used in mode of single top  ck)
    TOP_CK_EN_SG[19]             - (RO) SG_TOP_CK_EN (ALL TOP CK EN used in mode of single top  ck)
    WB_SLP_TOP_CK_5_OFF_STATE_BSY[20] - (RO) TOP_CK_4_OFF_STATE_BSY ( Disable top ck enable of  GPS)
                                     "1" mean busy
    WB_SLP_TOP_CK_5_ON_STATE_BSY[21] - (RO) TOP_CK_4_ON_STATE_BSY ( Enable top ck enable of GPS)
                                     "1" mean busy
    WB_SLP_TOP_CK_4_OFF_STATE_BSY[22] - (RO) TOP_CK_4_OFF_STATE_BSY ( Disable top ck enable of  FM)
                                     "1" mean busy
    WB_SLP_TOP_CK_4_ON_STATE_BSY[23] - (RO) TOP_CK_4_ON_STATE_BSY ( Enable top ck enable of FM)
                                     "1" mean busy
    WB_SLP_TOP_CK_3_OFF_STATE_BSY[24] - (RO) TOP_CK_3_OFF_STATE_BSY ( Disable top ck enable of  BT1)
                                     "1" mean busy
    WB_SLP_TOP_CK_3_ON_STATE_BSY[25] - (RO) TOP_CK_3_ON_STATE_BSY ( Enable top ck enable of BT1)
                                     "1" mean busy
    WB_SLP_TOP_CK_2_OFF_STATE_BSY[26] - (RO) TOP_CK_2_OFF_STATE_BSY ( Disable top ck enable of  BT)
                                     "1" mean busy
    WB_SLP_TOP_CK_2_ON_STATE_BSY[27] - (RO) TOP_CK_2_ON_STATE_BSY ( Enable top ck enable of BT)
                                     "1" mean busy
    WB_SLP_TOP_CK_1_OFF_STATE_BSY[28] - (RO) TOP_CK_1_OFF_STATE_BSY ( Disable top ck enable of WF )
                                     "1" mean busy
    WB_SLP_TOP_CK_1_ON_STATE_BSY[29] - (RO) TOP_CK_1_ON_STATE_BSY ( Enable top ck enable of WF)
                                     "1" mean busy
    WB_SLP_TOP_CK_0_OFF_STATE_BSY[30] - (RO) TOP_CK_0_OFF_STATE_BSY (Disable top ck )
                                     "1" mean busy
    WB_SLP_TOP_CK_0_ON_STATE_BSY[31] - (RO) TOP_CK_0_ON_STATE_BSY (Enable top ck)
                                     "1" mean busy

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_ON_STATE_BSY_MASK 0x80000000u                // WB_SLP_TOP_CK_0_ON_STATE_BSY[31]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_ON_STATE_BSY_SHFT 31u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_OFF_STATE_BSY_MASK 0x40000000u                // WB_SLP_TOP_CK_0_OFF_STATE_BSY[30]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_0_OFF_STATE_BSY_SHFT 30u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_ON_STATE_BSY_MASK 0x20000000u                // WB_SLP_TOP_CK_1_ON_STATE_BSY[29]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_ON_STATE_BSY_SHFT 29u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_OFF_STATE_BSY_MASK 0x10000000u                // WB_SLP_TOP_CK_1_OFF_STATE_BSY[28]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_1_OFF_STATE_BSY_SHFT 28u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_ON_STATE_BSY_MASK 0x08000000u                // WB_SLP_TOP_CK_2_ON_STATE_BSY[27]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_ON_STATE_BSY_SHFT 27u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_OFF_STATE_BSY_MASK 0x04000000u                // WB_SLP_TOP_CK_2_OFF_STATE_BSY[26]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_2_OFF_STATE_BSY_SHFT 26u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_ON_STATE_BSY_MASK 0x02000000u                // WB_SLP_TOP_CK_3_ON_STATE_BSY[25]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_ON_STATE_BSY_SHFT 25u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_OFF_STATE_BSY_MASK 0x01000000u                // WB_SLP_TOP_CK_3_OFF_STATE_BSY[24]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_3_OFF_STATE_BSY_SHFT 24u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_ON_STATE_BSY_MASK 0x00800000u                // WB_SLP_TOP_CK_4_ON_STATE_BSY[23]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_ON_STATE_BSY_SHFT 23u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_OFF_STATE_BSY_MASK 0x00400000u                // WB_SLP_TOP_CK_4_OFF_STATE_BSY[22]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_4_OFF_STATE_BSY_SHFT 22u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_ON_STATE_BSY_MASK 0x00200000u                // WB_SLP_TOP_CK_5_ON_STATE_BSY[21]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_ON_STATE_BSY_SHFT 21u
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_OFF_STATE_BSY_MASK 0x00100000u                // WB_SLP_TOP_CK_5_OFF_STATE_BSY[20]
#define CONN_WT_SLP_CTL_REG_WB_STA3_WB_SLP_TOP_CK_5_OFF_STATE_BSY_SHFT 20u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_EN_SG_ADDR          CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_EN_SG_MASK          0x00080000u                // TOP_CK_EN_SG[19]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_EN_SG_SHFT          19u
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_TRIG_ADDR     CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_TRIG_MASK     0x00040000u                // SG_TOPCLK_ON_TRIG[18]
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_TRIG_SHFT     18u
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_TRIG_ADDR    CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_TRIG_MASK    0x00020000u                // SG_TOPCLK_OFF_TRIG[17]
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_TRIG_SHFT    17u
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_BSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_BSY_MASK      0x00010000u                // SG_TOPCLK_ON_BSY[16]
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_ON_BSY_SHFT      16u
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_BSY_ADDR     CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_BSY_MASK     0x00008000u                // SG_TOPCLK_OFF_BSY[15]
#define CONN_WT_SLP_CTL_REG_WB_STA3_SG_TOPCLK_OFF_BSY_SHFT     15u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_ON_PENDING_ADDR     CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_ON_PENDING_MASK     0x00004000u                // TOP_CK_ON_PENDING[14]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_ON_PENDING_SHFT     14u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_OFF_PENDING_ADDR    CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_OFF_PENDING_MASK    0x00002000u                // TOP_CK_OFF_PENDING[13]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_OFF_PENDING_SHFT    13u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_ON_TRG_ADDR        CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_ON_TRG_MASK        0x00001000u                // TOP_CLK_ON_TRG[12]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_ON_TRG_SHFT        12u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_OFF_TRG_ADDR       CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_OFF_TRG_MASK       0x00000800u                // TOP_CLK_OFF_TRG[11]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CLK_OFF_TRG_SHFT       11u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_ON_BSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_ON_BSY_MASK      0x00000400u                // TOP_CK_SG_ON_BSY[10]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_ON_BSY_SHFT      10u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_OFF_BSY_ADDR     CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_OFF_BSY_MASK     0x00000200u                // TOP_CK_SG_OFF_BSY[9]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_CK_SG_OFF_BSY_SHFT     9u
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_ON_CMD_DONE_ADDR  CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_ON_CMD_DONE_MASK  0x00000100u                // RSPI_TOP_ON_CMD_DONE[8]
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_ON_CMD_DONE_SHFT  8u
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_OFF_CMD_DONE_ADDR CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_OFF_CMD_DONE_MASK 0x00000080u                // RSPI_TOP_OFF_CMD_DONE[7]
#define CONN_WT_SLP_CTL_REG_WB_STA3_RSPI_TOP_OFF_CMD_DONE_SHFT 7u
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_STATE_ADDR             CONN_WT_SLP_CTL_REG_WB_STA3_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_STATE_MASK             0x0000007Fu                // TOP_STATE[6..0]
#define CONN_WT_SLP_CTL_REG_WB_STA3_TOP_STATE_SHFT             0u

/* =====================================================================================

  ---WB_BG_ADDR9 (0x18091000 + 0x154u)---

    WB_BG_ADDR9[19..0]           - (RW) Bandgap SPI Address 9
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR9_WB_BG_ADDR9_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_ADDR9_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR9_WB_BG_ADDR9_MASK       0x000FFFFFu                // WB_BG_ADDR9[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR9_WB_BG_ADDR9_SHFT       0u

/* =====================================================================================

  ---WB_BG_ADDR10 (0x18091000 + 0x158u)---

    WB_BG_ADDR10[19..0]          - (RW) Bandgap SPI Address 10
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR10_WB_BG_ADDR10_ADDR     CONN_WT_SLP_CTL_REG_WB_BG_ADDR10_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR10_WB_BG_ADDR10_MASK     0x000FFFFFu                // WB_BG_ADDR10[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR10_WB_BG_ADDR10_SHFT     0u

/* =====================================================================================

  ---WB_BG_ADDR11 (0x18091000 + 0x15cu)---

    WB_BG_ADDR11[19..0]          - (RW) Bandgap SPI Address 11
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR11_WB_BG_ADDR11_ADDR     CONN_WT_SLP_CTL_REG_WB_BG_ADDR11_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR11_WB_BG_ADDR11_MASK     0x000FFFFFu                // WB_BG_ADDR11[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR11_WB_BG_ADDR11_SHFT     0u

/* =====================================================================================

  ---WB_BG_ADDR12 (0x18091000 + 0x160u)---

    WB_BG_ADDR12[19..0]          - (RW) Bandgap SPI Address 12
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR12_WB_BG_ADDR12_ADDR     CONN_WT_SLP_CTL_REG_WB_BG_ADDR12_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR12_WB_BG_ADDR12_MASK     0x000FFFFFu                // WB_BG_ADDR12[19..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ADDR12_WB_BG_ADDR12_SHFT     0u

/* =====================================================================================

  ---WB_BG_ON9 (0x18091000 + 0x164u)---

    WB_BG_ON9[31..0]             - (RW) Bandgap ON setting 9.
                                     Aligning with WB_BG_ADDR9

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON9_WB_BG_ON9_ADDR           CONN_WT_SLP_CTL_REG_WB_BG_ON9_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON9_WB_BG_ON9_MASK           0xFFFFFFFFu                // WB_BG_ON9[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON9_WB_BG_ON9_SHFT           0u

/* =====================================================================================

  ---WB_BG_ON10 (0x18091000 + 0x168u)---

    WB_BG_ON10[31..0]            - (RW) Bandgap ON setting 10.
                                     Aligning with WB_BG_ADDR10

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON10_WB_BG_ON10_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_ON10_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON10_WB_BG_ON10_MASK         0xFFFFFFFFu                // WB_BG_ON10[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON10_WB_BG_ON10_SHFT         0u

/* =====================================================================================

  ---WB_BG_ON11 (0x18091000 + 0x16Cu)---

    WB_BG_ON11[31..0]            - (RW) Bandgap ON setting 11.
                                     Aligning with WB_BG_ADDR11

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON11_WB_BG_ON11_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_ON11_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON11_WB_BG_ON11_MASK         0xFFFFFFFFu                // WB_BG_ON11[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON11_WB_BG_ON11_SHFT         0u

/* =====================================================================================

  ---WB_BG_ON12 (0x18091000 + 0x170u)---

    WB_BG_ON12[31..0]            - (RW) Bandgap ON setting 12.
                                     Aligning with WB_BG_ADDR12

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_ON12_WB_BG_ON12_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_ON12_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_ON12_WB_BG_ON12_MASK         0xFFFFFFFFu                // WB_BG_ON12[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_ON12_WB_BG_ON12_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF9 (0x18091000 + 0x174u)---

    WB_BG_OFF9[31..0]            - (RW) Bandgap OFF setting 9.
                                     Aligning with WB_BG_ADDR9

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF9_WB_BG_OFF9_ADDR         CONN_WT_SLP_CTL_REG_WB_BG_OFF9_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF9_WB_BG_OFF9_MASK         0xFFFFFFFFu                // WB_BG_OFF9[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF9_WB_BG_OFF9_SHFT         0u

/* =====================================================================================

  ---WB_BG_OFF10 (0x18091000 + 0x178u)---

    WB_BG_OFF10[31..0]           - (RW) Bandgap OFF setting 10.
                                     Aligning with WB_BG_ADDR10

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF10_WB_BG_OFF10_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_OFF10_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF10_WB_BG_OFF10_MASK       0xFFFFFFFFu                // WB_BG_OFF10[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF10_WB_BG_OFF10_SHFT       0u

/* =====================================================================================

  ---WB_BG_OFF11 (0x18091000 + 0x17Cu)---

    WB_BG_OFF11[31..0]           - (RW) Bandgap OFF setting 11.
                                     Aligning with WB_BG_ADDR11

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF11_WB_BG_OFF11_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_OFF11_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF11_WB_BG_OFF11_MASK       0xFFFFFFFFu                // WB_BG_OFF11[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF11_WB_BG_OFF11_SHFT       0u

/* =====================================================================================

  ---WB_BG_OFF12 (0x18091000 + 0x180u)---

    WB_BG_OFF12[31..0]           - (RW) Bandgap OFF setting 12.
                                     Aligning with WB_BG_ADDR12

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF12_WB_BG_OFF12_ADDR       CONN_WT_SLP_CTL_REG_WB_BG_OFF12_ADDR
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF12_WB_BG_OFF12_MASK       0xFFFFFFFFu                // WB_BG_OFF12[31..0]
#define CONN_WT_SLP_CTL_REG_WB_BG_OFF12_WB_BG_OFF12_SHFT       0u

/* =====================================================================================

  ---WB_STA4 (0x18091000 + 0x184u)---

    BG_STA[7..0]                 - (RO) WB control bangdgap FSM
                                     "1000_0000" : BG_BUF_RESET
                                     "0000_0000" : BG_BUF_OFF_IDLE
                                     "0000_0001" : BG_BUF_OFF_TRG
                                     "0000_0010" : BG_BUF_OFF_BSY
                                     "0000_0100" : BG_BUF_ON_TRG
                                     "0000_1000" : BG_BUF_ON_BSY
                                     "0001_0000" : BG_BUF_ON_WAIT
                                     "0010_0000" : BG_BUF_ON_IDLE
    WB_SLP_STATE_2[23..8]        - (RO) wt_slp_ctrl FSM state for bit [71:56]
    LIT_WF_ZPS_BSY[24]           - (RO) lit wf zps busy
    LIT_WF_CK_BSY[25]            - (RO) lit wf ck busy
    LIT_WF_WAKE_BSY[26]          - (RO) lit wf wake up busy
    LIT_WF_LP_CMD_BSY[27]        - (RO) lit wf lowpower command busy
    LIT_BT_CK_BSY[28]            - (RO) lit bt ck busy
    LIT_BT_WAKE_BSY[29]          - (RO) lit bt wake up busy
    ZB_CK_BSY[30]                - (RO) lit bt ck busy
    ZB_WAKE_BSY[31]              - (RO) lit bt wake up busy

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_WAKE_BSY_ADDR           CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_WAKE_BSY_MASK           0x80000000u                // ZB_WAKE_BSY[31]
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_WAKE_BSY_SHFT           31u
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_CK_BSY_ADDR             CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_CK_BSY_MASK             0x40000000u                // ZB_CK_BSY[30]
#define CONN_WT_SLP_CTL_REG_WB_STA4_ZB_CK_BSY_SHFT             30u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_WAKE_BSY_ADDR       CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_WAKE_BSY_MASK       0x20000000u                // LIT_BT_WAKE_BSY[29]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_WAKE_BSY_SHFT       29u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_CK_BSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_CK_BSY_MASK         0x10000000u                // LIT_BT_CK_BSY[28]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_BT_CK_BSY_SHFT         28u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_LP_CMD_BSY_ADDR     CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_LP_CMD_BSY_MASK     0x08000000u                // LIT_WF_LP_CMD_BSY[27]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_LP_CMD_BSY_SHFT     27u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_WAKE_BSY_ADDR       CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_WAKE_BSY_MASK       0x04000000u                // LIT_WF_WAKE_BSY[26]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_WAKE_BSY_SHFT       26u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_CK_BSY_ADDR         CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_CK_BSY_MASK         0x02000000u                // LIT_WF_CK_BSY[25]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_CK_BSY_SHFT         25u
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_ZPS_BSY_ADDR        CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_ZPS_BSY_MASK        0x01000000u                // LIT_WF_ZPS_BSY[24]
#define CONN_WT_SLP_CTL_REG_WB_STA4_LIT_WF_ZPS_BSY_SHFT        24u
#define CONN_WT_SLP_CTL_REG_WB_STA4_WB_SLP_STATE_2_ADDR        CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_WB_SLP_STATE_2_MASK        0x00FFFF00u                // WB_SLP_STATE_2[23..8]
#define CONN_WT_SLP_CTL_REG_WB_STA4_WB_SLP_STATE_2_SHFT        8u
#define CONN_WT_SLP_CTL_REG_WB_STA4_BG_STA_ADDR                CONN_WT_SLP_CTL_REG_WB_STA4_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA4_BG_STA_MASK                0x000000FFu                // BG_STA[7..0]
#define CONN_WT_SLP_CTL_REG_WB_STA4_BG_STA_SHFT                0u

/* =====================================================================================

  ---WB_LIT_WF_CK_ADDR (0x18091000 + 0x18Cu)---

    WB_LIT_WF_CK_ADDR[11..0]     - (RW) WB_LIT_WF_CK_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_CK_ADDR_WB_LIT_WF_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_LIT_WF_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_CK_ADDR_WB_LIT_WF_CK_ADDR_MASK 0x00000FFFu                // WB_LIT_WF_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_CK_ADDR_WB_LIT_WF_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_LIT_WF_WAKE_ADDR (0x18091000 + 0x190u)---

    WB_LIT_WF_WAKE_ADDR[11..0]   - (RW) WB_LIT_WF_WAKE_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_WAKE_ADDR_WB_LIT_WF_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_LIT_WF_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_WAKE_ADDR_WB_LIT_WF_WAKE_ADDR_MASK 0x00000FFFu                // WB_LIT_WF_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_WAKE_ADDR_WB_LIT_WF_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_LIT_WF_ZPS_ADDR (0x18091000 + 0x194u)---

    WB_LIT_WF_ZPS_ADDR[11..0]    - (RW) WB_LIT_WF_ZPS_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_ZPS_ADDR_WB_LIT_WF_ZPS_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_LIT_WF_ZPS_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_ZPS_ADDR_WB_LIT_WF_ZPS_ADDR_MASK 0x00000FFFu                // WB_LIT_WF_ZPS_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_LIT_WF_ZPS_ADDR_WB_LIT_WF_ZPS_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_LIT_CMD_ADDR (0x18091000 + 0x198u)---

    WB_WF_LIT_CMD_ADDR[11..0]    - (RW) Adie WB_WF_LIT_CMD_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_LIT_CMD_ADDR_WB_WF_LIT_CMD_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_LIT_CMD_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_LIT_CMD_ADDR_WB_WF_LIT_CMD_ADDR_MASK 0x00000FFFu                // WB_WF_LIT_CMD_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_LIT_CMD_ADDR_WB_WF_LIT_CMD_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_LIT_BT_CK_ADDR (0x18091000 + 0x19Cu)---

    WB_LIT_BT_CK_ADDR[11..0]     - (RW) A-DIE LIT_BT_CK_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_CK_ADDR_WB_LIT_BT_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_LIT_BT_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_CK_ADDR_WB_LIT_BT_CK_ADDR_MASK 0x00000FFFu                // WB_LIT_BT_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_CK_ADDR_WB_LIT_BT_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_GPS_CTL (0x18091000 + 0x200u)---

    GPS_HW_MODE_EN[0]            - (RO) GPS hardware mode enable.
    GPS_FAKE_CK_EN[1]            - (RO) GPS fake ck_en -> don't trun off BG
    WB_GPS_RSV[15..2]            - (RO) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_WB_GPS_RSV_ADDR         CONN_WT_SLP_CTL_REG_WB_GPS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_WB_GPS_RSV_MASK         0x0000FFFCu                // WB_GPS_RSV[15..2]
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_WB_GPS_RSV_SHFT         2u
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_FAKE_CK_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_GPS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_FAKE_CK_EN_MASK     0x00000002u                // GPS_FAKE_CK_EN[1]
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_FAKE_CK_EN_SHFT     1u
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_HW_MODE_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_GPS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_HW_MODE_EN_MASK     0x00000001u                // GPS_HW_MODE_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_GPS_CTL_GPS_HW_MODE_EN_SHFT     0u

/* =====================================================================================

  ---WB_LIT_BT_WAKE_ADDR (0x18091000 + 0x204u)---

    WB_LIT_BT_WAKE_ADDR[11..0]   - (RW) A-DIE LIT_BT_WAKE_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_WAKE_ADDR_WB_LIT_BT_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_LIT_BT_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_WAKE_ADDR_WB_LIT_BT_WAKE_ADDR_MASK 0x00000FFFu                // WB_LIT_BT_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_LIT_BT_WAKE_ADDR_WB_LIT_BT_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_CK_STA2 (0x18091000 + 0x208u)---

    LIT_BT_CK_EN[0]              - (RO) LIT_BT_CK_EN
    LIT_BT_WAKE_EN[1]            - (RO) LIT_BT_WAKE_EN
    B2_WF_CK_EN[2]               - (RO) band2 wf ck enable
    B2_WF_WAKE_EN[3]             - (RO) band2 wf wake enable
    B2_WF_ZPS_EN[4]              - (RO) band2 wf zps enable
    B2_WF_LP_CMD[8..5]           - (RO) band2 wf low power command
    ZB_CK_EN[9]                  - (RO) ZB_CK_EN
    ZB_WAKE_EN[10]               - (RO) ZB_WAKE_EN
    RSV0[31..11]                 - (RO) RSV0

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_RSV0_ADDR               CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_RSV0_MASK               0xFFFFF800u                // RSV0[31..11]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_RSV0_SHFT               11u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_WAKE_EN_ADDR         CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_WAKE_EN_MASK         0x00000400u                // ZB_WAKE_EN[10]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_WAKE_EN_SHFT         10u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_CK_EN_ADDR           CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_CK_EN_MASK           0x00000200u                // ZB_CK_EN[9]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_ZB_CK_EN_SHFT           9u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_LP_CMD_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_LP_CMD_MASK       0x000001E0u                // B2_WF_LP_CMD[8..5]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_LP_CMD_SHFT       5u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_ZPS_EN_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_ZPS_EN_MASK       0x00000010u                // B2_WF_ZPS_EN[4]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_ZPS_EN_SHFT       4u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_WAKE_EN_ADDR      CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_WAKE_EN_MASK      0x00000008u                // B2_WF_WAKE_EN[3]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_WAKE_EN_SHFT      3u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_CK_EN_ADDR        CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_CK_EN_MASK        0x00000004u                // B2_WF_CK_EN[2]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_B2_WF_CK_EN_SHFT        2u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_WAKE_EN_ADDR     CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_WAKE_EN_MASK     0x00000002u                // LIT_BT_WAKE_EN[1]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_WAKE_EN_SHFT     1u
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_CK_EN_ADDR       CONN_WT_SLP_CTL_REG_WB_CK_STA2_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_CK_EN_MASK       0x00000001u                // LIT_BT_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_CK_STA2_LIT_BT_CK_EN_SHFT       0u

/* =====================================================================================

  ---WB_CK_SLPWK (0x18091000 + 0x20Cu)---

    GPS_L5_EN_DET_FLAG[0]        - (RO) GPS_L5_EN_DET_FLAG
    GPS_L5_RFBUF_EN_DET_FLAG[1]  - (RO) GPS_L5_RFBUF_EN_DET_FLAG
    GPS_L1_RFBUF_EN_DET_FLAG[2]  - (RO) GPS_L1_RFBUF_EN_DET_FLAG
    GPS_L5_CK_EN_DET_FLAG[3]     - (RO) GPS_L5_CK_EN_DET_FLAG
    GPS_CK_EN_DET_FLAG[4]        - (RO) GPS_CK_EN_DET_FLAG
    LIT_BT_WAKE_EN_DET_FLAG[5]   - (RO) LIT_BT_WAKE_EN_DET_FLAG
    LIT_BT_CK_EN_DET_FLAG[6]     - (RO) LIT_BT_CK_EN_DET_FLAG
    BT1_WAKE_EN_DET_FLAG[7]      - (RO) BT1_WAKE_EN_DET_FLAG
    BT1_CK_EN_DET_FLAG[8]        - (RO) BT1_CK_EN_DET_FLAG
    BT0_WAKE_EN_DET_FLAG[9]      - (RO) BT0_WAKE_EN_DET_FLAG
    BT0_CK_EN_DET_FLAG[10]       - (RO) BT0_CK_EN_DET_FLAG
    LIT_WF_SPI_CMD_VLD_DET[11]   - (RO) LIT_WF_SPI_CMD_VLD_DET
    LIT_WF_ZPS_EN_DET_FLAG[12]   - (RO) LIT_WF_ZPS_EN_DET_FLAG
    LIT_WF_WAKE_EN_DET_FLAG[13]  - (RO) LIT_WF_WAKE_EN_DET_FLAG
    LIT_WF_CK_EN_DET_FLAG[14]    - (RO) LIT_WF_CK_EN_DET_FLAG
    B1_WF_SPI_CMD_VLD_DET[15]    - (RO) B1_WF_SPI_CMD_VLD_DET
    B1_WF_ZPS_EN_DET_FLAG[16]    - (RO) B1_WF_ZPS_EN_DET_FLAG
    B1_WF_WAKE_EN_DET_FLAG[17]   - (RO) B1_WF_WAKE_EN_DET_FLAG
    B1_WF_CK_EN_DET_FLAG[18]     - (RO) B1_WF_CK_EN_DET_FLAG
    B0_WF_SPI_CMD_VLD_DET[19]    - (RO) B0_WF_SPI_CMD_VLD_DET
    WF_ZPS_EN_DET_FLAG[20]       - (RO) WF_ZPS_EN_DET_FLAG
    WF_WAKE_EN_DET_FLAG[21]      - (RO) WF_WAKE_EN_DET_FLAG
    WF_CK_EN_DET_FLAG[22]        - (RO) WF_CK_EN_DET_FLAG
    TOP_CK_EN_DET_FLAG[23]       - (RO) TOP_CK_EN_DET_FLAG
    B2_WF_SPI_CMD_VLD_DET[24]    - (RO) B2_WF_SPI_CMD_VLD_DET
    B2_WF_ZPS_EN_DET_FLAG[25]    - (RO) B2_WF_ZPS_EN_DET_FLAG
    B2_WF_WAKE_EN_DET_FLAG[26]   - (RO) B2_WF_WAKE_EN_DET_FLAG
    B2_WF_CK_EN_DET_FLAG[27]     - (RO) B2_WF_CK_EN_DET_FLAG
    ZB_WAKE_EN_DET_FLAG[28]      - (RO) ZB_WAKE_EN_DET_FLAG
    ZB_CK_EN_DET_FLAG[29]        - (RO) ZB_CK_EN_DET_FLAG
    SLP_WK_SW_MODE_EN[30]        - (RW) SLP_WK_SW_MODE_EN
    SLP_WK_SW_MODE_SEL[31]       - (RW) SLP_WK_SW_MODE_SEL

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_SEL_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_SEL_MASK 0x80000000u                // SLP_WK_SW_MODE_SEL[31]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_SEL_SHFT 31u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_EN_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_EN_MASK 0x40000000u                // SLP_WK_SW_MODE_EN[30]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_SLP_WK_SW_MODE_EN_SHFT 30u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_CK_EN_DET_FLAG_MASK 0x20000000u                // ZB_CK_EN_DET_FLAG[29]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_CK_EN_DET_FLAG_SHFT 29u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_WAKE_EN_DET_FLAG_MASK 0x10000000u                // ZB_WAKE_EN_DET_FLAG[28]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ZB_WAKE_EN_DET_FLAG_SHFT 28u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_CK_EN_DET_FLAG_MASK 0x08000000u                // B2_WF_CK_EN_DET_FLAG[27]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_CK_EN_DET_FLAG_SHFT 27u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_WAKE_EN_DET_FLAG_MASK 0x04000000u                // B2_WF_WAKE_EN_DET_FLAG[26]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_WAKE_EN_DET_FLAG_SHFT 26u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_ZPS_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_ZPS_EN_DET_FLAG_MASK 0x02000000u                // B2_WF_ZPS_EN_DET_FLAG[25]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_ZPS_EN_DET_FLAG_SHFT 25u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_SPI_CMD_VLD_DET_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_SPI_CMD_VLD_DET_MASK 0x01000000u                // B2_WF_SPI_CMD_VLD_DET[24]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B2_WF_SPI_CMD_VLD_DET_SHFT 24u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_TOP_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_TOP_CK_EN_DET_FLAG_MASK 0x00800000u                // TOP_CK_EN_DET_FLAG[23]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_TOP_CK_EN_DET_FLAG_SHFT 23u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_CK_EN_DET_FLAG_MASK 0x00400000u                // WF_CK_EN_DET_FLAG[22]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_CK_EN_DET_FLAG_SHFT 22u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_WAKE_EN_DET_FLAG_MASK 0x00200000u                // WF_WAKE_EN_DET_FLAG[21]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_WAKE_EN_DET_FLAG_SHFT 21u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_ZPS_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_ZPS_EN_DET_FLAG_MASK 0x00100000u                // WF_ZPS_EN_DET_FLAG[20]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_WF_ZPS_EN_DET_FLAG_SHFT 20u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B0_WF_SPI_CMD_VLD_DET_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B0_WF_SPI_CMD_VLD_DET_MASK 0x00080000u                // B0_WF_SPI_CMD_VLD_DET[19]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B0_WF_SPI_CMD_VLD_DET_SHFT 19u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_CK_EN_DET_FLAG_MASK 0x00040000u                // B1_WF_CK_EN_DET_FLAG[18]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_CK_EN_DET_FLAG_SHFT 18u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_WAKE_EN_DET_FLAG_MASK 0x00020000u                // B1_WF_WAKE_EN_DET_FLAG[17]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_WAKE_EN_DET_FLAG_SHFT 17u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_ZPS_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_ZPS_EN_DET_FLAG_MASK 0x00010000u                // B1_WF_ZPS_EN_DET_FLAG[16]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_ZPS_EN_DET_FLAG_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_SPI_CMD_VLD_DET_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_SPI_CMD_VLD_DET_MASK 0x00008000u                // B1_WF_SPI_CMD_VLD_DET[15]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_B1_WF_SPI_CMD_VLD_DET_SHFT 15u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_CK_EN_DET_FLAG_MASK 0x00004000u                // LIT_WF_CK_EN_DET_FLAG[14]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_CK_EN_DET_FLAG_SHFT 14u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_WAKE_EN_DET_FLAG_MASK 0x00002000u                // LIT_WF_WAKE_EN_DET_FLAG[13]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_WAKE_EN_DET_FLAG_SHFT 13u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_ZPS_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_ZPS_EN_DET_FLAG_MASK 0x00001000u                // LIT_WF_ZPS_EN_DET_FLAG[12]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_ZPS_EN_DET_FLAG_SHFT 12u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_SPI_CMD_VLD_DET_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_SPI_CMD_VLD_DET_MASK 0x00000800u                // LIT_WF_SPI_CMD_VLD_DET[11]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_WF_SPI_CMD_VLD_DET_SHFT 11u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_CK_EN_DET_FLAG_MASK 0x00000400u                // BT0_CK_EN_DET_FLAG[10]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_CK_EN_DET_FLAG_SHFT 10u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_WAKE_EN_DET_FLAG_MASK 0x00000200u                // BT0_WAKE_EN_DET_FLAG[9]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT0_WAKE_EN_DET_FLAG_SHFT 9u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_CK_EN_DET_FLAG_MASK 0x00000100u                // BT1_CK_EN_DET_FLAG[8]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_CK_EN_DET_FLAG_SHFT 8u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_WAKE_EN_DET_FLAG_MASK 0x00000080u                // BT1_WAKE_EN_DET_FLAG[7]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_BT1_WAKE_EN_DET_FLAG_SHFT 7u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_CK_EN_DET_FLAG_MASK 0x00000040u                // LIT_BT_CK_EN_DET_FLAG[6]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_CK_EN_DET_FLAG_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_WAKE_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_WAKE_EN_DET_FLAG_MASK 0x00000020u                // LIT_BT_WAKE_EN_DET_FLAG[5]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_LIT_BT_WAKE_EN_DET_FLAG_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_CK_EN_DET_FLAG_MASK 0x00000010u                // GPS_CK_EN_DET_FLAG[4]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_CK_EN_DET_FLAG_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_CK_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_CK_EN_DET_FLAG_MASK 0x00000008u                // GPS_L5_CK_EN_DET_FLAG[3]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_CK_EN_DET_FLAG_SHFT 3u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L1_RFBUF_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L1_RFBUF_EN_DET_FLAG_MASK 0x00000004u                // GPS_L1_RFBUF_EN_DET_FLAG[2]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L1_RFBUF_EN_DET_FLAG_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_RFBUF_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_RFBUF_EN_DET_FLAG_MASK 0x00000002u                // GPS_L5_RFBUF_EN_DET_FLAG[1]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_RFBUF_EN_DET_FLAG_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_EN_DET_FLAG_ADDR CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_ADDR
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_EN_DET_FLAG_MASK 0x00000001u                // GPS_L5_EN_DET_FLAG[0]
#define CONN_WT_SLP_CTL_REG_WB_CK_SLPWK_GPS_L5_EN_DET_FLAG_SHFT 0u

/* =====================================================================================

  ---WB_DFS_CTL (0x18091000 + 0x214u)---

    WT_SLP_DFS_PROT_MODE_EN[0]   - (RO) WT_SLP_DFS_PROT_MODE_EN
    WT_SLP_DFS_PROT_ACT_BN0[1]   - (RO) WT_SLP_DFS_PROT_ACT_BN0
    WT_SLP_DFS_PROT_ACT_BN1[2]   - (RO) WT_SLP_DFS_PROT_ACT_BN1
    WT_SLP_DFS_PROT_ACT_BN2[3]   - (RO) WT_SLP_DFS_PROT_ACT_BN2
    WT_SLP_DFS_CTRL_RSV[15..4]   - (RO) WT_SLP_DFS_CTRL_RSV

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_CTRL_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_CTRL_RSV_MASK 0x0000FFF0u                // WT_SLP_DFS_CTRL_RSV[15..4]
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_CTRL_RSV_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN2_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN2_MASK 0x00000008u                // WT_SLP_DFS_PROT_ACT_BN2[3]
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN2_SHFT 3u
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN1_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN1_MASK 0x00000004u                // WT_SLP_DFS_PROT_ACT_BN1[2]
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN1_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN0_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN0_MASK 0x00000002u                // WT_SLP_DFS_PROT_ACT_BN0[1]
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_ACT_BN0_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_MODE_EN_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_MODE_EN_MASK 0x00000001u                // WT_SLP_DFS_PROT_MODE_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_DFS_CTL_WT_SLP_DFS_PROT_MODE_EN_SHFT 0u

/* =====================================================================================

  ---WB_DFS_PROT_ADDR (0x18091000 + 0x218u)---

    WT_SLP_DFS_PROT_ADDR[19..0]  - (RO) WT_SLP_DFS_PROT_ADDR
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ADDR_WT_SLP_DFS_PROT_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ADDR_WT_SLP_DFS_PROT_ADDR_MASK 0x000FFFFFu                // WT_SLP_DFS_PROT_ADDR[19..0]
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ADDR_WT_SLP_DFS_PROT_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_DFS_PROT_ON (0x18091000 + 0x21Cu)---

    WT_SLP_DFS_PROT_ON[31..0]    - (RO) WT_SLP_DFS_PROT_ON

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ON_WT_SLP_DFS_PROT_ON_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ON_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ON_WT_SLP_DFS_PROT_ON_MASK 0xFFFFFFFFu                // WT_SLP_DFS_PROT_ON[31..0]
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_ON_WT_SLP_DFS_PROT_ON_SHFT 0u

/* =====================================================================================

  ---WB_DFS_PROT_OFF (0x18091000 + 0x220u)---

    WT_SLP_DFS_PROT_OFF[31..0]   - (RO) WT_SLP_DFS_PROT_OFF

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_OFF_WT_SLP_DFS_PROT_OFF_ADDR CONN_WT_SLP_CTL_REG_WB_DFS_PROT_OFF_ADDR
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_OFF_WT_SLP_DFS_PROT_OFF_MASK 0xFFFFFFFFu                // WT_SLP_DFS_PROT_OFF[31..0]
#define CONN_WT_SLP_CTL_REG_WB_DFS_PROT_OFF_WT_SLP_DFS_PROT_OFF_SHFT 0u

/* =====================================================================================

  ---WB_STA5 (0x18091000 + 0x224u)---

    DFS_STATE[6..0]              - (RO) DFS_STATE
    DFS_OFF_CMD_DONE[7]          - (RO) DFS_OFF_CMD_DONE
    DFS_ON_CMD_DONE[8]           - (RO) DFS_ON_CMD_DONE
    DFS_OFF_CMD_BUSY[9]          - (RO) DFS_OFF_CMD_BUSY
    DFS_ON_CMD_BUSY[10]          - (RO) DFS_ON_CMD_BUSY
    DFS_OFF_CMD_TRIG[11]         - (RO) DFS_OFF_CMD_TRIG
    DFS_ON_CMD_TRIG[12]          - (RO) DFS_ON_CMD_TRIG
    ALL_DFS_OFF_PENDING[13]      - (RO) ALL_DFS_OFF_PENDING
    ALL_DFS_ON_PENDING[14]       - (RO) ALL_DFS_ON_PENDING
    ALL_DFS_OFF_BUSY[15]         - (RO) ALL_DFS_OFF_BUSY
    ALL_DFS_ON_BUSY[16]          - (RO) ALL_DFS_ON_BUSY
    ALL_DFS_OFF_TRG[17]          - (RO) ALL_DFS_OFF_TRG
    ALL_DFS_ON_TRG[18]           - (RO) ALL_DFS_ON_TRG
    ALL_DFS_EN[19]               - (RO) ALL_DFS_EN
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_EN_ADDR            CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_EN_MASK            0x00080000u                // ALL_DFS_EN[19]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_EN_SHFT            19u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_TRG_ADDR        CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_TRG_MASK        0x00040000u                // ALL_DFS_ON_TRG[18]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_TRG_SHFT        18u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_TRG_ADDR       CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_TRG_MASK       0x00020000u                // ALL_DFS_OFF_TRG[17]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_TRG_SHFT       17u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_BUSY_ADDR       CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_BUSY_MASK       0x00010000u                // ALL_DFS_ON_BUSY[16]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_BUSY_SHFT       16u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_BUSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_BUSY_MASK      0x00008000u                // ALL_DFS_OFF_BUSY[15]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_BUSY_SHFT      15u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_PENDING_ADDR    CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_PENDING_MASK    0x00004000u                // ALL_DFS_ON_PENDING[14]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_ON_PENDING_SHFT    14u
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_PENDING_ADDR   CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_PENDING_MASK   0x00002000u                // ALL_DFS_OFF_PENDING[13]
#define CONN_WT_SLP_CTL_REG_WB_STA5_ALL_DFS_OFF_PENDING_SHFT   13u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_TRIG_ADDR       CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_TRIG_MASK       0x00001000u                // DFS_ON_CMD_TRIG[12]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_TRIG_SHFT       12u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_TRIG_ADDR      CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_TRIG_MASK      0x00000800u                // DFS_OFF_CMD_TRIG[11]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_TRIG_SHFT      11u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_BUSY_ADDR       CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_BUSY_MASK       0x00000400u                // DFS_ON_CMD_BUSY[10]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_BUSY_SHFT       10u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_BUSY_ADDR      CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_BUSY_MASK      0x00000200u                // DFS_OFF_CMD_BUSY[9]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_BUSY_SHFT      9u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_DONE_ADDR       CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_DONE_MASK       0x00000100u                // DFS_ON_CMD_DONE[8]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_ON_CMD_DONE_SHFT       8u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_DONE_ADDR      CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_DONE_MASK      0x00000080u                // DFS_OFF_CMD_DONE[7]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_OFF_CMD_DONE_SHFT      7u
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_STATE_ADDR             CONN_WT_SLP_CTL_REG_WB_STA5_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_STATE_MASK             0x0000007Fu                // DFS_STATE[6..0]
#define CONN_WT_SLP_CTL_REG_WB_STA5_DFS_STATE_SHFT             0u

/* =====================================================================================

  ---WB_ADIE_CMD_SW_CTL (0x18091000 + 0x228u)---

    WF_WAKE_EN_MASK[0]           - (RW) WF_WAKE_EN_MASK
    B1_WF_WAKE_EN_MASK[1]        - (RW) B1_WF_WAKE_EN_MASK
    WF_CK_EN_MASK[2]             - (RW) WF_CK_EN_MASK
    B1_WF_CK_EN_MASK[3]          - (RW) B1_WF_CK_EN_MASK
    WF_ZPS_EN_MASK[4]            - (RW) WF_ZPS_EN_MASK
    B1_WF_ZPS_EN_MASK[5]         - (RW) B1_WF_ZPS_EN_MASK
    LIT_WF_WAKE_EN_MASK[6]       - (RW) LIT_WF_WAKE_EN_MASK
    LIT_WF_CK_EN_MASK[7]         - (RW) LIT_WF_CK_EN_MASK
    LIT_WF_ZPS_MASK[8]           - (RW) LIT_WF_ZPS_MASK
    BT0_WAKE_EN_MASK[9]          - (RW) BT0_WAKE_EN_MASK
    BT0_CK_EN_MASK[10]           - (RW) BT0_CK_EN_MASK
    BT1_WAKE_EN_MASK[11]         - (RW) BT1_WAKE_EN_MASK
    BT1_CK_EN_MASK[12]           - (RW) BT1_CK_EN_MASK
    LIT_BT_WAKE_EN_MASK[13]      - (RW) LIT_BT_WAKE_EN_MASK
    LIT_BT_CK_EN_MASK[14]        - (RW) LIT_BT_CK_EN_MASK
    GPS_CK_EN_MASK[15]           - (RW) GPS_CK_EN_MASK
    GPS_L5_CK_EN_MASK[16]        - (RW) GPS_L5_CK_EN_MASK
    GPS_L1_RFBUF_EN_MASK[17]     - (RW) GPS_L1_RFBUF_EN_MASK
    GPS_L5_RFBUF_EN_MASK[18]     - (RW) GPS_L5_RFBUF_EN_MASK
    B0_WF_SPI_CMD_MASK[19]       - (RW) B0_WF_SPI_CMD_MASK
    B1_WF_SPI_CMD_MASK[20]       - (RW) B1_WF_SPI_CMD_MASK
    LIT_WF_SPI_CMD_MASK[21]      - (RW) LIT_WF_SPI_CMD_MASK
    RESERVED22[22]               - (RO) Reserved bits
    WB_ADIE_CMD_SW_CTL_RSV[31..23] - (RW) WB_ADIE_CMD_SW_CTL_RSV

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WB_ADIE_CMD_SW_CTL_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WB_ADIE_CMD_SW_CTL_RSV_MASK 0xFF800000u                // WB_ADIE_CMD_SW_CTL_RSV[31..23]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WB_ADIE_CMD_SW_CTL_RSV_SHFT 23u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_SPI_CMD_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_SPI_CMD_MASK_MASK 0x00200000u                // LIT_WF_SPI_CMD_MASK[21]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_SPI_CMD_MASK_SHFT 21u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_SPI_CMD_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_SPI_CMD_MASK_MASK 0x00100000u                // B1_WF_SPI_CMD_MASK[20]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_SPI_CMD_MASK_SHFT 20u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B0_WF_SPI_CMD_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B0_WF_SPI_CMD_MASK_MASK 0x00080000u                // B0_WF_SPI_CMD_MASK[19]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B0_WF_SPI_CMD_MASK_SHFT 19u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_RFBUF_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_RFBUF_EN_MASK_MASK 0x00040000u                // GPS_L5_RFBUF_EN_MASK[18]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_RFBUF_EN_MASK_SHFT 18u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L1_RFBUF_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L1_RFBUF_EN_MASK_MASK 0x00020000u                // GPS_L1_RFBUF_EN_MASK[17]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L1_RFBUF_EN_MASK_SHFT 17u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_CK_EN_MASK_MASK 0x00010000u                // GPS_L5_CK_EN_MASK[16]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_L5_CK_EN_MASK_SHFT 16u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_CK_EN_MASK_MASK 0x00008000u                // GPS_CK_EN_MASK[15]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_GPS_CK_EN_MASK_SHFT 15u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_CK_EN_MASK_MASK 0x00004000u                // LIT_BT_CK_EN_MASK[14]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_CK_EN_MASK_SHFT 14u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_WAKE_EN_MASK_MASK 0x00002000u                // LIT_BT_WAKE_EN_MASK[13]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_BT_WAKE_EN_MASK_SHFT 13u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_CK_EN_MASK_MASK 0x00001000u                // BT1_CK_EN_MASK[12]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_CK_EN_MASK_SHFT 12u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_WAKE_EN_MASK_MASK 0x00000800u                // BT1_WAKE_EN_MASK[11]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT1_WAKE_EN_MASK_SHFT 11u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_CK_EN_MASK_MASK 0x00000400u                // BT0_CK_EN_MASK[10]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_CK_EN_MASK_SHFT 10u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_WAKE_EN_MASK_MASK 0x00000200u                // BT0_WAKE_EN_MASK[9]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_BT0_WAKE_EN_MASK_SHFT 9u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_ZPS_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_ZPS_MASK_MASK 0x00000100u                // LIT_WF_ZPS_MASK[8]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_ZPS_MASK_SHFT 8u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_CK_EN_MASK_MASK 0x00000080u                // LIT_WF_CK_EN_MASK[7]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_CK_EN_MASK_SHFT 7u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_WAKE_EN_MASK_MASK 0x00000040u                // LIT_WF_WAKE_EN_MASK[6]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_LIT_WF_WAKE_EN_MASK_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_ZPS_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_ZPS_EN_MASK_MASK 0x00000020u                // B1_WF_ZPS_EN_MASK[5]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_ZPS_EN_MASK_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_ZPS_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_ZPS_EN_MASK_MASK 0x00000010u                // WF_ZPS_EN_MASK[4]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_ZPS_EN_MASK_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_CK_EN_MASK_MASK 0x00000008u                // B1_WF_CK_EN_MASK[3]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_CK_EN_MASK_SHFT 3u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_CK_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_CK_EN_MASK_MASK 0x00000004u                // WF_CK_EN_MASK[2]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_CK_EN_MASK_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_WAKE_EN_MASK_MASK 0x00000002u                // B1_WF_WAKE_EN_MASK[1]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_B1_WF_WAKE_EN_MASK_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_WAKE_EN_MASK_ADDR CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_WAKE_EN_MASK_MASK 0x00000001u                // WF_WAKE_EN_MASK[0]
#define CONN_WT_SLP_CTL_REG_WB_ADIE_CMD_SW_CTL_WF_WAKE_EN_MASK_SHFT 0u

/* =====================================================================================

  ---WB_WF_B2_CK_ADDR (0x18091000 + 0x230u)---

    WB_WF_B2_CK_ADDR[11..0]      - (RW) WB_WF_B2_CK_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CK_ADDR_WB_WF_B2_CK_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B2_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CK_ADDR_WB_WF_B2_CK_ADDR_MASK 0x00000FFFu                // WB_WF_B2_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CK_ADDR_WB_WF_B2_CK_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_B2_WAKE_ADDR (0x18091000 + 0x234u)---

    WB_WF_B2_WAKE_ADDR[11..0]    - (RW) WB_WF_B2_WAKE_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_WAKE_ADDR_WB_WF_B2_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B2_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_WAKE_ADDR_WB_WF_B2_WAKE_ADDR_MASK 0x00000FFFu                // WB_WF_B2_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_WAKE_ADDR_WB_WF_B2_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_B2_ZPS_ADDR (0x18091000 + 0x238u)---

    WB_WF_B2_ZPS_ADDR[11..0]     - (RW) WB_WF_B2_ZPS_ADDR
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_ZPS_ADDR_WB_WF_B2_ZPS_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B2_ZPS_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_ZPS_ADDR_WB_WF_B2_ZPS_ADDR_MASK 0x00000FFFu                // WB_WF_B2_ZPS_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_ZPS_ADDR_WB_WF_B2_ZPS_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_WF_B2_CMD_ADDR (0x18091000 + 0x23Cu)---

    WB_WF_B2_CMD_ADDR[11..0]     - (RW) A-DIE WF_B2_CMD address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CMD_ADDR_WB_WF_B2_CMD_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_WF_B2_CMD_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CMD_ADDR_WB_WF_B2_CMD_ADDR_MASK 0x00000FFFu                // WB_WF_B2_CMD_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_WF_B2_CMD_ADDR_WB_WF_B2_CMD_ADDR_SHFT 0u

/* =====================================================================================

  ---WT_SLP_ATOP_SUB_ID (0x18091000 + 0x240u)---

    WT_SLP_ATOP_SUB_ID[6..0]     - (RW) WT_SLP_ATOP_SUB_ID
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WT_SLP_ATOP_SUB_ID_WT_SLP_ATOP_SUB_ID_ADDR CONN_WT_SLP_CTL_REG_WT_SLP_ATOP_SUB_ID_ADDR
#define CONN_WT_SLP_CTL_REG_WT_SLP_ATOP_SUB_ID_WT_SLP_ATOP_SUB_ID_MASK 0x0000007Fu                // WT_SLP_ATOP_SUB_ID[6..0]
#define CONN_WT_SLP_CTL_REG_WT_SLP_ATOP_SUB_ID_WT_SLP_ATOP_SUB_ID_SHFT 0u

/* =====================================================================================

  ---WB_ZB_CK_ADDR (0x18091000 + 0x250u)---

    WB_ZB_CK_ADDR[11..0]         - (RW) A-DIE ZB_CK_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_ZB_CK_ADDR_WB_ZB_CK_ADDR_ADDR   CONN_WT_SLP_CTL_REG_WB_ZB_CK_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ZB_CK_ADDR_WB_ZB_CK_ADDR_MASK   0x00000FFFu                // WB_ZB_CK_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_ZB_CK_ADDR_WB_ZB_CK_ADDR_SHFT   0u

/* =====================================================================================

  ---WB_ZB_WAKE_ADDR (0x18091000 + 0x254u)---

    WB_ZB_WAKE_ADDR[11..0]       - (RW) A-DIE ZB_WAKE_EN address
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_ZB_WAKE_ADDR_WB_ZB_WAKE_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_ZB_WAKE_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_ZB_WAKE_ADDR_WB_ZB_WAKE_ADDR_MASK 0x00000FFFu                // WB_ZB_WAKE_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_ZB_WAKE_ADDR_WB_ZB_WAKE_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_FAKE_CK_EN_ZB (0x18091000 + 0x258u)---

    ZB_FAKE_CK_EN[0]             - (RW) ZB fake ck_en -> don't trun off BG
    WB_RSV[15..1]                - (RW) Reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_WB_RSV_ADDR       CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_WB_RSV_MASK       0x0000FFFEu                // WB_RSV[15..1]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_WB_RSV_SHFT       1u
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ZB_FAKE_CK_EN_ADDR CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ADDR
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ZB_FAKE_CK_EN_MASK 0x00000001u                // ZB_FAKE_CK_EN[0]
#define CONN_WT_SLP_CTL_REG_WB_FAKE_CK_EN_ZB_ZB_FAKE_CK_EN_SHFT 0u

/* =====================================================================================

  ---WB_SLP_TOP_CK_6 (0x18091000 + 0x25Cu)---

    WB_SLP_TOP_CK_6[0]           - (RW) adie single top ck en zb enable
    WB_SLP_TOP_CK_6_BSY[1]       - (RO) WB SG TOP EN ZB clock control busy bit
                                     "1" mean busy.
    WB_SLP_TOP_CK_6_RSV[3..2]    - (RW) Reserved CR
    WB_SLP_MULT_TOP_CK_6[4]      - (RW) adie mult top ck en zb enable
    WB_SLP_MULT_TOP_CK_6_BSY[5]  - (RO) WB MULT TOP EN ZB clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_6_RSV[7..6] - (RW) Reserved CR
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_RSV_MASK 0x000000C0u                // WB_SLP_MULT_TOP_CK_6_RSV[7..6]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_RSV_SHFT 6u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_BSY_MASK 0x00000020u                // WB_SLP_MULT_TOP_CK_6_BSY[5]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_BSY_SHFT 5u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_MASK 0x00000010u                // WB_SLP_MULT_TOP_CK_6[4]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_MULT_TOP_CK_6_SHFT 4u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_RSV_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_RSV_MASK 0x0000000Cu                // WB_SLP_TOP_CK_6_RSV[3..2]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_RSV_SHFT 2u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_BSY_MASK 0x00000002u                // WB_SLP_TOP_CK_6_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_MASK 0x00000001u                // WB_SLP_TOP_CK_6[0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_TOP_CK_6_WB_SLP_TOP_CK_6_SHFT 0u

/* =====================================================================================

  ---WB_SLP_MULT_TOP_CK_6_ADDR (0x18091000 + 0x260u)---

    WB_SLP_MULT_TOP_CK_6_ADDR[11..0] - (RW) A-DIE TOP_CK_EN_ZB address (used in the mode of multi top ck )
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_6_ADDR_WB_SLP_MULT_TOP_CK_6_ADDR_ADDR CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_6_ADDR_ADDR
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_6_ADDR_WB_SLP_MULT_TOP_CK_6_ADDR_MASK 0x00000FFFu                // WB_SLP_MULT_TOP_CK_6_ADDR[11..0]
#define CONN_WT_SLP_CTL_REG_WB_SLP_MULT_TOP_CK_6_ADDR_WB_SLP_MULT_TOP_CK_6_ADDR_SHFT 0u

/* =====================================================================================

  ---WB_STA6 (0x18091000 + 0x264u)---

    WB_SLP_TOP_CK_6_BSY[0]       - (RO) WB SG TOP EN ZB clock control busy bit
                                     "1" mean busy.
    WB_SLP_MULT_TOP_CK_6_BSY[1]  - (RO) WB MULT TOP EN ZB clock control busy bit
                                     "1" mean busy.
    WB_SLP_STATE_3[13..2]        - (RO) wt_slp_ctrl FSM state for bit [83:72]
    WB_SLP_TOP_CK_6_OFF_STATE_BSY[14] - (RO) TOP_CK_6_OFF_STATE_BSY ( Disable top ck enable of WZB)
                                     "1" mean busy
    WB_SLP_TOP_CK_6_ON_STATE_BSY[15] - (RO) TOP_CK_6_ON_STATE_BSY ( Enable top ck enable of ZB)
                                     "1" mean busy
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_ON_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_ON_STATE_BSY_MASK 0x00008000u                // WB_SLP_TOP_CK_6_ON_STATE_BSY[15]
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_ON_STATE_BSY_SHFT 15u
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_OFF_STATE_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_OFF_STATE_BSY_MASK 0x00004000u                // WB_SLP_TOP_CK_6_OFF_STATE_BSY[14]
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_OFF_STATE_BSY_SHFT 14u
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_STATE_3_ADDR        CONN_WT_SLP_CTL_REG_WB_STA6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_STATE_3_MASK        0x00003FFCu                // WB_SLP_STATE_3[13..2]
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_STATE_3_SHFT        2u
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_MULT_TOP_CK_6_BSY_ADDR CONN_WT_SLP_CTL_REG_WB_STA6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_MULT_TOP_CK_6_BSY_MASK 0x00000002u                // WB_SLP_MULT_TOP_CK_6_BSY[1]
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_MULT_TOP_CK_6_BSY_SHFT 1u
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_BSY_ADDR   CONN_WT_SLP_CTL_REG_WB_STA6_ADDR
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_BSY_MASK   0x00000001u                // WB_SLP_TOP_CK_6_BSY[0]
#define CONN_WT_SLP_CTL_REG_WB_STA6_WB_SLP_TOP_CK_6_BSY_SHFT   0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_WT_SLP_CTL_REG_REGS_H__
