// Seed: 72839564
module module_0 ();
  wire id_1;
  wire id_4;
  logic [7:0][1] id_5;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input supply1 id_3,
    input tri0 id_4
);
  logic id_6 = 1;
  wire  id_7;
  assign id_0 = {id_1};
  logic id_8 = id_1;
  assign id_6 = ~1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic id_9 = 1;
  tri1  id_10;
  pulldown id_11 (1 - id_10, id_1, id_2, id_9);
  wire id_12;
  initial id_8 <= id_10 == 1;
endmodule
