// Generated by CIRCT 42e53322a
module top_module(	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:2:3
  input  [3:0] x,	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:2:28
               y,	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:2:40
  output [4:0] sum	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:2:53
);

  wire       _GEN;	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:29:11
  wire       _GEN_0;	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:21:11
  wire       _GEN_1;	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:13:10
  wire [2:0] _GEN_2 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:3:14, :4:14, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :13:10, :21:11, :29:11
  assign _GEN_1 = x[0] & y[0];	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:11:10, :12:10, :13:10
  assign _GEN_0 = x[1] & y[1] | y[1] & _GEN_2[0] | x[1] & _GEN_2[0];	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:10:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11
  assign _GEN = x[2] & y[2] | y[2] & _GEN_2[1] | x[2] & _GEN_2[1];	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:10:10, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11
  assign sum =
    {x[3] & y[3] | y[3] & _GEN_2[2] | x[3] & _GEN_2[2],
     x[3] ^ y[3] ^ _GEN_2[2],
     x[2] ^ y[2] ^ _GEN_2[1],
     x[1] ^ y[1] ^ _GEN_2[0],
     x[0] ^ y[0]};	// /tmp/tmp.v7Lrl0bCHs/7794_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_4-Adder.cleaned.mlir:10:10, :11:10, :12:10, :14:10, :15:11, :16:11, :17:11, :22:11, :23:11, :24:11, :25:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:5
endmodule

