

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 30 15:01:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1541|     1541|        12|          6|          6|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln14_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln14"   --->   Operation 17 'read' 'sext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln14_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln14_1"   --->   Operation 18 'read' 'sext_ln14_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln14_cast = sext i30 %sext_ln14_read"   --->   Operation 19 'sext' 'sext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln14_1_cast = sext i30 %sext_ln14_1_read"   --->   Operation 20 'sext' 'sext_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [mk1/test4.c:14]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp_eq  i9 %i_1, i9 256" [mk1/test4.c:14]   --->   Operation 27 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln14 = add i9 %i_1, i9 1" [mk1/test4.c:14]   --->   Operation 28 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %.exitStub" [mk1/test4.c:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln14 = store i9 %add_ln14, i9 %i" [mk1/test4.c:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln14_1_cast" [mk1/test4.c:14]   --->   Operation 31 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln14_cast" [mk1/test4.c:14]   --->   Operation 32 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%bus_A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_A_addr" [mk1/test4.c:17]   --->   Operation 34 'read' 'bus_A_addr_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%bus_B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_B_addr" [mk1/test4.c:17]   --->   Operation 35 'read' 'bus_B_addr_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %bus_A_addr_read" [mk1/test4.c:17]   --->   Operation 36 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %bus_B_addr_read" [mk1/test4.c:17]   --->   Operation 37 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 38 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 39 [3/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 39 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 40 [2/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 40 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 41 [1/4] (5.70ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 41 'fmul' 'tmp2' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp1_load5 = load i32 %tmp1"   --->   Operation 52 'load' 'tmp1_load5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tmp1_out, i32 %tmp1_load5"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_load = load i32 %tmp1" [mk1/test4.c:18]   --->   Operation 42 'load' 'tmp1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [5/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 43 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 44 [4/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 44 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 45 [3/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 45 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 46 [2/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 46 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 47 [1/5] (7.25ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 47 'fadd' 'tmp1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [mk1/test4.c:12]   --->   Operation 48 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [mk1/test4.c:12]   --->   Operation 49 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %tmp1_1, i32 %tmp1" [mk1/test4.c:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', mk1/test4.c:14) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln14', mk1/test4.c:14) [23]  (1.82 ns)
	'store' operation ('store_ln14', mk1/test4.c:14) of variable 'add_ln14', mk1/test4.c:14 on local variable 'i' [35]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('bus_A_addr', mk1/test4.c:14) [20]  (0 ns)
	bus read operation ('bus_A_addr_read', mk1/test4.c:17) on port 'bus_A' (mk1/test4.c:17) [29]  (7.3 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'load' operation ('tmp1_load', mk1/test4.c:18) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (7.26 ns)

 <State 12>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln18', mk1/test4.c:18) of variable 'tmp1', mk1/test4.c:18 on local variable 'tmp1' [36]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
