INFO-FLOW: Workspace /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls opened at Fri Sep 20 23:14:05 WEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(9)
Execute     add_files /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp 
INFO: [HLS 200-10] Adding design file '/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=edgedetect' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=edgedetect' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(8)
Execute     set_top edgedetect 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.2 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 1.21 sec.
Execute   apply_ini /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.85 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.1 seconds; current allocated memory: 354.242 MB.
Execute       set_directive_top edgedetect -name=edgedetect 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../EdgedetectBaseline_host/src/edgedetect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../EdgedetectBaseline_host/src/edgedetect.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../EdgedetectBaseline_host/src/edgedetect.cpp -foptimization-record-file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (../EdgedetectBaseline_host/src/edgedetect.cpp:188:10)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (../EdgedetectBaseline_host/src/edgedetect.cpp:188:10)
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (../EdgedetectBaseline_host/src/edgedetect.cpp:189:21)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (../EdgedetectBaseline_host/src/edgedetect.cpp:189:21)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/.systemc_flag -fix-errors /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json -fix-errors /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.53 seconds. Elapsed time: 1.01 seconds; current allocated memory: 356.473 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.g.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.24 sec.
Execute       run_link_or_opt -opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edgedetect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edgedetect -reflow-float-conversion -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.51 sec.
Execute       run_link_or_opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edgedetect 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edgedetect -mllvm -hls-db-dir -mllvm /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=6.667 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.8 -x ir /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,085 Compile/Link /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,085 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 699 Unroll/Inline (step 1) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 519 Unroll/Inline (step 2) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 519 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 498 Unroll/Inline (step 3) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 498 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 361 Unroll/Inline (step 4) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 363 Array/Struct (step 1) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 363 Array/Struct (step 2) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 363 Array/Struct (step 3) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 363 Array/Struct (step 4) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 395 Array/Struct (step 5) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 395 Performance (step 1) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 424 Performance (step 2) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 424 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Performance (step 3) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 662 Performance (step 4) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 662 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 754 HW Transforms (step 1) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 754 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 808 HW Transforms (step 2) /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 808 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.7.28.38.47.58)' into 'fp_struct<double>::to_double() const (.25.35.44.55)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.25.35.44.55)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.7.28.38.47.58)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' into '__hls_fptoui_double_i8' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'floor' into 'rgbToGrayscale(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:9:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i8' into 'rgbToGrayscale(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'rgbToGrayscale(unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_smoothing(unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_vertical(unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_horizontal(unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'combthreshold(unsigned char*, unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*)' (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_2> at ../EdgedetectBaseline_host/src/edgedetect.cpp:13:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_49_2> at ../EdgedetectBaseline_host/src/edgedetect.cpp:49:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_4> at ../EdgedetectBaseline_host/src/edgedetect.cpp:60:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_99_2> at ../EdgedetectBaseline_host/src/edgedetect.cpp:99:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_110_4> at ../EdgedetectBaseline_host/src/edgedetect.cpp:110:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_149_2> at ../EdgedetectBaseline_host/src/edgedetect.cpp:149:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_160_4> at ../EdgedetectBaseline_host/src/edgedetect.cpp:160:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_5' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:163:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_6' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:165:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_5' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:113:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_6' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:115:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_5' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:63:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_6' is marked as complete unroll implied by the pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:65:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_5' (../EdgedetectBaseline_host/src/edgedetect.cpp:163:31) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_6' (../EdgedetectBaseline_host/src/edgedetect.cpp:165:35) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_5' (../EdgedetectBaseline_host/src/edgedetect.cpp:113:31) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_6' (../EdgedetectBaseline_host/src/edgedetect.cpp:115:35) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_5' (../EdgedetectBaseline_host/src/edgedetect.cpp:63:30) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_6' (../EdgedetectBaseline_host/src/edgedetect.cpp:65:34) in function 'edgedetect' completely with a factor of 3 (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=6 dim=1' for array 'image_gray' due to pipeline pragma (../EdgedetectBaseline_host/src/edgedetect.cpp:201:19)
INFO: [HLS 214-248] Applying array_partition to 'image_gray': Cyclic partitioning with factor 6 on dimension 1. (../EdgedetectBaseline_host/src/edgedetect.cpp:201:19)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'image_rgb' since this interface mode only supports scalar types (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (../EdgedetectBaseline_host/src/edgedetect.cpp:200:0)
INFO: [HLS 214-115] Multiple burst writes of length 4800 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../EdgedetectBaseline_host/src/edgedetect.cpp:183:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml -> /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.5 seconds; current allocated memory: 358.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 358.891 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edgedetect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.0.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 361.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.prechk.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 365.012 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc to /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.tmp.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'edgedetect' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'edgedetect' (../EdgedetectBaseline_host/src/edgedetect.cpp:10:27)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 393.402 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.2.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_10_1'(../EdgedetectBaseline_host/src/edgedetect.cpp:10:22) and 'VITIS_LOOP_13_2'(../EdgedetectBaseline_host/src/edgedetect.cpp:13:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_1'(../EdgedetectBaseline_host/src/edgedetect.cpp:47:22) and 'VITIS_LOOP_49_2'(../EdgedetectBaseline_host/src/edgedetect.cpp:49:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_97_1'(../EdgedetectBaseline_host/src/edgedetect.cpp:97:22) and 'VITIS_LOOP_99_2'(../EdgedetectBaseline_host/src/edgedetect.cpp:99:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_108_3'(../EdgedetectBaseline_host/src/edgedetect.cpp:108:23) and 'VITIS_LOOP_110_4'(../EdgedetectBaseline_host/src/edgedetect.cpp:110:27) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_147_1'(../EdgedetectBaseline_host/src/edgedetect.cpp:147:23) and 'VITIS_LOOP_149_2'(../EdgedetectBaseline_host/src/edgedetect.cpp:149:27) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_158_3'(../EdgedetectBaseline_host/src/edgedetect.cpp:158:23) and 'VITIS_LOOP_160_4'(../EdgedetectBaseline_host/src/edgedetect.cpp:160:27) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_183_1'(../EdgedetectBaseline_host/src/edgedetect.cpp:183:23) and 'VITIS_LOOP_185_2'(../EdgedetectBaseline_host/src/edgedetect.cpp:185:27) in function 'edgedetect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (../EdgedetectBaseline_host/src/edgedetect.cpp:10:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (../EdgedetectBaseline_host/src/edgedetect.cpp:47:22) in function 'edgedetect'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (../EdgedetectBaseline_host/src/edgedetect.cpp:58:22) in function 'edgedetect' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_1' (../EdgedetectBaseline_host/src/edgedetect.cpp:97:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_3' (../EdgedetectBaseline_host/src/edgedetect.cpp:108:23) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (../EdgedetectBaseline_host/src/edgedetect.cpp:147:23) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_3' (../EdgedetectBaseline_host/src/edgedetect.cpp:158:23) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_1' (../EdgedetectBaseline_host/src/edgedetect.cpp:183:23) in function 'edgedetect'.
Execute           auto_get_db
Command         transform done; 0.15 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 484.910 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.58 sec.
Command     elaborate done; 9.09 sec.
Execute     ap_eval exec zip -j /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edgedetect' ...
Execute       ap_set_top_model edgedetect 
Execute       get_model_list edgedetect -filter all-wo-channel -topdown 
Execute       preproc_iomode -model edgedetect 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       preproc_iomode -model edgedetect_Pipeline_2 
Execute       preproc_iomode -model edgedetect_Pipeline_1 
Execute       get_model_list edgedetect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO-FLOW: Configuring Module : edgedetect_Pipeline_1 ...
Execute       set_default_model edgedetect_Pipeline_1 
Execute       apply_spec_resource_limit edgedetect_Pipeline_1 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_2 ...
Execute       set_default_model edgedetect_Pipeline_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_60_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
INFO-FLOW: Configuring Module : edgedetect ...
Execute       set_default_model edgedetect 
Execute       apply_spec_resource_limit edgedetect 
INFO-FLOW: Model list for preprocess: edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_1 ...
Execute       set_default_model edgedetect_Pipeline_1 
Execute       cdfg_preprocess -model edgedetect_Pipeline_1 
Execute       rtl_gen_preprocess edgedetect_Pipeline_1 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_2 ...
Execute       set_default_model edgedetect_Pipeline_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_60_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
INFO-FLOW: Preprocessing Module: edgedetect ...
Execute       set_default_model edgedetect 
Execute       cdfg_preprocess -model edgedetect 
Execute       rtl_gen_preprocess edgedetect 
INFO-FLOW: Model list for synthesis: edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_1 
Execute       schedule -model edgedetect_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 485.914 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_1.
Execute       set_default_model edgedetect_Pipeline_1 
Execute       bind -model edgedetect_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 485.914 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_2 
Execute       schedule -model edgedetect_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 485.914 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_2.
Execute       set_default_model edgedetect_Pipeline_2 
Execute       bind -model edgedetect_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 485.914 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_1_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_2_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 111, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 486.191 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.191 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.957 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 486.957 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_60_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 110, loop 'VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 489.430 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_60_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_60_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 489.430 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_60_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1_VITIS_LOOP_99_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_1_VITIS_LOOP_99_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 489.926 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 489.926 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' (loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'): Unable to schedule bus request operation ('gmem_load_4_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' (loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'): Unable to schedule bus request operation ('gmem_load_5_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' (loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'): Unable to schedule bus request operation ('gmem_load_6_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' (loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'): Unable to schedule bus request operation ('gmem_load_7_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:117->../EdgedetectBaseline_host/src/edgedetect.cpp:208) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 93, loop 'VITIS_LOOP_108_3_VITIS_LOOP_110_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.324 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 491.520 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 492.746 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 492.746 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'): Unable to schedule bus request operation ('gmem_load_9_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'): Unable to schedule bus request operation ('gmem_load_10_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'): Unable to schedule bus request operation ('gmem_load_11_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'): Unable to schedule bus request operation ('gmem_load_12_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' (loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'): Unable to schedule bus request operation ('gmem_load_13_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:167->../EdgedetectBaseline_host/src/edgedetect.cpp:210) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 95, loop 'VITIS_LOOP_158_3_VITIS_LOOP_160_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 494.176 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.430 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_gray'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1_VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_183_1_VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 495.785 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.785 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect 
Execute       schedule -model edgedetect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.570 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect.
Execute       set_default_model edgedetect 
Execute       bind -model edgedetect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 496.570 MB.
Execute       syn_report -verbosereport -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.bind.adb -f 
INFO-FLOW: Finish binding edgedetect.
Execute       get_model_list edgedetect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess edgedetect_Pipeline_1 
Execute       rtl_gen_preprocess edgedetect_Pipeline_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       rtl_gen_preprocess edgedetect 
INFO-FLOW: Model list for RTL generation: edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_1 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.891 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_1 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_1 
Execute       gen_rtl edgedetect_Pipeline_1 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_1 
Execute       syn_report -csynth -model edgedetect_Pipeline_1 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_1 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_1 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_1 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.adb 
Execute       db_write -model edgedetect_Pipeline_1 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_1 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.922 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_2 
Execute       gen_rtl edgedetect_Pipeline_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.adb 
Execute       db_write -model edgedetect_Pipeline_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_13_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19ns_21ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_19ns_4ns_3_23_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [RTMG 210-279] Implementing memory 'edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 500.906 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsigned_char_unsigned_char_filter_ROM_AUTO_1R' to 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_47_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2'.
INFO: [RTMG 210-279] Implementing memory 'edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 505.207 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_60_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_19ns_21ns_39_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_12ns_6ns_8_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_19ns_4ns_3_23_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_60_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 509.938 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_60_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_60_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_60_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_60_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_60_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_60_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_60_4 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_60_4 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_60_4 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigned_char_unsigned_char_filter_ROM_AUTO_1R' to 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2' pipeline 'VITIS_LOOP_97_1_VITIS_LOOP_99_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2'.
INFO: [RTMG 210-279] Implementing memory 'edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 515.742 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4' pipeline 'VITIS_LOOP_108_3_VITIS_LOOP_110_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_19ns_21ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_11s_6ns_8_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_19ns_4ns_3_23_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 518.008 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_unsigned_char_unsigned_char_filter_ROM_AUTO_1R' to 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2'.
INFO: [RTMG 210-279] Implementing memory 'edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 521.738 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4' pipeline 'VITIS_LOOP_158_3_VITIS_LOOP_160_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11s_6ns_8_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 524.332 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_183_1_VITIS_LOOP_185_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_19ns_21ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_19ns_4ns_3_23_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 529.023 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect -top_prefix  -sub_prefix edgedetect_ -mg_file /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/image_rgb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edgedetect' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'convolve2d_smoothing_unsigned_char_unsigned_char_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'convolve2d_vertical_unsigned_char_unsigned_char_filter' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'convolve2d_horizontal_unsigned_char_unsigned_char_filter' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'image_rgb', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect'.
INFO: [RTMG 210-278] Implementing memory 'edgedetect_image_gray_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edgedetect_temp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 534.418 MB.
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect -istop -style xilinx -f -lang vhdl -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect 
Execute       gen_rtl edgedetect -istop -style xilinx -f -lang vlog -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect 
Execute       syn_report -csynth -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect -f -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.adb 
Execute       db_write -model edgedetect -bindview -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect -p /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect 
Execute       export_constraint_db -f -tool general -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute       syn_report -designview -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.design.xml 
Execute       syn_report -csynthDesign -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth.rpt -MHOut /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model edgedetect -o /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.protoinst 
Execute       sc_get_clocks edgedetect 
Execute       sc_get_portdomain edgedetect 
INFO-FLOW: Model list for RTL component generation: edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO-FLOW: Handling components in module [edgedetect_Pipeline_1] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model edgedetect_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component edgedetect_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model edgedetect_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component edgedetect_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model edgedetect_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component edgedetect_urem_19ns_4ns_3_23_1.
INFO-FLOW: Append model edgedetect_urem_19ns_4ns_3_23_1
INFO-FLOW: Found component edgedetect_mul_19ns_21ns_39_1_1.
INFO-FLOW: Append model edgedetect_mul_19ns_21ns_39_1_1
INFO-FLOW: Found component edgedetect_sparsemux_9_3_64_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_9_3_64_1_1
INFO-FLOW: Found component edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb.
INFO-FLOW: Append model edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_60_4] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_sparsemux_13_3_8_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: Found component edgedetect_udiv_12ns_6ns_8_16_1.
INFO-FLOW: Append model edgedetect_udiv_12ns_6ns_8_16_1
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud.
INFO-FLOW: Append model edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_sdiv_11s_6ns_8_15_1.
INFO-FLOW: Append model edgedetect_sdiv_11s_6ns_8_15_1
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe.
INFO-FLOW: Append model edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect] ... 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
INFO-FLOW: Found component edgedetect_image_gray_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model edgedetect_image_gray_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component edgedetect_temp_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model edgedetect_temp_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component edgedetect_gmem_m_axi.
INFO-FLOW: Append model edgedetect_gmem_m_axi
INFO-FLOW: Found component edgedetect_control_s_axi.
INFO-FLOW: Append model edgedetect_control_s_axi
INFO-FLOW: Append model edgedetect_Pipeline_1
INFO-FLOW: Append model edgedetect_Pipeline_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2
INFO-FLOW: Append model edgedetect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_fptrunc_64ns_32_2_no_dsp_1 edgedetect_fpext_32ns_64_2_no_dsp_1 edgedetect_dadd_64ns_64ns_64_8_full_dsp_1 edgedetect_dmul_64ns_64ns_64_7_max_dsp_1 edgedetect_sitodp_32ns_64_5_no_dsp_1 edgedetect_urem_19ns_4ns_3_23_1 edgedetect_mul_19ns_21ns_39_1_1 edgedetect_sparsemux_9_3_64_1_1 edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R edgedetect_flow_control_loop_pipe_sequential_init edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb edgedetect_flow_control_loop_pipe_sequential_init edgedetect_sparsemux_13_3_8_1_1 edgedetect_sparsemux_13_3_8_1_1 edgedetect_sparsemux_13_3_8_1_1 edgedetect_sparsemux_13_3_8_1_1 edgedetect_sparsemux_13_3_8_1_1 edgedetect_sparsemux_13_3_8_1_1 edgedetect_udiv_12ns_6ns_8_16_1 edgedetect_flow_control_loop_pipe_sequential_init edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud edgedetect_flow_control_loop_pipe_sequential_init edgedetect_sdiv_11s_6ns_8_15_1 edgedetect_flow_control_loop_pipe_sequential_init edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_image_gray_RAM_1WNR_AUTO_1R1W edgedetect_temp_buf_RAM_AUTO_1R1W edgedetect_gmem_m_axi edgedetect_control_s_axi edgedetect_Pipeline_1 edgedetect_Pipeline_2 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 edgedetect_Pipeline_VITIS_LOOP_60_4 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 edgedetect
INFO-FLOW: Generating /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model edgedetect_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model edgedetect_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model edgedetect_urem_19ns_4ns_3_23_1
INFO-FLOW: To file: write model edgedetect_mul_19ns_21ns_39_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_9_3_64_1_1
INFO-FLOW: To file: write model edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_sparsemux_13_3_8_1_1
INFO-FLOW: To file: write model edgedetect_udiv_12ns_6ns_8_16_1
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_sdiv_11s_6ns_8_15_1
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_image_gray_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model edgedetect_temp_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edgedetect_gmem_m_axi
INFO-FLOW: To file: write model edgedetect_control_s_axi
INFO-FLOW: To file: write model edgedetect_Pipeline_1
INFO-FLOW: To file: write model edgedetect_Pipeline_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2
INFO-FLOW: To file: write model edgedetect
INFO-FLOW: Generating /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/vhdl' dstVlogDir='/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/vlog' tclDir='/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db' modelList='edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_urem_19ns_4ns_3_23_1
edgedetect_mul_19ns_21ns_39_1_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_udiv_12ns_6ns_8_16_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sdiv_11s_6ns_8_15_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_image_gray_RAM_1WNR_AUTO_1R1W
edgedetect_temp_buf_RAM_AUTO_1R1W
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_1
edgedetect_Pipeline_2
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2
edgedetect_Pipeline_VITIS_LOOP_60_4
edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2
edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4
edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2
edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4
edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2
edgedetect
' expOnly='0'
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.compgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 537.629 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edgedetect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_urem_19ns_4ns_3_23_1
edgedetect_mul_19ns_21ns_39_1_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_udiv_12ns_6ns_8_16_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sdiv_11s_6ns_8_15_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_image_gray_RAM_1WNR_AUTO_1R1W
edgedetect_temp_buf_RAM_AUTO_1R1W
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_1
edgedetect_Pipeline_2
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2
edgedetect_Pipeline_VITIS_LOOP_60_4
edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2
edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4
edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2
edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4
edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2
edgedetect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute       sc_get_clocks edgedetect 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST edgedetect MODULE2INSTS {edgedetect edgedetect edgedetect_Pipeline_1 grp_edgedetect_Pipeline_1_fu_182 edgedetect_Pipeline_2 grp_edgedetect_Pipeline_2_fu_198 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211 edgedetect_Pipeline_VITIS_LOOP_60_4 grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285} INST2MODULE {edgedetect edgedetect grp_edgedetect_Pipeline_1_fu_182 edgedetect_Pipeline_1 grp_edgedetect_Pipeline_2_fu_198 edgedetect_Pipeline_2 grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204 edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227 edgedetect_Pipeline_VITIS_LOOP_60_4 grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246 edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253 edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260 edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275 edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285 edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2} INSTDATA {edgedetect {DEPTH 1 CHILDREN {grp_edgedetect_Pipeline_1_fu_182 grp_edgedetect_Pipeline_2_fu_198 grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211 grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227 grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246 grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253 grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260 grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275 grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285}} grp_edgedetect_Pipeline_1_fu_182 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_2_fu_198 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285 {DEPTH 2 CHILDREN {}}} MODULEDATA {edgedetect_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond317_fu_175_p2 SOURCE {} VARIABLE exitcond317 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_181_p2 SOURCE {} VARIABLE empty_39 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_190_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_220_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_40_fu_226_p2 SOURCE {} VARIABLE empty_40 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME idx_urem_fu_232_p3 SOURCE {} VARIABLE idx_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond16_fu_52_p2 SOURCE {} VARIABLE exitcond16 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_58_p2 SOURCE {} VARIABLE empty_38 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_fu_380_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE icmp_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_386_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_401_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_407_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE select_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_1_fu_415_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE select_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_423_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE add_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_2_fu_429_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE select_ln10_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_457_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:10 VARIABLE empty LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_517_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_522_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_fu_710_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE lshr_ln15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_618_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE add_ln15_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_1_fu_730_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE lshr_ln15_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_3_fu_637_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE add_ln15_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_2_fu_754_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:15 VARIABLE lshr_ln15_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_542_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U12 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE conv19_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U11 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE mul20_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U12 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE conv22_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U11 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE mul23_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U10 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE add24_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U12 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE conv26_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U11 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE mul27_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U10 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE add28_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U8 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:20 VARIABLE gray LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U9 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:21 VARIABLE dc LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_816_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln24_fu_821_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_848_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36 VARIABLE add_ln36 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sign_2_fu_876_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_sign_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_exp_2_fu_881_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_exp_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_sig_2_fu_887_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_sig_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_fu_893_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39 VARIABLE xor_ln39 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sig_3_fu_899_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39 VARIABLE xs_sig_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_fu_919_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18 VARIABLE xor_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_925_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE and_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_931_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE or_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_937_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_fu_943_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_1_fu_948_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE icmp_ln19_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_fu_953_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE or_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_fu_959_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE and_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_1_fu_964_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE and_ln19_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_64_1_1_U15 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:21 VARIABLE dc_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_1037_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486 VARIABLE add_ln486 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln71_fu_1051_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE sub_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_1060_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln71_fu_1076_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE lshr_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln71_fu_1092_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE shl_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_1106_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE val LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U14 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:21 VARIABLE mul_ln21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 22 OPTYPE urem PRAGMA {} RTLNAME urem_19ns_4ns_3_23_1_U13 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:21 VARIABLE urem_ln21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_560_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 15 BRAM 2 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_101_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_107_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_119_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:31 VARIABLE select_ln31 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_133_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_139_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_fu_208_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:51 VARIABLE normal_factor LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_180_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_47_1_VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME convolve2d_smoothing_unsigned_char_unsigned_char_filter_U SOURCE {} VARIABLE convolve2d_smoothing_unsigned_char_unsigned_char_filter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 9 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_60_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_699_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_705_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_715_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U35 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 22 OPTYPE urem PRAGMA {} RTLNAME urem_19ns_4ns_3_23_1_U36 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE urem_ln67 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U45 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE sum LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_773_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U37 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U46 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_756_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_4_fu_811_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U38 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U47 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_5_fu_846_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U39 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U48 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_6_fu_880_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U40 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U49 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_7_fu_915_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U41 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U50 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_8_fu_950_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U42 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U51 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_9_fu_984_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U43 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U52 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_10_fu_1019_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U44 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE mul_ln67_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U53 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_1365_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_1375_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp21_fu_1385_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE tmp21 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_11_fu_1403_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_13_fu_1409_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_14_fu_1419_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:67 VARIABLE add_ln67_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_fu_1450_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:70 VARIABLE select_ln70 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 15 OPTYPE udiv PRAGMA {} RTLNAME udiv_12ns_6ns_8_16_1_U54 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:70 VARIABLE udiv_ln70 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op udiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln70_fu_1478_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:70 VARIABLE icmp_ln70 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln70_fu_1521_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:70 VARIABLE xor_ln70 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pixel_fu_1530_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:70 VARIABLE pixel LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_1491_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln71_fu_1545_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:71 VARIABLE shl_ln71 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln71_1_fu_1562_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:71 VARIABLE shl_ln71_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 9 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln97_fu_101_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:97 VARIABLE icmp_ln97 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_107_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln99_fu_119_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:99 VARIABLE icmp_ln99 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_125_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_133_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln97_fu_139_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:97 VARIABLE select_ln97 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg6_fu_208_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:101 VARIABLE neg6 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME abscond7_fu_214_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:101 VARIABLE abscond7 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME abs8_fu_220_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:101 VARIABLE abs8 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_2_fu_232_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:101 VARIABLE normal_factor_2 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_180_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_97_1_VITIS_LOOP_99_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME convolve2d_vertical_unsigned_char_unsigned_char_filter_U SOURCE {} VARIABLE convolve2d_vertical_unsigned_char_unsigned_char_filter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 9 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln108_fu_324_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:108 VARIABLE icmp_ln108 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_330_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_342_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:110 VARIABLE icmp_ln110 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_348_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_i28100_fu_356_p2 SOURCE {} VARIABLE indvars_iv_next25_i28100 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln108_fu_362_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:108 VARIABLE select_ln108 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_394_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:108 VARIABLE empty LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_408_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_418_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:113 VARIABLE empty_36 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_fu_657_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE lshr_ln117 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_484_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_1_fu_680_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE lshr_ln117_1 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_537_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:113 VARIABLE tmp16 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_546_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:113 VARIABLE empty_37 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_2_fu_710_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE lshr_ln117_2 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_575_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_3_fu_730_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE lshr_ln117_3 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_604_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE add_ln117_3 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_613_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE add_ln117_2 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_4_fu_753_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE lshr_ln117_4 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_1_fu_777_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE sub_ln117_1 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_693_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE sub_ln117 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_796_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:117 VARIABLE add_ln117_5 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln120_fu_812_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:120 VARIABLE select_ln120 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 14 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_11s_6ns_8_15_1_U80 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:120 VARIABLE sdiv_ln120 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln120_fu_844_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:120 VARIABLE icmp_ln120 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln120_fu_850_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:120 VARIABLE xor_ln120 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pixel_fu_859_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:120 VARIABLE pixel LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_437_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_443_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:121 VARIABLE add_ln121_2 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_453_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U78 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:121 VARIABLE mul_ln121 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 22 OPTYPE urem PRAGMA {} RTLNAME urem_19ns_4ns_3_23_1_U79 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:121 VARIABLE urem_ln121 LOOP VITIS_LOOP_108_3_VITIS_LOOP_110_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln147_fu_103_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:147 VARIABLE icmp_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_109_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_121_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:149 VARIABLE icmp_ln149 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln131_fu_127_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:131 VARIABLE select_ln131 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_135_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_fu_141_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:147 VARIABLE select_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg9_fu_214_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:151 VARIABLE neg9 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME abscond10_fu_220_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:151 VARIABLE abscond10 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME abs11_fu_226_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:151 VARIABLE abs11 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_4_fu_238_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:151 VARIABLE normal_factor_4 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_182_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME convolve2d_horizontal_unsigned_char_unsigned_char_filter_U SOURCE {} VARIABLE convolve2d_horizontal_unsigned_char_unsigned_char_filter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 9 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_fu_241_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_247_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln160_fu_259_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln131_fu_265_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:131 VARIABLE select_ln131 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_i74106_fu_273_p2 SOURCE {} VARIABLE indvars_iv_next25_i74106 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_fu_279_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:158 VARIABLE select_ln158 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_311_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:158 VARIABLE empty LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_325_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_335_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:163 VARIABLE empty_32 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_fu_566_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_401_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_1_fu_586_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167_1 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_430_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_2_fu_609_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167_2 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_459_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:163 VARIABLE tmp23 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_468_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:163 VARIABLE empty_33 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_3_fu_639_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167_3 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_497_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE add_ln167_2 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_4_fu_662_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167_4 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_3_fu_526_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE add_ln167_3 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln167_5_fu_695_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE lshr_ln167_5 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4_fu_675_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE tmp4 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_4_fu_622_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:167 VARIABLE add_ln167_4 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_738_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE add_ln170 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln170_fu_744_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE select_ln170 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 14 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_11s_6ns_8_15_1_U94 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE sdiv_ln170 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln170_fu_774_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE icmp_ln170 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln170_fu_780_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE xor_ln170 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pixel_fu_789_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:170 VARIABLE pixel LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_354_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_2_fu_360_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:171 VARIABLE add_ln171_2 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_370_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_158_3_VITIS_LOOP_160_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln183_fu_272_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:183 VARIABLE icmp_ln183 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_278_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln185_fu_290_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:185 VARIABLE icmp_ln185 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln178_fu_296_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:178 VARIABLE select_ln178 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln178_1_fu_521_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:178 VARIABLE select_ln178_1 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_304_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln183_fu_310_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:183 VARIABLE select_ln183 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19ns_21ns_39_1_1_U101 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 22 OPTYPE urem PRAGMA {} RTLNAME urem_19ns_4ns_3_23_1_U100 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE urem_ln188 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_8_1_1_U102 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE tmp_3 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg12_fu_458_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE neg12 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond13_fu_464_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE abscond13 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp1_fu_470_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:188 VARIABLE temp1 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg15_fu_478_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:189 VARIABLE neg15 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond16_fu_484_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:189 VARIABLE abscond16 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp2_fu_490_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:189 VARIABLE temp2 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln190_fu_498_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:190 VARIABLE icmp_ln190 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp3_fu_504_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:190 VARIABLE temp3 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_fu_512_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:191 VARIABLE icmp_ln191 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln191_1_fu_368_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:191 VARIABLE icmp_ln191_1 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_374_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_fu_549_p3 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:191 VARIABLE select_ln191 LOOP VITIS_LOOP_183_1_VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} edgedetect {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_1_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_2_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_3_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_4_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_gray_5_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:201 VARIABLE image_gray_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 51200 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME temp_buf_U SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:202 VARIABLE temp_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 152 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 307200 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_307_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:55 VARIABLE icmp_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_340_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_58_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_363_p2 SOURCE {} VARIABLE empty_43 LOOP VITIS_LOOP_58_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_346_p2 SOURCE {} VARIABLE empty_44 LOOP VITIS_LOOP_58_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_369_p2 SOURCE {} VARIABLE empty_45 LOOP VITIS_LOOP_58_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln58_fu_352_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:58 VARIABLE icmp_ln58 LOOP VITIS_LOOP_58_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_379_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:105 VARIABLE icmp_ln105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln155_fu_390_p2 SOURCE ../EdgedetectBaseline_host/src/edgedetect.cpp:155 VARIABLE icmp_ln155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 26 BRAM 380 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 549.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edgedetect.
INFO: [VLOG 209-307] Generating Verilog RTL for edgedetect.
Execute       syn_report -model edgedetect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
Command     autosyn done; 3.96 sec.
Command   csynth_design done; 13.15 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls opened at Fri Sep 20 23:14:26 WEST 2024
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.25 sec.
Execute   apply_ini /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(9)
Execute     add_files /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp 
INFO: [HLS 200-10] Adding design file '/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_host/src/edgedetect.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=edgedetect' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=edgedetect' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(8)
Execute     set_top edgedetect 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.24 sec.
Execute   apply_ini /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edgedetect xml_exists=0
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edgedetect
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel.internal.xml top=edgedetect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name edgedetect vlnv xilinx.com:hls:edgedetect:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=45 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_urem_19ns_4ns_3_23_1
edgedetect_mul_19ns_21ns_39_1_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_sparsemux_13_3_8_1_1
edgedetect_udiv_12ns_6ns_8_16_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_sdiv_11s_6ns_8_15_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_image_gray_RAM_1WNR_AUTO_1R1W
edgedetect_temp_buf_RAM_AUTO_1R1W
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_1
edgedetect_Pipeline_2
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2
edgedetect_Pipeline_VITIS_LOOP_60_4
edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2
edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4
edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2
edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4
edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2
edgedetect
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_1.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_60_4.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute     sc_get_clocks edgedetect 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-optimized/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s EdgedetectBaseline_cluster/edgedetect.xo 
INFO: [HLS 200-802] Generated output file EdgedetectBaseline_cluster/edgedetect.xo
Command   export_design done; 19.72 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
