Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 13:40:39 2025
| Host         : zx970 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          33          
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.825     -364.467                     33                  722        0.120        0.000                      0                  722        3.000        0.000                       0                   347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.520        0.000                      0                  535        0.166        0.000                      0                  535        3.000        0.000                       0                   245  
  clk_out1_clk_wiz_0      -23.825     -364.467                     33                  187        0.120        0.000                      0                  187        4.130        0.000                       0                    99  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.980%)  route 4.064ns (81.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230    10.154    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501    14.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    tmrCntr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.980%)  route 4.064ns (81.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230    10.154    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501    14.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    tmrCntr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.980%)  route 4.064ns (81.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230    10.154    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501    14.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    tmrCntr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.519%)  route 3.925ns (80.481%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092    10.016    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503    14.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    tmrCntr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.519%)  route 3.925ns (80.481%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092    10.016    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503    14.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    tmrCntr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.519%)  route 3.925ns (80.481%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092    10.016    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503    14.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    tmrCntr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 tmrCntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.519%)  route 3.925ns (80.481%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  tmrCntr_reg[26]/Q
                         net (fo=2, routed)           0.972     6.566    tmrCntr_reg[26]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  tmrVal[3]_i_9/O
                         net (fo=1, routed)           0.897     7.587    tmrVal[3]_i_9_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.666     8.377    tmrVal[3]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.299     8.800    eqOp2_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092    10.016    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503    14.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    tmrCntr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.014ns (21.517%)  route 3.699ns (78.483%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.677     6.284    Inst_btn_debounce/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  Inst_btn_debounce/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.633     7.041    Inst_btn_debounce/sig_out_reg[3]_i_5_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.124     7.165 f  Inst_btn_debounce/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.941    Inst_btn_debounce/sig_out_reg[3]_i_4_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  Inst_btn_debounce/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.821     8.886    Inst_btn_debounce/sig_out_reg[3]_i_2_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     9.010 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.791     9.801    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    14.504    Inst_btn_debounce/sig_cntrs_ary_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.014ns (21.517%)  route 3.699ns (78.483%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.677     6.284    Inst_btn_debounce/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  Inst_btn_debounce/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.633     7.041    Inst_btn_debounce/sig_out_reg[3]_i_5_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.124     7.165 f  Inst_btn_debounce/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.941    Inst_btn_debounce/sig_out_reg[3]_i_4_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  Inst_btn_debounce/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.821     8.886    Inst_btn_debounce/sig_out_reg[3]_i_2_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     9.010 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.791     9.801    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    14.504    Inst_btn_debounce/sig_cntrs_ary_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.014ns (21.517%)  route 3.699ns (78.483%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.677     6.284    Inst_btn_debounce/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  Inst_btn_debounce/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.633     7.041    Inst_btn_debounce/sig_out_reg[3]_i_5_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.124     7.165 f  Inst_btn_debounce/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.941    Inst_btn_debounce/sig_out_reg[3]_i_4_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  Inst_btn_debounce/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.821     8.886    Inst_btn_debounce/sig_out_reg[3]_i_2_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     9.010 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.791     9.801    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.524    14.504    Inst_btn_debounce/sig_cntrs_ary_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  4.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.116     1.732    Inst_UART_TX_CTRL/Q[4]
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.075     1.566    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.115     1.734    strIndex_reg[4]
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  uartData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.779    uartData[6]_i_2_n_0
    SLICE_X2Y7           FDRE                                         r  uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uartData_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121     1.611    uartData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.119     1.735    Inst_UART_TX_CTRL/Q[5]
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071     1.559    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.248ns (73.473%)  route 0.090ns (26.527%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  strIndex_reg[2]/Q
                         net (fo=19, routed)          0.090     1.709    strIndex_reg[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.754 r  uartData[2]_i_2/O
                         net (fo=1, routed)           0.000     1.754    uartData[2]_i_2_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  uartData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uartData_reg[2]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  uartData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.866     1.993    CLK_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  uartData_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.134     1.625    uartData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.174     1.790    Inst_UART_TX_CTRL/Q[3]
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.072     1.560    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           0.130     1.739    btnDeBnc[3]
    SLICE_X8Y14          FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.063     1.508    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.238%)  route 0.193ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.193     1.779    btnDeBnc[1]
    SLICE_X11Y14         FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.066     1.546    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[18][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.481%)  route 0.172ns (47.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  FSM_sequential_uartState_reg[0]/Q
                         net (fo=16, routed)          0.172     1.788    uartState[0]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.049     1.837 r  sendStr[18][2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sendStr[18][2]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  sendStr_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  sendStr_reg[18][2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.107     1.598    sendStr_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            strEnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.846%)  route 0.183ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  FSM_sequential_uartState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_uartState_reg[2]/Q
                         net (fo=16, routed)          0.183     1.799    uartState[2]
    SLICE_X7Y9           LUT4 (Prop_lut4_I2_O)        0.048     1.847 r  strEnd[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    strEnd[4]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  strEnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  strEnd_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.107     1.598    strEnd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.180%)  route 0.170ns (47.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  FSM_sequential_uartState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  FSM_sequential_uartState_reg[2]/Q
                         net (fo=16, routed)          0.170     1.787    uartState[2]
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  sendStr[22][0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    sendStr[22][0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  sendStr_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  sendStr_reg[22][0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.091     1.582    sendStr_reg[22][0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y8       FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y8       FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y8       FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y14      btnReg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y14     btnReg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y14     btnReg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y14      btnReg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y4       reset_cntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y14      btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y14      btnReg_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y8       FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y14      btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y14      btnReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           33  Failing Endpoints,  Worst Slack      -23.825ns,  Total Violation     -364.467ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.825ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.690ns  (logic 17.166ns (52.511%)  route 15.524ns (47.489%))
  Logic Levels:           49  (CARRY4=33 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.668 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.001    34.669    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.783 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.783    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.897 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.897    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.011 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.011    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.125    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.459 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.671    36.130    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.303    36.433 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.433    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.809 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.809    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.926 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.595    37.521    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124    37.645 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.190    37.835    Inst_vga_ctrl/char_index_reg
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.205    14.010    Inst_vga_ctrl/char_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -37.835    
  -------------------------------------------------------------------
                         slack                                -23.825    

Slack (VIOLATED) :        -23.825ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.690ns  (logic 17.166ns (52.511%)  route 15.524ns (47.489%))
  Logic Levels:           49  (CARRY4=33 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.668 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.001    34.669    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.783 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.783    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.897 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.897    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.011 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.011    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.125    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.459 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.671    36.130    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.303    36.433 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.433    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.809 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.809    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.926 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.595    37.521    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124    37.645 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.190    37.835    Inst_vga_ctrl/char_index_reg
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.205    14.010    Inst_vga_ctrl/char_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -37.835    
  -------------------------------------------------------------------
                         slack                                -23.825    

Slack (VIOLATED) :        -23.825ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.690ns  (logic 17.166ns (52.511%)  route 15.524ns (47.489%))
  Logic Levels:           49  (CARRY4=33 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.668 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.001    34.669    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.783 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.783    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.897 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.897    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.011 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.011    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.125    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.459 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.671    36.130    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.303    36.433 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.433    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.809 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.809    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.926 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.595    37.521    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124    37.645 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.190    37.835    Inst_vga_ctrl/char_index_reg
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.205    14.010    Inst_vga_ctrl/char_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -37.835    
  -------------------------------------------------------------------
                         slack                                -23.825    

Slack (VIOLATED) :        -23.825ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.690ns  (logic 17.166ns (52.511%)  route 15.524ns (47.489%))
  Logic Levels:           49  (CARRY4=33 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.668 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.001    34.669    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.783 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.783    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.897 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    34.897    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.011 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.011    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.125    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.459 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.671    36.130    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.303    36.433 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.433    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.809 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.809    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.926 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.595    37.521    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124    37.645 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.190    37.835    Inst_vga_ctrl/char_index_reg
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.205    14.010    Inst_vga_ctrl/char_index_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -37.835    
  -------------------------------------------------------------------
                         slack                                -23.825    

Slack (VIOLATED) :        -21.880ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.908ns  (logic 15.773ns (51.033%)  route 15.135ns (48.967%))
  Logic Levels:           41  (CARRY4=26 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    34.683 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.369    35.052    Inst_vga_ctrl/char_index_reg1[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.302    35.354 r  Inst_vga_ctrl/char_index_reg[3]_i_2/O
                         net (fo=2, routed)           0.698    36.052    Inst_vga_ctrl/char_index_reg[3]_i_2_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)       -0.043    14.172    Inst_vga_ctrl/char_index_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                         -36.052    
  -------------------------------------------------------------------
                         slack                                -21.880    

Slack (VIOLATED) :        -21.282ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.382ns  (logic 15.651ns (51.514%)  route 14.731ns (48.486%))
  Logic Levels:           41  (CARRY4=26 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    34.560 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[1]
                         net (fo=2, routed)           0.663    35.223    Inst_vga_ctrl/char_index_reg1[2]
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.303    35.526 r  Inst_vga_ctrl/char_index_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    35.526    Inst_vga_ctrl/char_index_reg[2]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)        0.029    14.244    Inst_vga_ctrl/char_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -35.526    
  -------------------------------------------------------------------
                         slack                                -21.282    

Slack (VIOLATED) :        -20.975ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.076ns  (logic 15.470ns (51.437%)  route 14.606ns (48.563%))
  Logic Levels:           41  (CARRY4=26 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.408    33.280    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.329    33.609 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.403    34.012    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    34.383 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[0]
                         net (fo=3, routed)           0.538    34.921    Inst_vga_ctrl/char_index_reg1[1]
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.299    35.220 r  Inst_vga_ctrl/char_index_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    35.220    Inst_vga_ctrl/char_index_reg[1]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)        0.031    14.246    Inst_vga_ctrl/char_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -35.220    
  -------------------------------------------------------------------
                         slack                                -20.975    

Slack (VIOLATED) :        -20.184ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.207ns  (logic 14.800ns (50.673%)  route 14.407ns (49.327%))
  Logic Levels:           39  (CARRY4=25 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y30          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/Q
                         net (fo=31, routed)          1.318     6.918    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]_repN
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  Inst_vga_ctrl/char_index_reg[3]_i_488/O
                         net (fo=2, routed)           0.585     7.628    Inst_vga_ctrl/char_index_reg[3]_i_488_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.752 r  Inst_vga_ctrl/char_index_reg[3]_i_378/O
                         net (fo=7, routed)           0.769     8.521    Inst_vga_ctrl/char_index_reg[3]_i_378_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.124     8.645 r  Inst_vga_ctrl/char_index_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/char_index_reg[3]_i_385_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.046 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_271/CO[3]
                         net (fo=1, routed)           0.000     9.046    Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.268 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[0]
                         net (fo=3, routed)           0.637     9.905    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.299    10.204 r  Inst_vga_ctrl/char_index_reg[3]_i_485/O
                         net (fo=1, routed)           0.000    10.204    Inst_vga_ctrl/char_index_reg[3]_i_485_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.628 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/O[1]
                         net (fo=4, routed)           0.486    11.114    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_6
    SLICE_X3Y33          LUT1 (Prop_lut1_I0_O)        0.303    11.417 r  Inst_vga_ctrl/char_index_reg[3]_i_287/O
                         net (fo=1, routed)           0.000    11.417    Inst_vga_ctrl/char_index_reg[3]_i_287_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.818 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.818    Inst_vga_ctrl/char_index_reg_reg[3]_i_154_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.040 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/O[0]
                         net (fo=1, routed)           0.553    12.593    Inst_vga_ctrl/text_start_x3[12]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.299    12.892 r  Inst_vga_ctrl/char_index_reg[3]_i_282/O
                         net (fo=1, routed)           0.000    12.892    Inst_vga_ctrl/char_index_reg[3]_i_282_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.293 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.293    Inst_vga_ctrl/char_index_reg_reg[3]_i_151_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/O[1]
                         net (fo=2, routed)           0.695    14.322    Inst_vga_ctrl/text_start_x1[6]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.303    14.625 r  Inst_vga_ctrl/char_index_reg[3]_i_160/O
                         net (fo=1, routed)           0.000    14.625    Inst_vga_ctrl/char_index_reg[3]_i_160_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.138 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.138    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.461 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.529    15.990    Inst_vga_ctrl/text_start_x[11]
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.306    16.296 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.296    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.697 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.697    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.854 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/CO[1]
                         net (fo=443, routed)         0.801    17.656    Inst_vga_ctrl/char_index_reg_reg[3]_i_11_n_2
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.787    18.443 f  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/CO[1]
                         net (fo=177, routed)         0.721    19.164    Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.332    19.496 r  Inst_vga_ctrl/char_index_reg[1]_i_47/O
                         net (fo=8, routed)           0.709    20.205    Inst_vga_ctrl/char_index_reg[1]_i_47_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.755 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.755    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.912 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.701    21.613    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.413 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.367    22.780    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.209    23.785    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    24.569 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.433    25.003    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.303    25.306 r  Inst_vga_ctrl/char_index_reg[3]_i_179/O
                         net (fo=1, routed)           0.635    25.940    Inst_vga_ctrl/char_index_reg[3]_i_179_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.338 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.338    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.577 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[2]
                         net (fo=3, routed)           0.977    27.554    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.302    27.856 r  Inst_vga_ctrl/char_index_reg[0]_i_139/O
                         net (fo=1, routed)           0.000    27.856    Inst_vga_ctrl/char_index_reg[0]_i_139_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.369 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.369    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.684 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/O[3]
                         net (fo=6, routed)           1.016    29.700    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.307    30.007 r  Inst_vga_ctrl/char_index_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    30.007    Inst_vga_ctrl/char_index_reg[0]_i_57_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.520 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.001    30.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.638    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.961 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_4/O[1]
                         net (fo=48, routed)          1.114    32.075    Inst_vga_ctrl/char_index_reg_reg[0]_i_4_n_6
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.306    32.381 r  Inst_vga_ctrl/char_index_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    32.381    Inst_vga_ctrl/char_index_reg[0]_i_8_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    32.872 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.648    33.521    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.329    33.850 r  Inst_vga_ctrl/char_index_reg[0]_i_1/O
                         net (fo=3, routed)           0.502    34.351    Inst_vga_ctrl/char_index_reg[0]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.507    14.107    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y54          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/C
                         clock pessimism              0.180    14.287    
                         clock uncertainty           -0.072    14.215    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)       -0.047    14.168    Inst_vga_ctrl/char_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -34.351    
  -------------------------------------------------------------------
                         slack                                -20.184    

Slack (VIOLATED) :        -17.980ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/pixel_y_orig_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 12.208ns (44.999%)  route 14.922ns (55.001%))
  Logic Levels:           39  (CARRY4=19 LUT1=2 LUT2=3 LUT3=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.558     5.079    Inst_vga_ctrl/pxl_clk
    SLICE_X11Y31         FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Inst_vga_ctrl/angle_counter_reg_rep[2]/Q
                         net (fo=38, routed)          1.069     6.604    Inst_vga_ctrl/angle_counter[2]
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_358/O
                         net (fo=1, routed)           0.871     7.599    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_358_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.723 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_244/O
                         net (fo=9, routed)           0.843     8.565    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_244_n_0
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.689 r  Inst_vga_ctrl/char_index_reg[3]_i_345/O
                         net (fo=1, routed)           0.000     8.689    Inst_vga_ctrl/char_index_reg[3]_i_345_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.065 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.065    Inst_vga_ctrl/char_index_reg_reg[3]_i_241_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.284 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_363/O[0]
                         net (fo=3, routed)           0.573     9.858    Inst_vga_ctrl/char_index_reg_reg[3]_i_363_n_7
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.295    10.153 r  Inst_vga_ctrl/char_index_reg[3]_i_438/O
                         net (fo=1, routed)           0.474    10.627    Inst_vga_ctrl/char_index_reg[3]_i_438_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.223 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_337/O[3]
                         net (fo=3, routed)           0.783    12.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_337_n_4
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.306    12.311 r  Inst_vga_ctrl/char_index_reg[3]_i_473/O
                         net (fo=1, routed)           0.000    12.311    Inst_vga_ctrl/char_index_reg[3]_i_473_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_366/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_vga_ctrl/char_index_reg_reg[3]_i_366_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.063 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_376/O[0]
                         net (fo=1, routed)           0.578    13.641    Inst_vga_ctrl/text_start_y3[16]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.295    13.936 r  Inst_vga_ctrl/char_index_reg[3]_i_372/O
                         net (fo=1, routed)           0.000    13.936    Inst_vga_ctrl/char_index_reg[3]_i_372_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_261_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.559 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_147/O[0]
                         net (fo=1, routed)           0.584    15.143    Inst_vga_ctrl/text_start_y1[9]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.299    15.442 r  Inst_vga_ctrl/char_index_reg[3]_i_143/O
                         net (fo=1, routed)           0.000    15.442    Inst_vga_ctrl/text_start_y0[9]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.843 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.843    Inst_vga_ctrl/char_index_reg_reg[3]_i_76_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.065 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_23/O[0]
                         net (fo=4, routed)           0.727    16.793    Inst_vga_ctrl/text_start_y[10]
    SLICE_X12Y46         LUT2 (Prop_lut2_I0_O)        0.299    17.092 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_13/O
                         net (fo=1, routed)           0.000    17.092    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_13_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.342 f  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]_i_9/O[2]
                         net (fo=9, routed)           0.923    18.265    Inst_vga_ctrl/pixel_y_orig_reg4[10]
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.301    18.566 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210/O
                         net (fo=1, routed)           0.000    18.566    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.206 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_164/O[3]
                         net (fo=17, routed)          0.707    19.913    Inst_vga_ctrl/pixel_y_orig_reg6[12]
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.306    20.219 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_149/O
                         net (fo=4, routed)           1.075    21.294    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_149_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124    21.418 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_270/O
                         net (fo=1, routed)           0.000    21.418    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_270_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.816 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.816    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_244_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_221/CO[3]
                         net (fo=1, routed)           0.000    21.930    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_221_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.087 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_172/CO[1]
                         net (fo=24, routed)          0.499    22.586    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_172_n_2
    SLICE_X8Y55          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    23.421 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_170/O[1]
                         net (fo=2, routed)           0.457    23.879    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_170_n_6
    SLICE_X9Y56          LUT5 (Prop_lut5_I1_O)        0.306    24.185 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_98/O
                         net (fo=2, routed)           0.589    24.774    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_98_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.898 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_102/O
                         net (fo=1, routed)           0.000    24.898    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_102_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.125 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_72/O[1]
                         net (fo=2, routed)           0.671    25.796    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_72_n_6
    SLICE_X10Y55         LUT3 (Prop_lut3_I2_O)        0.329    26.125 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_58/O
                         net (fo=2, routed)           0.607    26.731    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_58_n_0
    SLICE_X10Y56         LUT4 (Prop_lut4_I0_O)        0.355    27.086 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    27.086    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_60_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    27.338 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_42/O[0]
                         net (fo=2, routed)           0.417    27.756    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_42_n_7
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.295    28.051 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    28.051    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_44_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.631 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26/O[2]
                         net (fo=1, routed)           0.489    29.120    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26_n_5
    SLICE_X11Y59         LUT4 (Prop_lut4_I0_O)        0.302    29.422 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_12/O
                         net (fo=1, routed)           0.000    29.422    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_12_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    29.670 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7/O[3]
                         net (fo=6, routed)           0.855    30.525    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7_n_4
    SLICE_X10Y60         LUT4 (Prop_lut4_I0_O)        0.306    30.831 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5/O
                         net (fo=3, routed)           0.625    31.456    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.580 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_3/O
                         net (fo=3, routed)           0.505    32.085    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_2_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.209 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.209    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.440    14.040    Inst_vga_ctrl/pxl_clk
    SLICE_X10Y58         FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]/C
                         clock pessimism              0.180    14.220    
                         clock uncertainty           -0.072    14.148    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.081    14.229    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -32.209    
  -------------------------------------------------------------------
                         slack                                -17.980    

Slack (VIOLATED) :        -17.958ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.996ns  (logic 12.084ns (44.763%)  route 14.912ns (55.237%))
  Logic Levels:           38  (CARRY4=19 LUT1=2 LUT2=3 LUT3=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.558     5.079    Inst_vga_ctrl/pxl_clk
    SLICE_X11Y31         FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Inst_vga_ctrl/angle_counter_reg_rep[2]/Q
                         net (fo=38, routed)          1.069     6.604    Inst_vga_ctrl/angle_counter[2]
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_358/O
                         net (fo=1, routed)           0.871     7.599    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_358_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.723 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_244/O
                         net (fo=9, routed)           0.843     8.565    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_244_n_0
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.689 r  Inst_vga_ctrl/char_index_reg[3]_i_345/O
                         net (fo=1, routed)           0.000     8.689    Inst_vga_ctrl/char_index_reg[3]_i_345_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.065 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.065    Inst_vga_ctrl/char_index_reg_reg[3]_i_241_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.284 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_363/O[0]
                         net (fo=3, routed)           0.573     9.858    Inst_vga_ctrl/char_index_reg_reg[3]_i_363_n_7
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.295    10.153 r  Inst_vga_ctrl/char_index_reg[3]_i_438/O
                         net (fo=1, routed)           0.474    10.627    Inst_vga_ctrl/char_index_reg[3]_i_438_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.223 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_337/O[3]
                         net (fo=3, routed)           0.783    12.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_337_n_4
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.306    12.311 r  Inst_vga_ctrl/char_index_reg[3]_i_473/O
                         net (fo=1, routed)           0.000    12.311    Inst_vga_ctrl/char_index_reg[3]_i_473_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_366/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_vga_ctrl/char_index_reg_reg[3]_i_366_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.063 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_376/O[0]
                         net (fo=1, routed)           0.578    13.641    Inst_vga_ctrl/text_start_y3[16]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.295    13.936 r  Inst_vga_ctrl/char_index_reg[3]_i_372/O
                         net (fo=1, routed)           0.000    13.936    Inst_vga_ctrl/char_index_reg[3]_i_372_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    14.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_261_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.559 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_147/O[0]
                         net (fo=1, routed)           0.584    15.143    Inst_vga_ctrl/text_start_y1[9]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.299    15.442 r  Inst_vga_ctrl/char_index_reg[3]_i_143/O
                         net (fo=1, routed)           0.000    15.442    Inst_vga_ctrl/text_start_y0[9]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.843 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.843    Inst_vga_ctrl/char_index_reg_reg[3]_i_76_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.065 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_23/O[0]
                         net (fo=4, routed)           0.727    16.793    Inst_vga_ctrl/text_start_y[10]
    SLICE_X12Y46         LUT2 (Prop_lut2_I0_O)        0.299    17.092 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_13/O
                         net (fo=1, routed)           0.000    17.092    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_13_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.342 f  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]_i_9/O[2]
                         net (fo=9, routed)           0.923    18.265    Inst_vga_ctrl/pixel_y_orig_reg4[10]
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.301    18.566 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210/O
                         net (fo=1, routed)           0.000    18.566    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.206 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_164/O[3]
                         net (fo=17, routed)          0.707    19.913    Inst_vga_ctrl/pixel_y_orig_reg6[12]
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.306    20.219 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_149/O
                         net (fo=4, routed)           1.075    21.294    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_149_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124    21.418 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_270/O
                         net (fo=1, routed)           0.000    21.418    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_270_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.816 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.816    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_244_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_221/CO[3]
                         net (fo=1, routed)           0.000    21.930    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_221_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.087 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_172/CO[1]
                         net (fo=24, routed)          0.499    22.586    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_172_n_2
    SLICE_X8Y55          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    23.421 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_170/O[1]
                         net (fo=2, routed)           0.457    23.879    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_170_n_6
    SLICE_X9Y56          LUT5 (Prop_lut5_I1_O)        0.306    24.185 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_98/O
                         net (fo=2, routed)           0.589    24.774    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_98_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.898 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_102/O
                         net (fo=1, routed)           0.000    24.898    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_102_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.125 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_72/O[1]
                         net (fo=2, routed)           0.671    25.796    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_72_n_6
    SLICE_X10Y55         LUT3 (Prop_lut3_I2_O)        0.329    26.125 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_58/O
                         net (fo=2, routed)           0.607    26.731    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_58_n_0
    SLICE_X10Y56         LUT4 (Prop_lut4_I0_O)        0.355    27.086 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    27.086    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_60_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    27.338 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_42/O[0]
                         net (fo=2, routed)           0.417    27.756    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_42_n_7
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.295    28.051 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    28.051    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_44_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.631 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26/O[2]
                         net (fo=1, routed)           0.489    29.120    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26_n_5
    SLICE_X11Y59         LUT4 (Prop_lut4_I0_O)        0.302    29.422 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_12/O
                         net (fo=1, routed)           0.000    29.422    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_12_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    29.670 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7/O[3]
                         net (fo=6, routed)           0.855    30.525    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7_n_4
    SLICE_X10Y60         LUT4 (Prop_lut4_I0_O)        0.306    30.831 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5/O
                         net (fo=3, routed)           0.625    31.456    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.580 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_3/O
                         net (fo=3, routed)           0.494    32.075    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_2_n_0
    SLICE_X10Y57         FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.440    14.040    Inst_vga_ctrl/pxl_clk
    SLICE_X10Y57         FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/C
                         clock pessimism              0.180    14.220    
                         clock uncertainty           -0.072    14.148    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.031    14.117    Inst_vga_ctrl/pixel_y_orig_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -32.075    
  -------------------------------------------------------------------
                         slack                                -17.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/pixel_x_orig_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/enable_text_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.754%)  route 0.320ns (63.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.567     1.450    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y49          FDRE                                         r  Inst_vga_ctrl/pixel_x_orig_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Inst_vga_ctrl/pixel_x_orig_reg_reg[1]/Q
                         net (fo=1, routed)           0.320     1.911    Inst_vga_ctrl/pixel_x_orig_reg[1]
    SLICE_X7Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.956 r  Inst_vga_ctrl/enable_text_display_i_1/O
                         net (fo=1, routed)           0.000     1.956    Inst_vga_ctrl/enable_text_display
    SLICE_X7Y56          FDRE                                         r  Inst_vga_ctrl/enable_text_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.861     1.989    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y56          FDRE                                         r  Inst_vga_ctrl/enable_text_display_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.091     1.836    Inst_vga_ctrl/enable_text_display_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y46          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056     1.675    Inst_vga_ctrl/h_sync_reg
    SLICE_X3Y46          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.866     1.993    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y46          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_dly_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.075     1.553    Inst_vga_ctrl/h_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Inst_vga_ctrl/colorbar_offset_reg[10]/Q
                         net (fo=2, routed)           0.149     1.792    Inst_vga_ctrl/colorbar_offset_reg[10]
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  Inst_vga_ctrl/colorbar_offset[10]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Inst_vga_ctrl/p_0_in[10]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.600    Inst_vga_ctrl/colorbar_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.812%)  route 0.140ns (40.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Inst_vga_ctrl/colorbar_offset_reg[0]/Q
                         net (fo=8, routed)           0.140     1.784    Inst_vga_ctrl/colorbar_offset_reg[0]
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  Inst_vga_ctrl/colorbar_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    Inst_vga_ctrl/p_0_in[5]
    SLICE_X1Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[5]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.587    Inst_vga_ctrl/colorbar_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Inst_vga_ctrl/colorbar_offset_reg[6]/Q
                         net (fo=6, routed)           0.175     1.818    Inst_vga_ctrl/colorbar_offset_reg[6]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.043     1.861 r  Inst_vga_ctrl/colorbar_offset[9]_i_1/O
                         net (fo=1, routed)           0.000     1.861    Inst_vga_ctrl/p_0_in[9]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[9]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.131     1.610    Inst_vga_ctrl/colorbar_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Inst_vga_ctrl/colorbar_offset_reg[6]/Q
                         net (fo=6, routed)           0.175     1.818    Inst_vga_ctrl/colorbar_offset_reg[6]
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.045     1.863 r  Inst_vga_ctrl/colorbar_offset[8]_i_1/O
                         net (fo=1, routed)           0.000     1.863    Inst_vga_ctrl/p_0_in[8]
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.600    Inst_vga_ctrl/colorbar_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Inst_vga_ctrl/colorbar_offset_reg[1]/Q
                         net (fo=7, routed)           0.190     1.811    Inst_vga_ctrl/colorbar_offset_reg[1]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.042     1.853 r  Inst_vga_ctrl/colorbar_offset[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Inst_vga_ctrl/p_0_in[2]
    SLICE_X1Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.867     1.994    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y49          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.586    Inst_vga_ctrl/colorbar_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.590     1.473    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y33          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_vga_ctrl/h_cntr_reg_reg[6]/Q
                         net (fo=13, routed)          0.127     1.764    Inst_vga_ctrl/h_cntr_reg_reg[6]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  Inst_vga_ctrl/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    Inst_vga_ctrl/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X2Y33          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.859     1.986    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y33          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.607    Inst_vga_ctrl/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.591     1.474    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y34          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_vga_ctrl/h_cntr_reg_reg[10]/Q
                         net (fo=13, routed)          0.127     1.765    Inst_vga_ctrl/h_cntr_reg_reg[10]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  Inst_vga_ctrl/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    Inst_vga_ctrl/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X2Y34          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.860     1.987    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y34          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.608    Inst_vga_ctrl/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.589     1.472    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y32          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Inst_vga_ctrl/h_cntr_reg_reg[2]/Q
                         net (fo=12, routed)          0.127     1.763    Inst_vga_ctrl/h_cntr_reg_reg[2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  Inst_vga_ctrl/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.873    Inst_vga_ctrl/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X2Y32          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.858     1.985    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y32          FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.134     1.606    Inst_vga_ctrl/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y32     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y31     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y31     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y32     Inst_vga_ctrl/angle_counter_reg_rep[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y32     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y32     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y31     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y31     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y31     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y31     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y33     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y32     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y32     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y31     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y31     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y31     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y31     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y31     Inst_vga_ctrl/angle_counter_reg_rep[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.333ns  (logic 5.069ns (35.367%)  route 9.264ns (64.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.576     6.018    BTN_IBUF[4]
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.142 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.688    10.829    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.333 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.333    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.391ns  (logic 5.323ns (39.748%)  route 8.068ns (60.252%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.915     6.356    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.508 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.154     9.662    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    13.391 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.391    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.771ns  (logic 5.303ns (41.522%)  route 7.468ns (58.478%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.916     6.357    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.509 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.552     9.061    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    12.771 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.771    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 5.083ns (40.020%)  route 7.619ns (59.980%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.916     6.357    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.481 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.703     9.184    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.702 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.702    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.057ns  (logic 5.081ns (42.139%)  route 6.976ns (57.861%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.915     6.356    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.480 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.542    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.057 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.057    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.776ns  (logic 5.068ns (43.040%)  route 6.707ns (56.960%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.829     4.271    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.395 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.878     8.273    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.776 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.776    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.742ns  (logic 5.299ns (45.129%)  route 6.443ns (54.871%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.565     6.007    BTN_IBUF[4]
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.152     6.159 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.878     8.036    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    11.742 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.742    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.693ns  (logic 5.310ns (45.407%)  route 6.384ns (54.593%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.576     6.018    BTN_IBUF[4]
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.152     6.170 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.977    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    11.693 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.693    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.499ns  (logic 5.064ns (44.044%)  route 6.434ns (55.956%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.969     4.410    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     4.534 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.465     7.999    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.499 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.499    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.464ns  (logic 5.091ns (44.404%)  route 6.374ns (55.596%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.565     6.007    BTN_IBUF[4]
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.131 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.809     7.939    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.464 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.464    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.470ns (66.213%)  route 0.750ns (33.787%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.335     0.553    SW_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.013    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.220 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.220    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.479ns (65.797%)  route 0.769ns (34.203%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.335     0.567    SW_IBUF[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.612 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.046    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.248 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.248    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.474ns (64.098%)  route 0.825ns (35.902%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.335     0.554    SW_IBUF[4]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.599 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.089    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.299 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.299    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.546ns (65.933%)  route 0.799ns (34.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.404     0.625    SW_IBUF[9]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.049     0.674 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.068    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     2.344 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.344    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.533ns (65.161%)  route 0.820ns (34.839%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.461     0.688    SW_IBUF[7]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.042     0.730 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.088    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.352 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.352    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.531ns (64.332%)  route 0.849ns (35.668%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.628    SW_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.042     0.670 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.112    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.380 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.380    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.497ns (62.147%)  route 0.912ns (37.853%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.520     0.746    SW_IBUF[10]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.791 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.183    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.409 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.409    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.554ns (63.959%)  route 0.875ns (36.041%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.461     0.695    SW_IBUF[5]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.042     0.737 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.151    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.429 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.429    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.531ns (62.850%)  route 0.905ns (37.150%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.463     0.680    SW_IBUF[3]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.042     0.722 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.163    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.436 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.436    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.485ns (60.773%)  route 0.958ns (39.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.450     0.673    SW_IBUF[14]
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.227    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.443 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.443    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/v_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 3.959ns (62.648%)  route 2.361ns (37.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.567     5.088    Inst_vga_ctrl/pxl_clk
    SLICE_X13Y39         FDRE                                         r  Inst_vga_ctrl/v_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Inst_vga_ctrl/v_sync_reg_dly_reg/Q
                         net (fo=1, routed)           2.361     7.905    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.408 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    11.408    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 4.091ns (65.835%)  route 2.123ns (34.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y46          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Inst_vga_ctrl/h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           2.123     7.701    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.672    11.373 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    11.373    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.975ns (65.612%)  route 2.083ns (34.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.083     7.698    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.217 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.217    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.981ns (65.735%)  route 2.075ns (34.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.075     7.690    VGA_BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.215 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.215    VGA_BLUE[3]
    J18                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.958ns (65.383%)  route 2.096ns (34.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.637     5.158    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Inst_vga_ctrl/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.096     7.710    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.213 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.213    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.977ns (65.713%)  route 2.075ns (34.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y46          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.075     7.690    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.211 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.211    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.951ns (65.299%)  route 2.100ns (34.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.100     7.715    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.210 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.210    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 3.959ns (65.610%)  route 2.075ns (34.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.075     7.691    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.194 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.194    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.985ns (67.986%)  route 1.877ns (32.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.638     5.159    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y46          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.877     7.492    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.021 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.021    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.980ns (68.135%)  route 1.861ns (31.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          1.637     5.158    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.861     7.476    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.000 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.000    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.372ns (82.748%)  route 0.286ns (17.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.596     1.479    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y49          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Inst_vga_ctrl/vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.286     1.906    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.138 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.138    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.361ns (80.244%)  route 0.335ns (19.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.594     1.477    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.335     1.953    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.174 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.174    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.366ns (79.875%)  route 0.344ns (20.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.594     1.477    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.962    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.187 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.187    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.348ns (78.654%)  route 0.366ns (21.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y46          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.366     1.985    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.191 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.191    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.366ns (76.597%)  route 0.417ns (23.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.594     1.477    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.417     2.035    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.260 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.260    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.371ns (76.784%)  route 0.415ns (23.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y46          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.415     2.034    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.264 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.345ns (72.624%)  route 0.507ns (27.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.594     1.477    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y42          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_vga_ctrl/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.507     2.125    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.329 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.329    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.346ns (72.620%)  route 0.507ns (27.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.507     2.126    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.331 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.331    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.338ns (72.171%)  route 0.516ns (27.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y45          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.516     2.135    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.331 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.331    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.363ns (73.318%)  route 0.496ns (26.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=97, routed)          0.595     1.478    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y46          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.496     2.115    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.337 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.337    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575    10.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.565ns  (logic 4.083ns (42.686%)  route 5.482ns (57.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           1.604     7.209    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.878    11.211    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.714 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.714    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.152ns (47.200%)  route 4.645ns (52.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           0.992     6.595    Inst_btn_debounce/btnDeBnc[3]
    SLICE_X8Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.719 r  Inst_btn_debounce/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.653    10.372    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.882 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.882    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.079ns (46.647%)  route 4.665ns (53.353%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.200     6.742    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.866 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.465    10.331    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.830 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.830    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.103ns (47.293%)  route 4.573ns (52.707%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           1.102     6.643    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.767 r  Inst_btn_debounce/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.470    10.238    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.761 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.761    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.974ns (49.682%)  route 4.025ns (50.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y9           FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           4.025     9.635    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.153 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.153    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 4.480ns (60.427%)  route 2.934ns (39.573%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          1.068     6.637    tmrVal_reg[2]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.324     6.961 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.826    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.563 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.563    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.324ns (58.771%)  route 3.033ns (41.229%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  tmrVal_reg[3]/Q
                         net (fo=10, routed)          1.054     6.660    tmrVal_reg[3]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.154     6.814 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.979     8.792    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    12.506 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.506    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 4.471ns (60.833%)  route 2.879ns (39.167%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          1.071     6.639    tmrVal_reg[2]
    SLICE_X62Y17         LUT4 (Prop_lut4_I2_O)        0.324     6.963 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.771    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    12.499 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.499    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.244ns (59.219%)  route 2.923ns (40.781%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          1.068     6.637    tmrVal_reg[2]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.296     6.933 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.854     8.787    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.316 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.316    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 4.251ns (59.312%)  route 2.916ns (40.688%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          1.071     6.639    tmrVal_reg[2]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.296     6.935 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.845     8.780    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.316 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.316    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.392ns (70.890%)  route 0.571ns (29.110%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.241     1.853    tmrVal_reg[0]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.229    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.434 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.434    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.385ns (68.539%)  route 0.636ns (31.461%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[3]/Q
                         net (fo=10, routed)          0.173     1.785    tmrVal_reg[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  SSEG_CA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.293    SSEG_CA_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.492 r  SSEG_CA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.492    SSEG_CA[7]
    V7                                                                r  SSEG_CA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.418ns (69.888%)  route 0.611ns (30.112%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.213     1.825    tmrVal_reg[0]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.268    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.501 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.501    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.422ns (69.834%)  route 0.614ns (30.166%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.217     1.829    tmrVal_reg[1]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.874 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.272    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.508 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.508    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.478ns (71.019%)  route 0.603ns (28.981%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.217     1.829    tmrVal_reg[1]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.049     1.878 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.264    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.552 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.552    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.416ns (67.944%)  route 0.668ns (32.056%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[3]/Q
                         net (fo=10, routed)          0.260     1.872    tmrVal_reg[3]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.917 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.325    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.555 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.555    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.485ns (69.158%)  route 0.662ns (30.842%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[3]/Q
                         net (fo=10, routed)          0.260     1.872    tmrVal_reg[3]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.046     1.918 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.320    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.618 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.618    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.469ns (67.066%)  route 0.721ns (32.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.213     1.825    tmrVal_reg[0]
    SLICE_X62Y17         LUT4 (Prop_lut4_I2_O)        0.051     1.876 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.384    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.661 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.360ns (53.066%)  route 1.203ns (46.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y9           FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDSE (Prop_fdse_C_Q)         0.141     1.616 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.203     2.819    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.038 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.038    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.410ns (46.008%)  route 1.655ns (53.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.412     1.998    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  Inst_btn_debounce/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.286    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.510 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.510    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.565ns (24.370%)  route 4.858ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.423    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.565ns (24.370%)  route 4.858ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.423    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.565ns (24.370%)  route 4.858ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.423    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.565ns (24.907%)  route 4.719ns (75.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.285    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.565ns (24.907%)  route 4.719ns (75.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.285    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.565ns (24.907%)  route 4.719ns (75.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.285    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.565ns (24.907%)  route 4.719ns (75.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.285    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.136ns  (logic 1.565ns (25.509%)  route 4.571ns (74.491%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.136    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[16]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.136ns  (logic 1.565ns (25.509%)  route 4.571ns (74.491%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.136    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[17]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.136ns  (logic 1.565ns (25.509%)  route 4.571ns (74.491%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.627     5.068    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.192 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.136    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.266ns (28.419%)  route 0.669ns (71.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.480     0.701    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.189     0.934    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.266ns (28.419%)  route 0.669ns (71.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.480     0.701    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.189     0.934    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.266ns (28.419%)  route 0.669ns (71.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.480     0.701    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.189     0.934    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.266ns (28.419%)  route 0.669ns (71.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.480     0.701    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.189     0.934    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.268ns (28.656%)  route 0.668ns (71.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.529     0.749    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.049     0.798 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.139     0.936    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.268ns (28.656%)  route 0.668ns (71.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.529     0.749    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.049     0.798 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.139     0.936    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.268ns (28.656%)  route 0.668ns (71.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.529     0.749    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.049     0.798 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.139     0.936    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.268ns (28.656%)  route 0.668ns (71.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.529     0.749    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.049     0.798 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.139     0.936    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.053%)  route 0.684ns (71.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.503     0.725    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.181     0.951    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     1.987    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.053%)  route 0.684ns (71.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.503     0.725    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.770 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.181     0.951    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     1.987    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C





