- https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf
- # Subsets and Extensions
	- RV64G -> default target for compilers
- TDMgfy715#risc
- # Building a Riscv CPU
  https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+3T2022/home
-