{
  "module_name": "pinctrl-s900.c",
  "hash_id": "53870905f62bf77ac77321862ef36b1e84ee4e4a8b3a8c1522fdc558d2f05c55",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/actions/pinctrl-s900.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include \"pinctrl-owl.h\"\n\n \n#define MFCTL0\t\t\t(0x0040)\n#define MFCTL1\t\t\t(0x0044)\n#define MFCTL2\t\t\t(0x0048)\n#define MFCTL3\t\t\t(0x004C)\n#define PAD_PULLCTL0\t\t(0x0060)\n#define PAD_PULLCTL1\t\t(0x0064)\n#define PAD_PULLCTL2\t\t(0x0068)\n#define PAD_ST0\t\t\t(0x006C)\n#define PAD_ST1\t\t\t(0x0070)\n#define PAD_CTL\t\t\t(0x0074)\n#define PAD_DRV0\t\t(0x0080)\n#define PAD_DRV1\t\t(0x0084)\n#define PAD_DRV2\t\t(0x0088)\n#define PAD_SR0\t\t\t(0x0270)\n#define PAD_SR1\t\t\t(0x0274)\n#define PAD_SR2\t\t\t(0x0278)\n\n#define _GPIOA(offset)\t\t(offset)\n#define _GPIOB(offset)\t\t(32 + (offset))\n#define _GPIOC(offset)\t\t(64 + (offset))\n#define _GPIOD(offset)\t\t(76 + (offset))\n#define _GPIOE(offset)\t\t(106 + (offset))\n#define _GPIOF(offset)\t\t(138 + (offset))\n\n#define NUM_GPIOS\t\t(_GPIOF(7) + 1)\n#define _PIN(offset)\t\t(NUM_GPIOS + (offset))\n\n#define ETH_TXD0\t\t_GPIOA(0)\n#define ETH_TXD1\t\t_GPIOA(1)\n#define ETH_TXEN\t\t_GPIOA(2)\n#define ETH_RXER\t\t_GPIOA(3)\n#define ETH_CRS_DV\t\t_GPIOA(4)\n#define ETH_RXD1\t\t_GPIOA(5)\n#define ETH_RXD0\t\t_GPIOA(6)\n#define ETH_REF_CLK\t\t_GPIOA(7)\n#define ETH_MDC\t\t\t_GPIOA(8)\n#define ETH_MDIO\t\t_GPIOA(9)\n#define SIRQ0\t\t\t_GPIOA(10)\n#define SIRQ1\t\t\t_GPIOA(11)\n#define SIRQ2\t\t\t_GPIOA(12)\n#define I2S_D0\t\t\t_GPIOA(13)\n#define I2S_BCLK0\t\t_GPIOA(14)\n#define I2S_LRCLK0\t\t_GPIOA(15)\n#define I2S_MCLK0\t\t_GPIOA(16)\n#define I2S_D1\t\t\t_GPIOA(17)\n#define I2S_BCLK1\t\t_GPIOA(18)\n#define I2S_LRCLK1\t\t_GPIOA(19)\n#define I2S_MCLK1\t\t_GPIOA(20)\n#define ERAM_A5\t\t\t_GPIOA(21)\n#define ERAM_A6\t\t\t_GPIOA(22)\n#define ERAM_A7\t\t\t_GPIOA(23)\n#define ERAM_A8\t\t\t_GPIOA(24)\n#define ERAM_A9\t\t\t_GPIOA(25)\n#define ERAM_A10\t\t_GPIOA(26)\n#define ERAM_A11\t\t_GPIOA(27)\n#define SD0_D0\t\t\t_GPIOA(28)\n#define SD0_D1\t\t\t_GPIOA(29)\n#define SD0_D2\t\t\t_GPIOA(30)\n#define SD0_D3\t\t\t_GPIOA(31)\n\n#define SD1_D0\t\t\t_GPIOB(0)\n#define SD1_D1\t\t\t_GPIOB(1)\n#define SD1_D2\t\t\t_GPIOB(2)\n#define SD1_D3\t\t\t_GPIOB(3)\n#define SD0_CMD\t\t\t_GPIOB(4)\n#define SD0_CLK\t\t\t_GPIOB(5)\n#define SD1_CMD\t\t\t_GPIOB(6)\n#define SD1_CLK\t\t\t_GPIOB(7)\n#define SPI0_SCLK\t\t_GPIOB(8)\n#define SPI0_SS\t\t\t_GPIOB(9)\n#define SPI0_MISO\t\t_GPIOB(10)\n#define SPI0_MOSI\t\t_GPIOB(11)\n#define UART0_RX\t\t_GPIOB(12)\n#define UART0_TX\t\t_GPIOB(13)\n#define UART2_RX\t\t_GPIOB(14)\n#define UART2_TX\t\t_GPIOB(15)\n#define UART2_RTSB\t\t_GPIOB(16)\n#define UART2_CTSB\t\t_GPIOB(17)\n#define UART4_RX\t\t_GPIOB(18)\n#define UART4_TX\t\t_GPIOB(19)\n#define I2C0_SCLK\t\t_GPIOB(20)\n#define I2C0_SDATA\t\t_GPIOB(21)\n#define I2C1_SCLK\t\t_GPIOB(22)\n#define I2C1_SDATA\t\t_GPIOB(23)\n#define I2C2_SCLK\t\t_GPIOB(24)\n#define I2C2_SDATA\t\t_GPIOB(25)\n#define CSI0_DN0\t\t_GPIOB(26)\n#define CSI0_DP0\t\t_GPIOB(27)\n#define CSI0_DN1\t\t_GPIOB(28)\n#define CSI0_DP1\t\t_GPIOB(29)\n#define CSI0_CN\t\t\t_GPIOB(30)\n#define CSI0_CP\t\t\t_GPIOB(31)\n\n#define CSI0_DN2\t\t_GPIOC(0)\n#define CSI0_DP2\t\t_GPIOC(1)\n#define CSI0_DN3\t\t_GPIOC(2)\n#define CSI0_DP3\t\t_GPIOC(3)\n#define SENSOR0_PCLK\t\t_GPIOC(4)\n#define CSI1_DN0\t\t_GPIOC(5)\n#define CSI1_DP0\t\t_GPIOC(6)\n#define CSI1_DN1\t\t_GPIOC(7)\n#define CSI1_DP1\t\t_GPIOC(8)\n#define CSI1_CN\t\t\t_GPIOC(9)\n#define CSI1_CP\t\t\t_GPIOC(10)\n#define SENSOR0_CKOUT\t\t_GPIOC(11)\n\n#define LVDS_OEP\t\t_GPIOD(0)\n#define LVDS_OEN\t\t_GPIOD(1)\n#define LVDS_ODP\t\t_GPIOD(2)\n#define LVDS_ODN\t\t_GPIOD(3)\n#define LVDS_OCP\t\t_GPIOD(4)\n#define LVDS_OCN\t\t_GPIOD(5)\n#define LVDS_OBP\t\t_GPIOD(6)\n#define LVDS_OBN\t\t_GPIOD(7)\n#define LVDS_OAP\t\t_GPIOD(8)\n#define LVDS_OAN\t\t_GPIOD(9)\n#define LVDS_EEP\t\t_GPIOD(10)\n#define LVDS_EEN\t\t_GPIOD(11)\n#define LVDS_EDP\t\t_GPIOD(12)\n#define LVDS_EDN\t\t_GPIOD(13)\n#define LVDS_ECP\t\t_GPIOD(14)\n#define LVDS_ECN\t\t_GPIOD(15)\n#define LVDS_EBP\t\t_GPIOD(16)\n#define LVDS_EBN\t\t_GPIOD(17)\n#define LVDS_EAP\t\t_GPIOD(18)\n#define LVDS_EAN\t\t_GPIOD(19)\n#define DSI_DP3\t\t\t_GPIOD(20)\n#define DSI_DN3\t\t\t_GPIOD(21)\n#define DSI_DP1\t\t\t_GPIOD(22)\n#define DSI_DN1\t\t\t_GPIOD(23)\n#define DSI_CP\t\t\t_GPIOD(24)\n#define DSI_CN\t\t\t_GPIOD(25)\n#define DSI_DP0\t\t\t_GPIOD(26)\n#define DSI_DN0\t\t\t_GPIOD(27)\n#define DSI_DP2\t\t\t_GPIOD(28)\n#define DSI_DN2\t\t\t_GPIOD(29)\n\n#define NAND0_D0\t\t_GPIOE(0)\n#define NAND0_D1\t\t_GPIOE(1)\n#define NAND0_D2\t\t_GPIOE(2)\n#define NAND0_D3\t\t_GPIOE(3)\n#define NAND0_D4\t\t_GPIOE(4)\n#define NAND0_D5\t\t_GPIOE(5)\n#define NAND0_D6\t\t_GPIOE(6)\n#define NAND0_D7\t\t_GPIOE(7)\n#define NAND0_DQS\t\t_GPIOE(8)\n#define NAND0_DQSN\t\t_GPIOE(9)\n#define NAND0_ALE\t\t_GPIOE(10)\n#define NAND0_CLE\t\t_GPIOE(11)\n#define NAND0_CEB0\t\t_GPIOE(12)\n#define NAND0_CEB1\t\t_GPIOE(13)\n#define NAND0_CEB2\t\t_GPIOE(14)\n#define NAND0_CEB3\t\t_GPIOE(15)\n#define NAND1_D0\t\t_GPIOE(16)\n#define NAND1_D1\t\t_GPIOE(17)\n#define NAND1_D2\t\t_GPIOE(18)\n#define NAND1_D3\t\t_GPIOE(19)\n#define NAND1_D4\t\t_GPIOE(20)\n#define NAND1_D5\t\t_GPIOE(21)\n#define NAND1_D6\t\t_GPIOE(22)\n#define NAND1_D7\t\t_GPIOE(23)\n#define NAND1_DQS\t\t_GPIOE(24)\n#define NAND1_DQSN\t\t_GPIOE(25)\n#define NAND1_ALE\t\t_GPIOE(26)\n#define NAND1_CLE\t\t_GPIOE(27)\n#define NAND1_CEB0\t\t_GPIOE(28)\n#define NAND1_CEB1\t\t_GPIOE(29)\n#define NAND1_CEB2\t\t_GPIOE(30)\n#define NAND1_CEB3\t\t_GPIOE(31)\n\n#define PCM1_IN\t\t\t_GPIOF(0)\n#define PCM1_CLK\t\t_GPIOF(1)\n#define PCM1_SYNC\t\t_GPIOF(2)\n#define PCM1_OUT\t\t_GPIOF(3)\n#define UART3_RX\t\t_GPIOF(4)\n#define UART3_TX\t\t_GPIOF(5)\n#define UART3_RTSB\t\t_GPIOF(6)\n#define UART3_CTSB\t\t_GPIOF(7)\n\n \n#define SGPIO0\t\t\t_PIN(0)\n#define SGPIO1\t\t\t_PIN(1)\n#define SGPIO2\t\t\t_PIN(2)\n#define SGPIO3\t\t\t_PIN(3)\n\n#define NUM_PADS\t\t(_PIN(3) + 1)\n\n \nstatic const struct pinctrl_pin_desc s900_pads[] = {\n\tPINCTRL_PIN(ETH_TXD0, \"eth_txd0\"),\n\tPINCTRL_PIN(ETH_TXD1, \"eth_txd1\"),\n\tPINCTRL_PIN(ETH_TXEN, \"eth_txen\"),\n\tPINCTRL_PIN(ETH_RXER, \"eth_rxer\"),\n\tPINCTRL_PIN(ETH_CRS_DV, \"eth_crs_dv\"),\n\tPINCTRL_PIN(ETH_RXD1, \"eth_rxd1\"),\n\tPINCTRL_PIN(ETH_RXD0, \"eth_rxd0\"),\n\tPINCTRL_PIN(ETH_REF_CLK, \"eth_ref_clk\"),\n\tPINCTRL_PIN(ETH_MDC, \"eth_mdc\"),\n\tPINCTRL_PIN(ETH_MDIO, \"eth_mdio\"),\n\tPINCTRL_PIN(SIRQ0, \"sirq0\"),\n\tPINCTRL_PIN(SIRQ1, \"sirq1\"),\n\tPINCTRL_PIN(SIRQ2, \"sirq2\"),\n\tPINCTRL_PIN(I2S_D0, \"i2s_d0\"),\n\tPINCTRL_PIN(I2S_BCLK0, \"i2s_bclk0\"),\n\tPINCTRL_PIN(I2S_LRCLK0, \"i2s_lrclk0\"),\n\tPINCTRL_PIN(I2S_MCLK0, \"i2s_mclk0\"),\n\tPINCTRL_PIN(I2S_D1, \"i2s_d1\"),\n\tPINCTRL_PIN(I2S_BCLK1, \"i2s_bclk1\"),\n\tPINCTRL_PIN(I2S_LRCLK1, \"i2s_lrclk1\"),\n\tPINCTRL_PIN(I2S_MCLK1, \"i2s_mclk1\"),\n\tPINCTRL_PIN(PCM1_IN, \"pcm1_in\"),\n\tPINCTRL_PIN(PCM1_CLK, \"pcm1_clk\"),\n\tPINCTRL_PIN(PCM1_SYNC, \"pcm1_sync\"),\n\tPINCTRL_PIN(PCM1_OUT, \"pcm1_out\"),\n\tPINCTRL_PIN(ERAM_A5, \"eram_a5\"),\n\tPINCTRL_PIN(ERAM_A6, \"eram_a6\"),\n\tPINCTRL_PIN(ERAM_A7, \"eram_a7\"),\n\tPINCTRL_PIN(ERAM_A8, \"eram_a8\"),\n\tPINCTRL_PIN(ERAM_A9, \"eram_a9\"),\n\tPINCTRL_PIN(ERAM_A10, \"eram_a10\"),\n\tPINCTRL_PIN(ERAM_A11, \"eram_a11\"),\n\tPINCTRL_PIN(LVDS_OEP, \"lvds_oep\"),\n\tPINCTRL_PIN(LVDS_OEN, \"lvds_oen\"),\n\tPINCTRL_PIN(LVDS_ODP, \"lvds_odp\"),\n\tPINCTRL_PIN(LVDS_ODN, \"lvds_odn\"),\n\tPINCTRL_PIN(LVDS_OCP, \"lvds_ocp\"),\n\tPINCTRL_PIN(LVDS_OCN, \"lvds_ocn\"),\n\tPINCTRL_PIN(LVDS_OBP, \"lvds_obp\"),\n\tPINCTRL_PIN(LVDS_OBN, \"lvds_obn\"),\n\tPINCTRL_PIN(LVDS_OAP, \"lvds_oap\"),\n\tPINCTRL_PIN(LVDS_OAN, \"lvds_oan\"),\n\tPINCTRL_PIN(LVDS_EEP, \"lvds_eep\"),\n\tPINCTRL_PIN(LVDS_EEN, \"lvds_een\"),\n\tPINCTRL_PIN(LVDS_EDP, \"lvds_edp\"),\n\tPINCTRL_PIN(LVDS_EDN, \"lvds_edn\"),\n\tPINCTRL_PIN(LVDS_ECP, \"lvds_ecp\"),\n\tPINCTRL_PIN(LVDS_ECN, \"lvds_ecn\"),\n\tPINCTRL_PIN(LVDS_EBP, \"lvds_ebp\"),\n\tPINCTRL_PIN(LVDS_EBN, \"lvds_ebn\"),\n\tPINCTRL_PIN(LVDS_EAP, \"lvds_eap\"),\n\tPINCTRL_PIN(LVDS_EAN, \"lvds_ean\"),\n\tPINCTRL_PIN(SD0_D0, \"sd0_d0\"),\n\tPINCTRL_PIN(SD0_D1, \"sd0_d1\"),\n\tPINCTRL_PIN(SD0_D2, \"sd0_d2\"),\n\tPINCTRL_PIN(SD0_D3, \"sd0_d3\"),\n\tPINCTRL_PIN(SD1_D0, \"sd1_d0\"),\n\tPINCTRL_PIN(SD1_D1, \"sd1_d1\"),\n\tPINCTRL_PIN(SD1_D2, \"sd1_d2\"),\n\tPINCTRL_PIN(SD1_D3, \"sd1_d3\"),\n\tPINCTRL_PIN(SD0_CMD, \"sd0_cmd\"),\n\tPINCTRL_PIN(SD0_CLK, \"sd0_clk\"),\n\tPINCTRL_PIN(SD1_CMD, \"sd1_cmd\"),\n\tPINCTRL_PIN(SD1_CLK, \"sd1_clk\"),\n\tPINCTRL_PIN(SPI0_SCLK, \"spi0_sclk\"),\n\tPINCTRL_PIN(SPI0_SS, \"spi0_ss\"),\n\tPINCTRL_PIN(SPI0_MISO, \"spi0_miso\"),\n\tPINCTRL_PIN(SPI0_MOSI, \"spi0_mosi\"),\n\tPINCTRL_PIN(UART0_RX, \"uart0_rx\"),\n\tPINCTRL_PIN(UART0_TX, \"uart0_tx\"),\n\tPINCTRL_PIN(UART2_RX, \"uart2_rx\"),\n\tPINCTRL_PIN(UART2_TX, \"uart2_tx\"),\n\tPINCTRL_PIN(UART2_RTSB, \"uart2_rtsb\"),\n\tPINCTRL_PIN(UART2_CTSB, \"uart2_ctsb\"),\n\tPINCTRL_PIN(UART3_RX, \"uart3_rx\"),\n\tPINCTRL_PIN(UART3_TX, \"uart3_tx\"),\n\tPINCTRL_PIN(UART3_RTSB, \"uart3_rtsb\"),\n\tPINCTRL_PIN(UART3_CTSB, \"uart3_ctsb\"),\n\tPINCTRL_PIN(UART4_RX, \"uart4_rx\"),\n\tPINCTRL_PIN(UART4_TX, \"uart4_tx\"),\n\tPINCTRL_PIN(I2C0_SCLK, \"i2c0_sclk\"),\n\tPINCTRL_PIN(I2C0_SDATA, \"i2c0_sdata\"),\n\tPINCTRL_PIN(I2C1_SCLK, \"i2c1_sclk\"),\n\tPINCTRL_PIN(I2C1_SDATA, \"i2c1_sdata\"),\n\tPINCTRL_PIN(I2C2_SCLK, \"i2c2_sclk\"),\n\tPINCTRL_PIN(I2C2_SDATA, \"i2c2_sdata\"),\n\tPINCTRL_PIN(CSI0_DN0, \"csi0_dn0\"),\n\tPINCTRL_PIN(CSI0_DP0, \"csi0_dp0\"),\n\tPINCTRL_PIN(CSI0_DN1, \"csi0_dn1\"),\n\tPINCTRL_PIN(CSI0_DP1, \"csi0_dp1\"),\n\tPINCTRL_PIN(CSI0_CN, \"csi0_cn\"),\n\tPINCTRL_PIN(CSI0_CP, \"csi0_cp\"),\n\tPINCTRL_PIN(CSI0_DN2, \"csi0_dn2\"),\n\tPINCTRL_PIN(CSI0_DP2, \"csi0_dp2\"),\n\tPINCTRL_PIN(CSI0_DN3, \"csi0_dn3\"),\n\tPINCTRL_PIN(CSI0_DP3, \"csi0_dp3\"),\n\tPINCTRL_PIN(DSI_DP3, \"dsi_dp3\"),\n\tPINCTRL_PIN(DSI_DN3, \"dsi_dn3\"),\n\tPINCTRL_PIN(DSI_DP1, \"dsi_dp1\"),\n\tPINCTRL_PIN(DSI_DN1, \"dsi_dn1\"),\n\tPINCTRL_PIN(DSI_CP, \"dsi_cp\"),\n\tPINCTRL_PIN(DSI_CN, \"dsi_cn\"),\n\tPINCTRL_PIN(DSI_DP0, \"dsi_dp0\"),\n\tPINCTRL_PIN(DSI_DN0, \"dsi_dn0\"),\n\tPINCTRL_PIN(DSI_DP2, \"dsi_dp2\"),\n\tPINCTRL_PIN(DSI_DN2, \"dsi_dn2\"),\n\tPINCTRL_PIN(SENSOR0_PCLK, \"sensor0_pclk\"),\n\tPINCTRL_PIN(CSI1_DN0, \"csi1_dn0\"),\n\tPINCTRL_PIN(CSI1_DP0, \"csi1_dp0\"),\n\tPINCTRL_PIN(CSI1_DN1, \"csi1_dn1\"),\n\tPINCTRL_PIN(CSI1_DP1, \"csi1_dp1\"),\n\tPINCTRL_PIN(CSI1_CN, \"csi1_cn\"),\n\tPINCTRL_PIN(CSI1_CP, \"csi1_cp\"),\n\tPINCTRL_PIN(SENSOR0_CKOUT, \"sensor0_ckout\"),\n\tPINCTRL_PIN(NAND0_D0, \"nand0_d0\"),\n\tPINCTRL_PIN(NAND0_D1, \"nand0_d1\"),\n\tPINCTRL_PIN(NAND0_D2, \"nand0_d2\"),\n\tPINCTRL_PIN(NAND0_D3, \"nand0_d3\"),\n\tPINCTRL_PIN(NAND0_D4, \"nand0_d4\"),\n\tPINCTRL_PIN(NAND0_D5, \"nand0_d5\"),\n\tPINCTRL_PIN(NAND0_D6, \"nand0_d6\"),\n\tPINCTRL_PIN(NAND0_D7, \"nand0_d7\"),\n\tPINCTRL_PIN(NAND0_DQS, \"nand0_dqs\"),\n\tPINCTRL_PIN(NAND0_DQSN, \"nand0_dqsn\"),\n\tPINCTRL_PIN(NAND0_ALE, \"nand0_ale\"),\n\tPINCTRL_PIN(NAND0_CLE, \"nand0_cle\"),\n\tPINCTRL_PIN(NAND0_CEB0, \"nand0_ceb0\"),\n\tPINCTRL_PIN(NAND0_CEB1, \"nand0_ceb1\"),\n\tPINCTRL_PIN(NAND0_CEB2, \"nand0_ceb2\"),\n\tPINCTRL_PIN(NAND0_CEB3, \"nand0_ceb3\"),\n\tPINCTRL_PIN(NAND1_D0, \"nand1_d0\"),\n\tPINCTRL_PIN(NAND1_D1, \"nand1_d1\"),\n\tPINCTRL_PIN(NAND1_D2, \"nand1_d2\"),\n\tPINCTRL_PIN(NAND1_D3, \"nand1_d3\"),\n\tPINCTRL_PIN(NAND1_D4, \"nand1_d4\"),\n\tPINCTRL_PIN(NAND1_D5, \"nand1_d5\"),\n\tPINCTRL_PIN(NAND1_D6, \"nand1_d6\"),\n\tPINCTRL_PIN(NAND1_D7, \"nand1_d7\"),\n\tPINCTRL_PIN(NAND1_DQS, \"nand1_dqs\"),\n\tPINCTRL_PIN(NAND1_DQSN, \"nand1_dqsn\"),\n\tPINCTRL_PIN(NAND1_ALE, \"nand1_ale\"),\n\tPINCTRL_PIN(NAND1_CLE, \"nand1_cle\"),\n\tPINCTRL_PIN(NAND1_CEB0, \"nand1_ceb0\"),\n\tPINCTRL_PIN(NAND1_CEB1, \"nand1_ceb1\"),\n\tPINCTRL_PIN(NAND1_CEB2, \"nand1_ceb2\"),\n\tPINCTRL_PIN(NAND1_CEB3, \"nand1_ceb3\"),\n\tPINCTRL_PIN(SGPIO0, \"sgpio0\"),\n\tPINCTRL_PIN(SGPIO1, \"sgpio1\"),\n\tPINCTRL_PIN(SGPIO2, \"sgpio2\"),\n\tPINCTRL_PIN(SGPIO3, \"sgpio3\")\n};\n\nenum s900_pinmux_functions {\n\tS900_MUX_ERAM,\n\tS900_MUX_ETH_RMII,\n\tS900_MUX_ETH_SMII,\n\tS900_MUX_SPI0,\n\tS900_MUX_SPI1,\n\tS900_MUX_SPI2,\n\tS900_MUX_SPI3,\n\tS900_MUX_SENS0,\n\tS900_MUX_UART0,\n\tS900_MUX_UART1,\n\tS900_MUX_UART2,\n\tS900_MUX_UART3,\n\tS900_MUX_UART4,\n\tS900_MUX_UART5,\n\tS900_MUX_UART6,\n\tS900_MUX_I2S0,\n\tS900_MUX_I2S1,\n\tS900_MUX_PCM0,\n\tS900_MUX_PCM1,\n\tS900_MUX_JTAG,\n\tS900_MUX_PWM0,\n\tS900_MUX_PWM1,\n\tS900_MUX_PWM2,\n\tS900_MUX_PWM3,\n\tS900_MUX_PWM4,\n\tS900_MUX_PWM5,\n\tS900_MUX_SD0,\n\tS900_MUX_SD1,\n\tS900_MUX_SD2,\n\tS900_MUX_SD3,\n\tS900_MUX_I2C0,\n\tS900_MUX_I2C1,\n\tS900_MUX_I2C2,\n\tS900_MUX_I2C3,\n\tS900_MUX_I2C4,\n\tS900_MUX_I2C5,\n\tS900_MUX_LVDS,\n\tS900_MUX_USB20,\n\tS900_MUX_USB30,\n\tS900_MUX_GPU,\n\tS900_MUX_MIPI_CSI0,\n\tS900_MUX_MIPI_CSI1,\n\tS900_MUX_MIPI_DSI,\n\tS900_MUX_NAND0,\n\tS900_MUX_NAND1,\n\tS900_MUX_SPDIF,\n\tS900_MUX_SIRQ0,\n\tS900_MUX_SIRQ1,\n\tS900_MUX_SIRQ2,\n\tS900_MUX_AUX_START,\n\tS900_MUX_MAX,\n\tS900_MUX_RESERVED\n};\n\n \nstatic unsigned int lvds_oxx_uart4_mfp_pads[]\t= { LVDS_OAP, LVDS_OAN };\nstatic unsigned int lvds_oxx_uart4_mfp_funcs[]\t= { S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_UART4 };\n \nstatic unsigned int rmii_mdc_mfp_pads[]\t\t= { ETH_MDC };\nstatic unsigned int rmii_mdc_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_PWM2,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\nstatic unsigned int rmii_mdio_mfp_pads[]\t= { ETH_MDIO };\nstatic unsigned int rmii_mdio_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_PWM3,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\n \nstatic unsigned int sirq0_mfp_pads[]\t\t= { SIRQ0 };\nstatic unsigned int sirq0_mfp_funcs[]\t\t= { S900_MUX_SIRQ0,\n\t\t\t\t\t\t    S900_MUX_PWM0 };\nstatic unsigned int sirq1_mfp_pads[]\t\t= { SIRQ1 };\nstatic unsigned int sirq1_mfp_funcs[]\t\t= { S900_MUX_SIRQ1,\n\t\t\t\t\t\t    S900_MUX_PWM1 };\n \nstatic unsigned int rmii_txd0_mfp_pads[]\t= { ETH_TXD0 };\nstatic unsigned int rmii_txd0_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_ETH_SMII,\n\t\t\t\t\t\t    S900_MUX_SPI2,\n\t\t\t\t\t\t    S900_MUX_UART6,\n\t\t\t\t\t\t    S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_PWM0 };\nstatic unsigned int rmii_txd1_mfp_pads[]\t= { ETH_TXD1 };\nstatic unsigned int rmii_txd1_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_ETH_SMII,\n\t\t\t\t\t\t    S900_MUX_SPI2,\n\t\t\t\t\t\t    S900_MUX_UART6,\n\t\t\t\t\t\t    S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_PWM1 };\n \nstatic unsigned int rmii_txen_mfp_pads[]\t= { ETH_TXEN };\nstatic unsigned int rmii_txen_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI3,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_PWM2,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n\nstatic unsigned int rmii_rxer_mfp_pads[]\t= { ETH_RXER };\nstatic unsigned int rmii_rxer_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI3,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_PWM3,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int rmii_crs_dv_mfp_pads[]\t= { ETH_CRS_DV };\nstatic unsigned int rmii_crs_dv_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_ETH_SMII,\n\t\t\t\t\t\t    S900_MUX_SPI2,\n\t\t\t\t\t\t    S900_MUX_UART4 };\n \nstatic unsigned int rmii_rxd1_mfp_pads[]\t= { ETH_RXD1 };\nstatic unsigned int rmii_rxd1_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI3,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_UART5,\n\t\t\t\t\t\t    S900_MUX_PWM0,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\nstatic unsigned int rmii_rxd0_mfp_pads[]\t= { ETH_RXD0 };\nstatic unsigned int rmii_rxd0_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI3,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_UART5,\n\t\t\t\t\t\t    S900_MUX_PWM1,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int rmii_ref_clk_mfp_pads[]\t= { ETH_REF_CLK };\nstatic unsigned int rmii_ref_clk_mfp_funcs[]\t= { S900_MUX_ETH_RMII,\n\t\t\t\t\t\t    S900_MUX_UART4,\n\t\t\t\t\t\t    S900_MUX_SPI2,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\n \nstatic unsigned int i2s_d0_mfp_pads[]\t\t= { I2S_D0 };\nstatic unsigned int i2s_d0_mfp_funcs[]\t\t= { S900_MUX_I2S0,\n\t\t\t\t\t\t    S900_MUX_PCM0 };\nstatic unsigned int i2s_d1_mfp_pads[]\t\t= { I2S_D1 };\nstatic unsigned int i2s_d1_mfp_funcs[]\t\t= { S900_MUX_I2S1,\n\t\t\t\t\t\t    S900_MUX_PCM0 };\n\n \nstatic unsigned int i2s_lr_m_clk0_mfp_pads[]\t= { I2S_LRCLK0,\n\t\t\t\t\t\t    I2S_MCLK0 };\nstatic unsigned int i2s_lr_m_clk0_mfp_funcs[]\t= { S900_MUX_I2S0,\n\t\t\t\t\t\t    S900_MUX_PCM0,\n\t\t\t\t\t\t    S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\n \nstatic unsigned int i2s_bclk0_mfp_pads[]\t= { I2S_BCLK0 };\nstatic unsigned int i2s_bclk0_mfp_funcs[]\t= { S900_MUX_I2S0,\n\t\t\t\t\t\t    S900_MUX_PCM0 };\nstatic unsigned int i2s_bclk1_mclk1_mfp_pads[]\t= { I2S_BCLK1,\n\t\t\t\t\t\t    I2S_LRCLK1,\n\t\t\t\t\t\t    I2S_MCLK1 };\nstatic unsigned int i2s_bclk1_mclk1_mfp_funcs[] = { S900_MUX_I2S1,\n\t\t\t\t\t\t    S900_MUX_PCM0 };\n \nstatic unsigned int pcm1_in_out_mfp_pads[]\t= { PCM1_IN,\n\t\t\t\t\t\t    PCM1_OUT };\nstatic unsigned int pcm1_in_out_mfp_funcs[]\t= { S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_SPI1,\n\t\t\t\t\t\t    S900_MUX_I2C3,\n\t\t\t\t\t\t    S900_MUX_UART4 };\nstatic unsigned int pcm1_clk_mfp_pads[]\t\t= { PCM1_CLK };\nstatic unsigned int pcm1_clk_mfp_funcs[]\t= { S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_SPI1,\n\t\t\t\t\t\t    S900_MUX_PWM4,\n\t\t\t\t\t\t    S900_MUX_UART4 };\nstatic unsigned int pcm1_sync_mfp_pads[]\t= { PCM1_SYNC };\nstatic unsigned int pcm1_sync_mfp_funcs[]\t= { S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_SPI1,\n\t\t\t\t\t\t    S900_MUX_PWM5,\n\t\t\t\t\t\t    S900_MUX_UART4 };\n \nstatic unsigned int eram_a5_mfp_pads[]\t\t= { ERAM_A5 };\nstatic unsigned int eram_a5_mfp_funcs[]\t\t= { S900_MUX_UART4,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM0,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\nstatic unsigned int eram_a6_mfp_pads[]\t\t= { ERAM_A6 };\nstatic unsigned int eram_a6_mfp_funcs[]\t\t= { S900_MUX_UART4,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM1,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0,\n};\nstatic unsigned int eram_a7_mfp_pads[]\t\t= { ERAM_A7 };\nstatic unsigned int eram_a7_mfp_funcs[]\t\t= { S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int eram_a8_mfp_pads[]\t\t= { ERAM_A8 };\nstatic unsigned int eram_a8_mfp_funcs[]\t\t= { S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM1,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\nstatic unsigned int eram_a9_mfp_pads[]\t\t= { ERAM_A9 };\nstatic unsigned int eram_a9_mfp_funcs[]\t\t= { S900_MUX_USB20,\n\t\t\t\t\t\t    S900_MUX_UART5,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM2,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\nstatic unsigned int eram_a10_mfp_pads[]\t\t= { ERAM_A10 };\nstatic unsigned int eram_a10_mfp_funcs[]\t= { S900_MUX_USB30,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM3,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\n \nstatic unsigned int eram_a11_mfp_pads[]\t\t= { ERAM_A11 };\nstatic unsigned int eram_a11_mfp_funcs[]\t= { S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_PWM2,\n\t\t\t\t\t\t    S900_MUX_UART5,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_RESERVED };\n \nstatic unsigned int lvds_oep_odn_mfp_pads[]\t= { LVDS_OEP,\n\t\t\t\t\t\t    LVDS_OEN,\n\t\t\t\t\t\t    LVDS_ODP,\n\t\t\t\t\t\t    LVDS_ODN };\nstatic unsigned int lvds_oep_odn_mfp_funcs[]\t= { S900_MUX_LVDS,\n\t\t\t\t\t\t    S900_MUX_UART2 };\nstatic unsigned int lvds_ocp_obn_mfp_pads[]\t= { LVDS_OCP,\n\t\t\t\t\t\t    LVDS_OCN,\n\t\t\t\t\t\t    LVDS_OBP,\n\t\t\t\t\t\t    LVDS_OBN };\nstatic unsigned int lvds_ocp_obn_mfp_funcs[]\t= { S900_MUX_LVDS,\n\t\t\t\t\t\t    S900_MUX_PCM1 };\nstatic unsigned int lvds_oap_oan_mfp_pads[]\t= { LVDS_OAP,\n\t\t\t\t\t\t    LVDS_OAN };\nstatic unsigned int lvds_oap_oan_mfp_funcs[]\t= { S900_MUX_LVDS,\n\t\t\t\t\t\t    S900_MUX_ERAM };\n \nstatic unsigned int lvds_e_mfp_pads[]\t\t= { LVDS_EEP,\n\t\t\t\t\t\t    LVDS_EEN,\n\t\t\t\t\t\t    LVDS_EDP,\n\t\t\t\t\t\t    LVDS_EDN,\n\t\t\t\t\t\t    LVDS_ECP,\n\t\t\t\t\t\t    LVDS_ECN,\n\t\t\t\t\t\t    LVDS_EBP,\n\t\t\t\t\t\t    LVDS_EBN,\n\t\t\t\t\t\t    LVDS_EAP,\n\t\t\t\t\t\t    LVDS_EAN };\nstatic unsigned int lvds_e_mfp_funcs[]\t\t= { S900_MUX_LVDS,\n\t\t\t\t\t\t    S900_MUX_ERAM };\n \nstatic unsigned int spi0_sclk_mosi_mfp_pads[]\t= { SPI0_SCLK,\n\t\t\t\t\t\t    SPI0_MOSI };\nstatic unsigned int spi0_sclk_mosi_mfp_funcs[]\t= { S900_MUX_SPI0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_I2C3,\n\t\t\t\t\t\t    S900_MUX_PCM0 };\n \nstatic unsigned int spi0_ss_mfp_pads[]\t\t= { SPI0_SS };\nstatic unsigned int spi0_ss_mfp_funcs[]\t\t= { S900_MUX_SPI0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_I2S1,\n\t\t\t\t\t\t    S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_PCM0,\n\t\t\t\t\t\t    S900_MUX_PWM4 };\nstatic unsigned int spi0_miso_mfp_pads[]\t= { SPI0_MISO };\nstatic unsigned int spi0_miso_mfp_funcs[]\t= { S900_MUX_SPI0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_I2S1,\n\t\t\t\t\t\t    S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_PCM0,\n\t\t\t\t\t\t    S900_MUX_PWM5 };\n \nstatic unsigned int uart2_rtsb_mfp_pads[]\t= { UART2_RTSB };\nstatic unsigned int uart2_rtsb_mfp_funcs[]\t= { S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_UART0 };\n \nstatic unsigned int uart2_ctsb_mfp_pads[]\t= { UART2_CTSB };\nstatic unsigned int uart2_ctsb_mfp_funcs[]\t= { S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_UART0 };\n \nstatic unsigned int uart3_rtsb_mfp_pads[]\t= { UART3_RTSB };\nstatic unsigned int uart3_rtsb_mfp_funcs[]\t= { S900_MUX_UART3,\n\t\t\t\t\t\t    S900_MUX_UART5 };\n \nstatic unsigned int uart3_ctsb_mfp_pads[]\t= { UART3_CTSB };\nstatic unsigned int uart3_ctsb_mfp_funcs[]\t= { S900_MUX_UART3,\n\t\t\t\t\t\t    S900_MUX_UART5 };\n \nstatic unsigned int sd0_d0_mfp_pads[]\t\t= { SD0_D0 };\nstatic unsigned int sd0_d0_mfp_funcs[]\t\t= { S900_MUX_SD0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_UART5,\n\t\t\t\t\t\t    S900_MUX_GPU };\n \nstatic unsigned int sd0_d1_mfp_pads[]\t\t= { SD0_D1 };\nstatic unsigned int sd0_d1_mfp_funcs[]\t\t= { S900_MUX_SD0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_GPU,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_UART5 };\n \nstatic unsigned int sd0_d2_d3_mfp_pads[]\t= { SD0_D2,\n\t\t\t\t\t\t    SD0_D3 };\nstatic unsigned int sd0_d2_d3_mfp_funcs[]\t= { S900_MUX_SD0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_RESERVED,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_UART1,\n\t\t\t\t\t\t    S900_MUX_GPU };\n \nstatic unsigned int sd1_d0_d3_mfp_pads[]\t= { SD1_D0, SD1_D1,\n\t\t\t\t\t\t    SD1_D2, SD1_D3 };\nstatic unsigned int sd1_d0_d3_mfp_funcs[]\t= { S900_MUX_SD1,\n\t\t\t\t\t\t    S900_MUX_ERAM };\n \nstatic unsigned int sd0_cmd_mfp_pads[]\t\t= { SD0_CMD };\nstatic unsigned int sd0_cmd_mfp_funcs[]\t\t= { S900_MUX_SD0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_GPU,\n\t\t\t\t\t\t    S900_MUX_JTAG };\n \nstatic unsigned int sd0_clk_mfp_pads[]\t\t= { SD0_CLK };\nstatic unsigned int sd0_clk_mfp_funcs[]\t\t= { S900_MUX_SD0,\n\t\t\t\t\t\t    S900_MUX_ERAM,\n\t\t\t\t\t\t    S900_MUX_JTAG,\n\t\t\t\t\t\t    S900_MUX_GPU };\n \nstatic unsigned int sd1_cmd_clk_mfp_pads[]\t= { SD1_CMD, SD1_CLK };\nstatic unsigned int sd1_cmd_clk_mfp_funcs[]\t= { S900_MUX_SD1,\n\t\t\t\t\t\t    S900_MUX_ERAM };\n \nstatic unsigned int uart0_rx_mfp_pads[]\t\t= { UART0_RX };\nstatic unsigned int uart0_rx_mfp_funcs[]\t= { S900_MUX_UART0,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI1,\n\t\t\t\t\t\t    S900_MUX_I2C5,\n\t\t\t\t\t\t    S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_I2S1 };\n \nstatic unsigned int nand0_d0_ceb3_mfp_pads[]\t= { NAND0_D0, NAND0_D1,\n\t\t\t\t\t\t    NAND0_D2, NAND0_D3,\n\t\t\t\t\t\t    NAND0_D4, NAND0_D5,\n\t\t\t\t\t\t    NAND0_D6, NAND0_D7,\n\t\t\t\t\t\t    NAND0_DQSN, NAND0_CEB3 };\nstatic unsigned int nand0_d0_ceb3_mfp_funcs[]\t= { S900_MUX_NAND0,\n\t\t\t\t\t\t    S900_MUX_SD2 };\n \nstatic unsigned int uart0_tx_mfp_pads[]\t\t= { UART0_TX };\nstatic unsigned int uart0_tx_mfp_funcs[]\t= { S900_MUX_UART0,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_SPI1,\n\t\t\t\t\t\t    S900_MUX_I2C5,\n\t\t\t\t\t\t    S900_MUX_SPDIF,\n\t\t\t\t\t\t    S900_MUX_PCM1,\n\t\t\t\t\t\t    S900_MUX_I2S1 };\n \nstatic unsigned int i2c0_mfp_pads[]\t\t= { I2C0_SCLK, I2C0_SDATA };\nstatic unsigned int i2c0_mfp_funcs[]\t\t= { S900_MUX_I2C0,\n\t\t\t\t\t\t    S900_MUX_UART2,\n\t\t\t\t\t\t    S900_MUX_I2C1,\n\t\t\t\t\t\t    S900_MUX_UART1,\n\t\t\t\t\t\t    S900_MUX_SPI1 };\n \nstatic unsigned int csi0_cn_cp_mfp_pads[]\t= { CSI0_CN, CSI0_CP };\nstatic unsigned int csi0_cn_cp_mfp_funcs[]\t= { S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int csi0_dn0_dp3_mfp_pads[]\t= { CSI0_DN0, CSI0_DP0,\n\t\t\t\t\t\t    CSI0_DN1, CSI0_DP1,\n\t\t\t\t\t\t    CSI0_CN, CSI0_CP,\n\t\t\t\t\t\t    CSI0_DP2, CSI0_DN2,\n\t\t\t\t\t\t    CSI0_DN3, CSI0_DP3 };\nstatic unsigned int csi0_dn0_dp3_mfp_funcs[]\t= { S900_MUX_MIPI_CSI0,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int csi1_dn0_cp_mfp_pads[]\t= { CSI1_DN0, CSI1_DP0,\n\t\t\t\t\t\t    CSI1_DN1, CSI1_DP1,\n\t\t\t\t\t\t    CSI1_CN, CSI1_CP };\nstatic unsigned int csi1_dn0_cp_mfp_funcs[]\t= { S900_MUX_MIPI_CSI1,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int dsi_dp3_dn1_mfp_pads[]\t= { DSI_DP3, DSI_DN2,\n\t\t\t\t\t\t    DSI_DP1, DSI_DN1 };\nstatic unsigned int dsi_dp3_dn1_mfp_funcs[]\t= { S900_MUX_MIPI_DSI,\n\t\t\t\t\t\t    S900_MUX_UART2 };\nstatic unsigned int dsi_cp_dn0_mfp_pads[]\t= { DSI_CP, DSI_CN,\n\t\t\t\t\t\t    DSI_DP0, DSI_DN0 };\nstatic unsigned int dsi_cp_dn0_mfp_funcs[]\t= { S900_MUX_MIPI_DSI,\n\t\t\t\t\t\t    S900_MUX_PCM1 };\nstatic unsigned int dsi_dp2_dn2_mfp_pads[]\t= { DSI_DP2, DSI_DN2 };\nstatic unsigned int dsi_dp2_dn2_mfp_funcs[]\t= { S900_MUX_MIPI_DSI,\n\t\t\t\t\t\t    S900_MUX_UART4 };\n \nstatic unsigned int nand1_d0_ceb1_mfp_pads[]\t= { NAND1_D0, NAND1_D1,\n\t\t\t\t\t\t    NAND1_D2, NAND1_D3,\n\t\t\t\t\t\t    NAND1_D4, NAND1_D5,\n\t\t\t\t\t\t    NAND1_D6, NAND1_D7,\n\t\t\t\t\t\t    NAND1_DQSN, NAND1_CEB1 };\nstatic unsigned int nand1_d0_ceb1_mfp_funcs[]\t= { S900_MUX_NAND1,\n\t\t\t\t\t\t    S900_MUX_SD3 };\n \nstatic unsigned int nand1_ceb3_mfp_pads[]\t= { NAND1_CEB3 };\nstatic unsigned int nand1_ceb3_mfp_funcs[]\t= { S900_MUX_NAND1,\n\t\t\t\t\t\t    S900_MUX_PWM0 };\nstatic unsigned int nand1_ceb0_mfp_pads[]\t= { NAND1_CEB0 };\nstatic unsigned int nand1_ceb0_mfp_funcs[]\t= { S900_MUX_NAND1,\n\t\t\t\t\t\t    S900_MUX_PWM1 };\n \nstatic unsigned int csi1_dn0_dp0_mfp_pads[]\t= { CSI1_DN0, CSI1_DP0 };\nstatic unsigned int csi1_dn0_dp0_mfp_funcs[]\t= { S900_MUX_SENS0,\n\t\t\t\t\t\t    S900_MUX_SENS0 };\n \nstatic unsigned int uart4_rx_tx_mfp_pads[]\t= { UART4_RX, UART4_TX };\nstatic unsigned int uart4_rx_tx_mfp_funcs[]\t= { S900_MUX_UART4,\n\t\t\t\t\t\t    S900_MUX_I2C4 };\n \n \nstatic unsigned int sgpio3_drv_pads[]\t\t= { SGPIO3 };\nstatic unsigned int sgpio2_drv_pads[]\t\t= { SGPIO2 };\nstatic unsigned int sgpio1_drv_pads[]\t\t= { SGPIO1 };\nstatic unsigned int sgpio0_drv_pads[]\t\t= { SGPIO0 };\nstatic unsigned int rmii_tx_d0_d1_drv_pads[]\t= { ETH_TXD0, ETH_TXD1 };\nstatic unsigned int rmii_txen_rxer_drv_pads[]\t= { ETH_TXEN, ETH_RXER };\nstatic unsigned int rmii_crs_dv_drv_pads[]\t= { ETH_CRS_DV };\nstatic unsigned int rmii_rx_d1_d0_drv_pads[]\t= { ETH_RXD1, ETH_RXD0 };\nstatic unsigned int rmii_ref_clk_drv_pads[]\t= { ETH_REF_CLK };\nstatic unsigned int rmii_mdc_mdio_drv_pads[]\t= { ETH_MDC, ETH_MDIO };\nstatic unsigned int sirq_0_1_drv_pads[]\t\t= { SIRQ0, SIRQ1 };\nstatic unsigned int sirq2_drv_pads[]\t\t= { SIRQ2 };\nstatic unsigned int i2s_d0_d1_drv_pads[]\t= { I2S_D0, I2S_D1 };\nstatic unsigned int i2s_lr_m_clk0_drv_pads[]\t= { I2S_LRCLK0, I2S_MCLK0 };\nstatic unsigned int i2s_blk1_mclk1_drv_pads[]\t= { I2S_BCLK0, I2S_BCLK1,\n\t\t\t\t\t\t    I2S_LRCLK1, I2S_MCLK1 };\nstatic unsigned int pcm1_in_out_drv_pads[]\t= { PCM1_IN, PCM1_CLK,\n\t\t\t\t\t\t    PCM1_SYNC, PCM1_OUT };\n \nstatic unsigned int lvds_oap_oan_drv_pads[]\t= { LVDS_OAP, LVDS_OAN };\nstatic unsigned int lvds_oep_odn_drv_pads[]\t= { LVDS_OEP, LVDS_OEN,\n\t\t\t\t\t\t    LVDS_ODP, LVDS_ODN };\nstatic unsigned int lvds_ocp_obn_drv_pads[]\t= { LVDS_OCP, LVDS_OCN,\n\t\t\t\t\t\t    LVDS_OBP, LVDS_OBN };\nstatic unsigned int lvds_e_drv_pads[]\t\t= { LVDS_EEP, LVDS_EEN,\n\t\t\t\t\t\t    LVDS_EDP, LVDS_EDN,\n\t\t\t\t\t\t    LVDS_ECP, LVDS_ECN,\n\t\t\t\t\t\t    LVDS_EBP, LVDS_EBN };\nstatic unsigned int sd0_d3_d0_drv_pads[]\t= { SD0_D3, SD0_D2,\n\t\t\t\t\t\t    SD0_D1, SD0_D0 };\nstatic unsigned int sd1_d3_d0_drv_pads[]\t= { SD1_D3, SD1_D2,\n\t\t\t\t\t\t    SD1_D1, SD1_D0 };\nstatic unsigned int sd0_sd1_cmd_clk_drv_pads[]\t= { SD0_CLK, SD0_CMD,\n\t\t\t\t\t\t    SD1_CLK, SD1_CMD };\nstatic unsigned int spi0_sclk_mosi_drv_pads[]\t= { SPI0_SCLK, SPI0_MOSI };\nstatic unsigned int spi0_ss_miso_drv_pads[]\t= { SPI0_SS, SPI0_MISO };\nstatic unsigned int uart0_rx_tx_drv_pads[]\t= { UART0_RX, UART0_TX };\nstatic unsigned int uart4_rx_tx_drv_pads[]\t= { UART4_RX, UART4_TX };\nstatic unsigned int uart2_drv_pads[]\t\t= { UART2_RX, UART2_TX,\n\t\t\t\t\t\t    UART2_RTSB, UART2_CTSB };\nstatic unsigned int uart3_drv_pads[]\t\t= { UART3_RX, UART3_TX,\n\t\t\t\t\t\t    UART3_RTSB, UART3_CTSB };\n \nstatic unsigned int i2c0_drv_pads[]\t\t= { I2C0_SCLK, I2C0_SDATA };\nstatic unsigned int i2c1_drv_pads[]\t\t= { I2C1_SCLK, I2C1_SDATA };\nstatic unsigned int i2c2_drv_pads[]\t\t= { I2C2_SCLK, I2C2_SDATA };\nstatic unsigned int sensor0_drv_pads[]\t\t= { SENSOR0_PCLK,\n\t\t\t\t\t\t    SENSOR0_CKOUT };\n \n \nstatic unsigned int sgpio3_sr_pads[]\t\t= { SGPIO3 };\nstatic unsigned int sgpio2_sr_pads[]\t\t= { SGPIO2 };\nstatic unsigned int sgpio1_sr_pads[]\t\t= { SGPIO1 };\nstatic unsigned int sgpio0_sr_pads[]\t\t= { SGPIO0 };\nstatic unsigned int rmii_tx_d0_d1_sr_pads[]\t= { ETH_TXD0, ETH_TXD1 };\nstatic unsigned int rmii_txen_rxer_sr_pads[]\t= { ETH_TXEN, ETH_RXER };\nstatic unsigned int rmii_crs_dv_sr_pads[]\t= { ETH_CRS_DV };\nstatic unsigned int rmii_rx_d1_d0_sr_pads[]\t= { ETH_RXD1, ETH_RXD0 };\nstatic unsigned int rmii_ref_clk_sr_pads[]\t= { ETH_REF_CLK };\nstatic unsigned int rmii_mdc_mdio_sr_pads[]\t= { ETH_MDC, ETH_MDIO };\nstatic unsigned int sirq_0_1_sr_pads[]\t\t= { SIRQ0, SIRQ1 };\nstatic unsigned int sirq2_sr_pads[]\t\t= { SIRQ2 };\nstatic unsigned int i2s_do_d1_sr_pads[]\t\t= { I2S_D0, I2S_D1 };\nstatic unsigned int i2s_lr_m_clk0_sr_pads[]\t= { I2S_LRCLK0, I2S_MCLK0 };\nstatic unsigned int i2s_bclk0_mclk1_sr_pads[]\t= { I2S_BCLK0, I2S_BCLK1,\n\t\t\t\t\t\t    I2S_LRCLK1, I2S_MCLK1 };\nstatic unsigned int pcm1_in_out_sr_pads[]\t= { PCM1_IN, PCM1_CLK,\n\t\t\t\t\t\t    PCM1_SYNC, PCM1_OUT };\n \nstatic unsigned int sd1_d3_d0_sr_pads[]\t\t= { SD1_D3, SD1_D2,\n\t\t\t\t\t\t    SD1_D1, SD1_D0 };\nstatic unsigned int sd0_sd1_clk_cmd_sr_pads[]\t= { SD0_CLK, SD0_CMD,\n\t\t\t\t\t\t    SD1_CLK, SD1_CMD };\nstatic unsigned int spi0_sclk_mosi_sr_pads[]\t= { SPI0_SCLK, SPI0_MOSI };\nstatic unsigned int spi0_ss_miso_sr_pads[]\t= { SPI0_SS, SPI0_MISO };\nstatic unsigned int uart0_rx_tx_sr_pads[]\t= { UART0_RX, UART0_TX };\nstatic unsigned int uart4_rx_tx_sr_pads[]\t= { UART4_RX, UART4_TX };\nstatic unsigned int uart2_sr_pads[]\t\t= { UART2_RX, UART2_TX,\n\t\t\t\t\t\t    UART2_RTSB, UART2_CTSB };\nstatic unsigned int uart3_sr_pads[]\t\t= { UART3_RX, UART3_TX,\n\t\t\t\t\t\t    UART3_RTSB, UART3_CTSB };\n \nstatic unsigned int i2c0_sr_pads[]\t\t= { I2C0_SCLK, I2C0_SDATA };\nstatic unsigned int i2c1_sr_pads[]\t\t= { I2C1_SCLK, I2C1_SDATA };\nstatic unsigned int i2c2_sr_pads[]\t\t= { I2C2_SCLK, I2C2_SDATA };\nstatic unsigned int sensor0_sr_pads[]\t\t= { SENSOR0_PCLK,\n\t\t\t\t\t\t    SENSOR0_CKOUT };\n\n\n \nstatic const struct owl_pingroup s900_groups[] = {\n\tMUX_PG(lvds_oxx_uart4_mfp, 0, 22, 1),\n\tMUX_PG(rmii_mdc_mfp, 0, 20, 2),\n\tMUX_PG(rmii_mdio_mfp, 0, 20, 2),\n\tMUX_PG(sirq0_mfp, 0, 19, 1),\n\tMUX_PG(sirq1_mfp, 0, 19, 1),\n\tMUX_PG(rmii_txd0_mfp, 0, 16, 3),\n\tMUX_PG(rmii_txd1_mfp, 0, 16, 3),\n\tMUX_PG(rmii_txen_mfp, 0, 13, 3),\n\tMUX_PG(rmii_rxer_mfp, 0, 13, 3),\n\tMUX_PG(rmii_crs_dv_mfp, 0, 11, 2),\n\tMUX_PG(rmii_rxd1_mfp, 0, 8, 3),\n\tMUX_PG(rmii_rxd0_mfp, 0, 8, 3),\n\tMUX_PG(rmii_ref_clk_mfp, 0, 6, 2),\n\tMUX_PG(i2s_d0_mfp, 0, 5, 1),\n\tMUX_PG(i2s_d1_mfp, 0, 5, 1),\n\tMUX_PG(i2s_lr_m_clk0_mfp, 0, 3, 2),\n\tMUX_PG(i2s_bclk0_mfp, 0, 2, 1),\n\tMUX_PG(i2s_bclk1_mclk1_mfp, 0, 2, 1),\n\tMUX_PG(pcm1_in_out_mfp, 0, 0, 2),\n\tMUX_PG(pcm1_clk_mfp, 0, 0, 2),\n\tMUX_PG(pcm1_sync_mfp, 0, 0, 2),\n\tMUX_PG(eram_a5_mfp, 1, 29, 3),\n\tMUX_PG(eram_a6_mfp, 1, 29, 3),\n\tMUX_PG(eram_a7_mfp, 1, 29, 3),\n\tMUX_PG(eram_a8_mfp, 1, 26, 3),\n\tMUX_PG(eram_a9_mfp, 1, 26, 3),\n\tMUX_PG(eram_a10_mfp, 1, 26, 3),\n\tMUX_PG(eram_a11_mfp, 1, 23, 3),\n\tMUX_PG(lvds_oep_odn_mfp, 1, 22, 1),\n\tMUX_PG(lvds_ocp_obn_mfp, 1, 22, 1),\n\tMUX_PG(lvds_oap_oan_mfp, 1, 22, 1),\n\tMUX_PG(lvds_e_mfp, 1, 21, 1),\n\tMUX_PG(spi0_sclk_mosi_mfp, 1, 4, 2),\n\tMUX_PG(spi0_ss_mfp, 1, 1, 3),\n\tMUX_PG(spi0_miso_mfp, 1, 1, 3),\n\tMUX_PG(uart2_rtsb_mfp, 2, 23, 1),\n\tMUX_PG(uart2_ctsb_mfp, 2, 22, 1),\n\tMUX_PG(uart3_rtsb_mfp, 2, 21, 1),\n\tMUX_PG(uart3_ctsb_mfp, 2, 20, 1),\n\tMUX_PG(sd0_d0_mfp, 2, 17, 3),\n\tMUX_PG(sd0_d1_mfp, 2, 14, 3),\n\tMUX_PG(sd0_d2_d3_mfp, 2, 11, 3),\n\tMUX_PG(sd1_d0_d3_mfp, 2, 9, 2),\n\tMUX_PG(sd0_cmd_mfp, 2, 7, 2),\n\tMUX_PG(sd0_clk_mfp, 2, 5, 2),\n\tMUX_PG(sd1_cmd_clk_mfp, 2, 3, 2),\n\tMUX_PG(uart0_rx_mfp, 2, 0, 3),\n\tMUX_PG(nand0_d0_ceb3_mfp, 3, 27, 1),\n\tMUX_PG(uart0_tx_mfp, 3, 19, 3),\n\tMUX_PG(i2c0_mfp, 3, 16, 3),\n\tMUX_PG(csi0_cn_cp_mfp, 3, 15, 1),\n\tMUX_PG(csi0_dn0_dp3_mfp, 3, 14, 1),\n\tMUX_PG(csi1_dn0_cp_mfp, 3, 13, 1),\n\tMUX_PG(dsi_dp3_dn1_mfp, 3, 12, 1),\n\tMUX_PG(dsi_cp_dn0_mfp, 3, 12, 1),\n\tMUX_PG(dsi_dp2_dn2_mfp, 3, 12, 1),\n\tMUX_PG(nand1_d0_ceb1_mfp, 3, 11, 1),\n\tMUX_PG(nand1_ceb3_mfp, 3, 10, 1),\n\tMUX_PG(nand1_ceb0_mfp, 3, 10, 1),\n\tMUX_PG(csi1_dn0_dp0_mfp, 3, 9, 1),\n\tMUX_PG(uart4_rx_tx_mfp, 3, 8, 1),\n\n\tDRV_PG(sgpio3_drv, 0, 30, 2),\n\tDRV_PG(sgpio2_drv, 0, 28, 2),\n\tDRV_PG(sgpio1_drv, 0, 26, 2),\n\tDRV_PG(sgpio0_drv, 0, 24, 2),\n\tDRV_PG(rmii_tx_d0_d1_drv, 0, 22, 2),\n\tDRV_PG(rmii_txen_rxer_drv, 0, 20, 2),\n\tDRV_PG(rmii_crs_dv_drv, 0, 18, 2),\n\tDRV_PG(rmii_rx_d1_d0_drv, 0, 16, 2),\n\tDRV_PG(rmii_ref_clk_drv, 0, 14, 2),\n\tDRV_PG(rmii_mdc_mdio_drv, 0, 12, 2),\n\tDRV_PG(sirq_0_1_drv, 0, 10, 2),\n\tDRV_PG(sirq2_drv, 0, 8, 2),\n\tDRV_PG(i2s_d0_d1_drv, 0, 6, 2),\n\tDRV_PG(i2s_lr_m_clk0_drv, 0, 4, 2),\n\tDRV_PG(i2s_blk1_mclk1_drv, 0, 2, 2),\n\tDRV_PG(pcm1_in_out_drv, 0, 0, 2),\n\tDRV_PG(lvds_oap_oan_drv, 1, 28, 2),\n\tDRV_PG(lvds_oep_odn_drv, 1, 26, 2),\n\tDRV_PG(lvds_ocp_obn_drv, 1, 24, 2),\n\tDRV_PG(lvds_e_drv, 1, 22, 2),\n\tDRV_PG(sd0_d3_d0_drv, 1, 20, 2),\n\tDRV_PG(sd1_d3_d0_drv, 1, 18, 2),\n\tDRV_PG(sd0_sd1_cmd_clk_drv, 1, 16, 2),\n\tDRV_PG(spi0_sclk_mosi_drv, 1, 14, 2),\n\tDRV_PG(spi0_ss_miso_drv, 1, 12, 2),\n\tDRV_PG(uart0_rx_tx_drv, 1, 10, 2),\n\tDRV_PG(uart4_rx_tx_drv, 1, 8, 2),\n\tDRV_PG(uart2_drv, 1, 6, 2),\n\tDRV_PG(uart3_drv, 1, 4, 2),\n\tDRV_PG(i2c0_drv, 2, 30, 2),\n\tDRV_PG(i2c1_drv, 2, 28, 2),\n\tDRV_PG(i2c2_drv, 2, 26, 2),\n\tDRV_PG(sensor0_drv, 2, 20, 2),\n\n\tSR_PG(sgpio3_sr, 0, 15, 1),\n\tSR_PG(sgpio2_sr, 0, 14, 1),\n\tSR_PG(sgpio1_sr, 0, 13, 1),\n\tSR_PG(sgpio0_sr, 0, 12, 1),\n\tSR_PG(rmii_tx_d0_d1_sr, 0, 11, 1),\n\tSR_PG(rmii_txen_rxer_sr, 0, 10, 1),\n\tSR_PG(rmii_crs_dv_sr, 0, 9, 1),\n\tSR_PG(rmii_rx_d1_d0_sr, 0, 8, 1),\n\tSR_PG(rmii_ref_clk_sr, 0, 7, 1),\n\tSR_PG(rmii_mdc_mdio_sr, 0, 6, 1),\n\tSR_PG(sirq_0_1_sr, 0, 5, 1),\n\tSR_PG(sirq2_sr, 0, 4, 1),\n\tSR_PG(i2s_do_d1_sr, 0, 3, 1),\n\tSR_PG(i2s_lr_m_clk0_sr, 0, 2, 1),\n\tSR_PG(i2s_bclk0_mclk1_sr, 0, 1, 1),\n\tSR_PG(pcm1_in_out_sr, 0, 0, 1),\n\tSR_PG(sd1_d3_d0_sr, 1, 25, 1),\n\tSR_PG(sd0_sd1_clk_cmd_sr, 1, 24, 1),\n\tSR_PG(spi0_sclk_mosi_sr, 1, 23, 1),\n\tSR_PG(spi0_ss_miso_sr, 1, 22, 1),\n\tSR_PG(uart0_rx_tx_sr, 1, 21, 1),\n\tSR_PG(uart4_rx_tx_sr, 1, 20, 1),\n\tSR_PG(uart2_sr, 1, 19, 1),\n\tSR_PG(uart3_sr, 1, 18, 1),\n\tSR_PG(i2c0_sr, 2, 31, 1),\n\tSR_PG(i2c1_sr, 2, 30, 1),\n\tSR_PG(i2c2_sr, 2, 29, 1),\n\tSR_PG(sensor0_sr, 2, 25, 1)\n};\n\nstatic const char * const eram_groups[] = {\n\t\"lvds_oxx_uart4_mfp\",\n\t\"eram_a5_mfp\",\n\t\"eram_a6_mfp\",\n\t\"eram_a7_mfp\",\n\t\"eram_a8_mfp\",\n\t\"eram_a9_mfp\",\n\t\"eram_a10_mfp\",\n\t\"eram_a11_mfp\",\n\t\"lvds_oap_oan_mfp\",\n\t\"lvds_e_mfp\",\n\t\"spi0_sclk_mosi_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd1_d0_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n\t\"sd1_cmd_clk_mfp\",\n};\n\nstatic const char * const eth_rmii_groups[] = {\n\t\"rmii_mdc_mfp\",\n\t\"rmii_mdio_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxer_mfp\",\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"rmii_ref_clk_mfp\",\n\t\"eth_smi_dummy\",\n};\n\nstatic const char * const eth_smii_groups[] = {\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_crs_dv_mfp\",\n\t\"eth_smi_dummy\",\n};\n\nstatic const char * const spi0_groups[] = {\n\t\"spi0_sclk_mosi_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n\t\"spi0_sclk_mosi_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n};\n\nstatic const char * const spi1_groups[] = {\n\t\"pcm1_in_out_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const spi2_groups[] = {\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_ref_clk_mfp\",\n};\n\nstatic const char * const spi3_groups[] = {\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxer_mfp\",\n};\n\nstatic const char * const sens0_groups[] = {\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxer_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"eram_a5_mfp\",\n\t\"eram_a6_mfp\",\n\t\"eram_a7_mfp\",\n\t\"eram_a8_mfp\",\n\t\"eram_a9_mfp\",\n\t\"csi0_cn_cp_mfp\",\n\t\"csi0_dn0_dp3_mfp\",\n\t\"csi1_dn0_cp_mfp\",\n\t\"csi1_dn0_dp0_mfp\",\n};\n\nstatic const char * const uart0_groups[] = {\n\t\"uart2_rtsb_mfp\",\n\t\"uart2_ctsb_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n};\n\nstatic const char * const uart1_groups[] = {\n\t\"sd0_d2_d3_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const uart2_groups[] = {\n\t\"rmii_mdc_mfp\",\n\t\"rmii_mdio_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxer_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"lvds_oep_odn_mfp\",\n\t\"uart2_rtsb_mfp\",\n\t\"uart2_ctsb_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp_pads\",\n\t\"i2c0_mfp_pads\",\n\t\"dsi_dp3_dn1_mfp\",\n\t\"uart2_dummy\"\n};\n\nstatic const char * const uart3_groups[] = {\n\t\"uart3_rtsb_mfp\",\n\t\"uart3_ctsb_mfp\",\n\t\"uart3_dummy\"\n};\n\nstatic const char * const uart4_groups[] = {\n\t\"lvds_oxx_uart4_mfp\",\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_ref_clk_mfp\",\n\t\"pcm1_in_out_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"eram_a5_mfp\",\n\t\"eram_a6_mfp\",\n\t\"dsi_dp2_dn2_mfp\",\n\t\"uart4_rx_tx_mfp_pads\",\n\t\"uart4_dummy\"\n};\n\nstatic const char * const uart5_groups[] = {\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"eram_a9_mfp\",\n\t\"eram_a11_mfp\",\n\t\"uart3_rtsb_mfp\",\n\t\"uart3_ctsb_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n};\n\nstatic const char * const uart6_groups[] = {\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n};\n\nstatic const char * const i2s0_groups[] = {\n\t\"i2s_d0_mfp\",\n\t\"i2s_lr_m_clk0_mfp\",\n\t\"i2s_bclk0_mfp\",\n\t\"i2s0_dummy\",\n};\n\nstatic const char * const i2s1_groups[] = {\n\t\"i2s_d1_mfp\",\n\t\"i2s_bclk1_mclk1_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"i2s1_dummy\",\n};\n\nstatic const char * const pcm0_groups[] = {\n\t\"i2s_d0_mfp\",\n\t\"i2s_d1_mfp\",\n\t\"i2s_lr_m_clk0_mfp\",\n\t\"i2s_bclk0_mfp\",\n\t\"i2s_bclk1_mclk1_mfp\",\n\t\"spi0_sclk_mosi_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n};\n\nstatic const char * const pcm1_groups[] = {\n\t\"i2s_lr_m_clk0_mfp\",\n\t\"pcm1_in_out_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"lvds_oep_odn_mfp\",\n\t\"spi0_ss_mfp\",\n\t\"spi0_miso_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"dsi_cp_dn0_mfp\",\n\t\"pcm1_dummy\",\n};\n\nstatic const char * const jtag_groups[] = {\n\t\"eram_a5_mfp\",\n\t\"eram_a6_mfp\",\n\t\"eram_a7_mfp\",\n\t\"eram_a8_mfp\",\n\t\"eram_a10_mfp\",\n\t\"eram_a10_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"sirq0_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"eram_a5_mfp\",\n\t\"nand1_ceb3_mfp\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"sirq1_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"eram_a6_mfp\",\n\t\"eram_a8_mfp\",\n\t\"nand1_ceb0_mfp\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"rmii_mdc_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"eram_a9_mfp\",\n\t\"eram_a11_mfp\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"rmii_mdio_mfp\",\n\t\"rmii_rxer_mfp\",\n\t\"eram_a10_mfp\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pcm1_clk_mfp\",\n\t\"spi0_ss_mfp\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pcm1_sync_mfp\",\n\t\"spi0_miso_mfp\",\n};\n\nstatic const char * const sd0_groups[] = {\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n};\n\nstatic const char * const sd1_groups[] = {\n\t\"sd1_d0_d3_mfp\",\n\t\"sd1_cmd_clk_mfp\",\n\t\"sd1_dummy\",\n};\n\nstatic const char * const sd2_groups[] = {\n\t\"nand0_d0_ceb3_mfp\",\n};\n\nstatic const char * const sd3_groups[] = {\n\t\"nand1_d0_ceb1_mfp\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c0_mfp\",\n\t\"i2c1_dummy\"\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_dummy\"\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"pcm1_in_out_mfp\",\n\t\"spi0_sclk_mosi_mfp\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"uart4_rx_tx_mfp\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n};\n\n\nstatic const char * const lvds_groups[] = {\n\t\"lvds_oep_odn_mfp\",\n\t\"lvds_ocp_obn_mfp\",\n\t\"lvds_oap_oan_mfp\",\n\t\"lvds_e_mfp\",\n};\n\nstatic const char * const usb20_groups[] = {\n\t\"eram_a9_mfp\",\n};\n\nstatic const char * const usb30_groups[] = {\n\t\"eram_a10_mfp\",\n};\n\nstatic const char * const gpu_groups[] = {\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n};\n\nstatic const char * const mipi_csi0_groups[] = {\n\t\"csi0_dn0_dp3_mfp\",\n};\n\nstatic const char * const mipi_csi1_groups[] = {\n\t\"csi1_dn0_cp_mfp\",\n};\n\nstatic const char * const mipi_dsi_groups[] = {\n\t\"dsi_dp3_dn1_mfp\",\n\t\"dsi_cp_dn0_mfp\",\n\t\"dsi_dp2_dn2_mfp\",\n\t\"mipi_dsi_dummy\",\n};\n\nstatic const char * const nand0_groups[] = {\n\t\"nand0_d0_ceb3_mfp\",\n\t\"nand0_dummy\",\n};\n\nstatic const char * const nand1_groups[] = {\n\t\"nand1_d0_ceb1_mfp\",\n\t\"nand1_ceb3_mfp\",\n\t\"nand1_ceb0_mfp\",\n\t\"nand1_dummy\",\n};\n\nstatic const char * const spdif_groups[] = {\n\t\"uart0_tx_mfp\",\n};\n\nstatic const char * const sirq0_groups[] = {\n\t\"sirq0_mfp\",\n\t\"sirq0_dummy\",\n};\n\nstatic const char * const sirq1_groups[] = {\n\t\"sirq1_mfp\",\n\t\"sirq1_dummy\",\n};\n\nstatic const char * const sirq2_groups[] = {\n\t\"sirq2_dummy\",\n};\n\nstatic const struct owl_pinmux_func s900_functions[] = {\n\t[S900_MUX_ERAM] = FUNCTION(eram),\n\t[S900_MUX_ETH_RMII] = FUNCTION(eth_rmii),\n\t[S900_MUX_ETH_SMII] = FUNCTION(eth_smii),\n\t[S900_MUX_SPI0] = FUNCTION(spi0),\n\t[S900_MUX_SPI1] = FUNCTION(spi1),\n\t[S900_MUX_SPI2] = FUNCTION(spi2),\n\t[S900_MUX_SPI3] = FUNCTION(spi3),\n\t[S900_MUX_SENS0] = FUNCTION(sens0),\n\t[S900_MUX_UART0] = FUNCTION(uart0),\n\t[S900_MUX_UART1] = FUNCTION(uart1),\n\t[S900_MUX_UART2] = FUNCTION(uart2),\n\t[S900_MUX_UART3] = FUNCTION(uart3),\n\t[S900_MUX_UART4] = FUNCTION(uart4),\n\t[S900_MUX_UART5] = FUNCTION(uart5),\n\t[S900_MUX_UART6] = FUNCTION(uart6),\n\t[S900_MUX_I2S0] = FUNCTION(i2s0),\n\t[S900_MUX_I2S1] = FUNCTION(i2s1),\n\t[S900_MUX_PCM0] = FUNCTION(pcm0),\n\t[S900_MUX_PCM1] = FUNCTION(pcm1),\n\t[S900_MUX_JTAG] = FUNCTION(jtag),\n\t[S900_MUX_PWM0] = FUNCTION(pwm0),\n\t[S900_MUX_PWM1] = FUNCTION(pwm1),\n\t[S900_MUX_PWM2] = FUNCTION(pwm2),\n\t[S900_MUX_PWM3] = FUNCTION(pwm3),\n\t[S900_MUX_PWM4] = FUNCTION(pwm4),\n\t[S900_MUX_PWM5] = FUNCTION(pwm5),\n\t[S900_MUX_SD0] = FUNCTION(sd0),\n\t[S900_MUX_SD1] = FUNCTION(sd1),\n\t[S900_MUX_SD2] = FUNCTION(sd2),\n\t[S900_MUX_SD3] = FUNCTION(sd3),\n\t[S900_MUX_I2C0] = FUNCTION(i2c0),\n\t[S900_MUX_I2C1] = FUNCTION(i2c1),\n\t[S900_MUX_I2C2] = FUNCTION(i2c2),\n\t[S900_MUX_I2C3] = FUNCTION(i2c3),\n\t[S900_MUX_I2C4] = FUNCTION(i2c4),\n\t[S900_MUX_I2C5] = FUNCTION(i2c5),\n\t[S900_MUX_LVDS] = FUNCTION(lvds),\n\t[S900_MUX_USB30] = FUNCTION(usb30),\n\t[S900_MUX_USB20] = FUNCTION(usb20),\n\t[S900_MUX_GPU] = FUNCTION(gpu),\n\t[S900_MUX_MIPI_CSI0] = FUNCTION(mipi_csi0),\n\t[S900_MUX_MIPI_CSI1] = FUNCTION(mipi_csi1),\n\t[S900_MUX_MIPI_DSI] = FUNCTION(mipi_dsi),\n\t[S900_MUX_NAND0] = FUNCTION(nand0),\n\t[S900_MUX_NAND1] = FUNCTION(nand1),\n\t[S900_MUX_SPDIF] = FUNCTION(spdif),\n\t[S900_MUX_SIRQ0] = FUNCTION(sirq0),\n\t[S900_MUX_SIRQ1] = FUNCTION(sirq1),\n\t[S900_MUX_SIRQ2] = FUNCTION(sirq2)\n};\n\n \nstatic PAD_PULLCTL_CONF(ETH_RXER, 0, 18, 2);\nstatic PAD_PULLCTL_CONF(SIRQ0, 0, 16, 2);\nstatic PAD_PULLCTL_CONF(SIRQ1, 0, 14, 2);\nstatic PAD_PULLCTL_CONF(SIRQ2, 0, 12, 2);\nstatic PAD_PULLCTL_CONF(I2C0_SDATA, 0, 10, 2);\nstatic PAD_PULLCTL_CONF(I2C0_SCLK, 0, 8, 2);\nstatic PAD_PULLCTL_CONF(ERAM_A5, 0, 6, 2);\nstatic PAD_PULLCTL_CONF(ERAM_A6, 0, 4, 2);\nstatic PAD_PULLCTL_CONF(ERAM_A7, 0, 2, 2);\nstatic PAD_PULLCTL_CONF(ERAM_A10, 0, 0, 2);\n\n \nstatic PAD_PULLCTL_CONF(PCM1_IN, 1, 30, 2);\nstatic PAD_PULLCTL_CONF(PCM1_OUT, 1, 28, 2);\nstatic PAD_PULLCTL_CONF(SD0_D0, 1, 26, 2);\nstatic PAD_PULLCTL_CONF(SD0_D1, 1, 24, 2);\nstatic PAD_PULLCTL_CONF(SD0_D2, 1, 22, 2);\nstatic PAD_PULLCTL_CONF(SD0_D3, 1, 20, 2);\nstatic PAD_PULLCTL_CONF(SD0_CMD, 1, 18, 2);\nstatic PAD_PULLCTL_CONF(SD0_CLK, 1, 16, 2);\nstatic PAD_PULLCTL_CONF(SD1_CMD, 1, 14, 2);\nstatic PAD_PULLCTL_CONF(SD1_D0, 1, 12, 2);\nstatic PAD_PULLCTL_CONF(SD1_D1, 1, 10, 2);\nstatic PAD_PULLCTL_CONF(SD1_D2, 1, 8, 2);\nstatic PAD_PULLCTL_CONF(SD1_D3, 1, 6, 2);\nstatic PAD_PULLCTL_CONF(UART0_RX, 1, 4, 2);\nstatic PAD_PULLCTL_CONF(UART0_TX, 1, 2, 2);\n\n \nstatic PAD_PULLCTL_CONF(I2C2_SDATA, 2, 26, 2);\nstatic PAD_PULLCTL_CONF(I2C2_SCLK, 2, 24, 2);\nstatic PAD_PULLCTL_CONF(SPI0_SCLK, 2, 22, 2);\nstatic PAD_PULLCTL_CONF(SPI0_MOSI, 2, 20, 2);\nstatic PAD_PULLCTL_CONF(I2C1_SDATA, 2, 18, 2);\nstatic PAD_PULLCTL_CONF(I2C1_SCLK, 2, 16, 2);\nstatic PAD_PULLCTL_CONF(NAND0_D0, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D1, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D2, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D3, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D4, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D5, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D6, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_D7, 2, 15, 1);\nstatic PAD_PULLCTL_CONF(NAND0_DQSN, 2, 14, 1);\nstatic PAD_PULLCTL_CONF(NAND0_DQS, 2, 13, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D0, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D1, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D2, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D3, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D4, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D5, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D6, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_D7, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(NAND1_DQSN, 2, 11, 1);\nstatic PAD_PULLCTL_CONF(NAND1_DQS, 2, 10, 1);\nstatic PAD_PULLCTL_CONF(SGPIO2, 2, 8, 2);\nstatic PAD_PULLCTL_CONF(SGPIO3, 2, 6, 2);\nstatic PAD_PULLCTL_CONF(UART4_RX, 2, 4, 2);\nstatic PAD_PULLCTL_CONF(UART4_TX, 2, 2, 2);\n\n \nstatic PAD_ST_CONF(I2C0_SDATA, 0, 30, 1);\nstatic PAD_ST_CONF(UART0_RX, 0, 29, 1);\nstatic PAD_ST_CONF(ETH_MDC, 0, 28, 1);\nstatic PAD_ST_CONF(I2S_MCLK1, 0, 23, 1);\nstatic PAD_ST_CONF(ETH_REF_CLK, 0, 22, 1);\nstatic PAD_ST_CONF(ETH_TXEN, 0, 21, 1);\nstatic PAD_ST_CONF(ETH_TXD0, 0, 20, 1);\nstatic PAD_ST_CONF(I2S_LRCLK1, 0, 19, 1);\nstatic PAD_ST_CONF(SGPIO2, 0, 18, 1);\nstatic PAD_ST_CONF(SGPIO3, 0, 17, 1);\nstatic PAD_ST_CONF(UART4_TX, 0, 16, 1);\nstatic PAD_ST_CONF(I2S_D1, 0, 15, 1);\nstatic PAD_ST_CONF(UART0_TX, 0, 14, 1);\nstatic PAD_ST_CONF(SPI0_SCLK, 0, 13, 1);\nstatic PAD_ST_CONF(SD0_CLK, 0, 12, 1);\nstatic PAD_ST_CONF(ERAM_A5, 0, 11, 1);\nstatic PAD_ST_CONF(I2C0_SCLK, 0, 7, 1);\nstatic PAD_ST_CONF(ERAM_A9, 0, 6, 1);\nstatic PAD_ST_CONF(LVDS_OEP, 0, 5, 1);\nstatic PAD_ST_CONF(LVDS_ODN, 0, 4, 1);\nstatic PAD_ST_CONF(LVDS_OAP, 0, 3, 1);\nstatic PAD_ST_CONF(I2S_BCLK1, 0, 2, 1);\n\n \nstatic PAD_ST_CONF(I2S_LRCLK0, 1, 29, 1);\nstatic PAD_ST_CONF(UART4_RX, 1, 28, 1);\nstatic PAD_ST_CONF(UART3_CTSB, 1, 27, 1);\nstatic PAD_ST_CONF(UART3_RTSB, 1, 26, 1);\nstatic PAD_ST_CONF(UART3_RX, 1, 25, 1);\nstatic PAD_ST_CONF(UART2_RTSB, 1, 24, 1);\nstatic PAD_ST_CONF(UART2_CTSB, 1, 23, 1);\nstatic PAD_ST_CONF(UART2_RX, 1, 22, 1);\nstatic PAD_ST_CONF(ETH_RXD0, 1, 21, 1);\nstatic PAD_ST_CONF(ETH_RXD1, 1, 20, 1);\nstatic PAD_ST_CONF(ETH_CRS_DV, 1, 19, 1);\nstatic PAD_ST_CONF(ETH_RXER, 1, 18, 1);\nstatic PAD_ST_CONF(ETH_TXD1, 1, 17, 1);\nstatic PAD_ST_CONF(LVDS_OCP, 1, 16, 1);\nstatic PAD_ST_CONF(LVDS_OBP, 1, 15, 1);\nstatic PAD_ST_CONF(LVDS_OBN, 1, 14, 1);\nstatic PAD_ST_CONF(PCM1_OUT, 1, 12, 1);\nstatic PAD_ST_CONF(PCM1_CLK, 1, 11, 1);\nstatic PAD_ST_CONF(PCM1_IN, 1, 10, 1);\nstatic PAD_ST_CONF(PCM1_SYNC, 1, 9, 1);\nstatic PAD_ST_CONF(I2C1_SCLK, 1, 8, 1);\nstatic PAD_ST_CONF(I2C1_SDATA, 1, 7, 1);\nstatic PAD_ST_CONF(I2C2_SCLK, 1, 6, 1);\nstatic PAD_ST_CONF(I2C2_SDATA, 1, 5, 1);\nstatic PAD_ST_CONF(SPI0_MOSI, 1, 4, 1);\nstatic PAD_ST_CONF(SPI0_MISO, 1, 3, 1);\nstatic PAD_ST_CONF(SPI0_SS, 1, 2, 1);\nstatic PAD_ST_CONF(I2S_BCLK0, 1, 1, 1);\nstatic PAD_ST_CONF(I2S_MCLK0, 1, 0, 1);\n\n \nstatic const struct owl_padinfo s900_padinfo[NUM_PADS] = {\n\t[ETH_TXD0] = PAD_INFO_ST(ETH_TXD0),\n\t[ETH_TXD1] = PAD_INFO_ST(ETH_TXD1),\n\t[ETH_TXEN] = PAD_INFO_ST(ETH_TXEN),\n\t[ETH_RXER] = PAD_INFO_PULLCTL_ST(ETH_RXER),\n\t[ETH_CRS_DV] = PAD_INFO_ST(ETH_CRS_DV),\n\t[ETH_RXD1] = PAD_INFO_ST(ETH_RXD1),\n\t[ETH_RXD0] = PAD_INFO_ST(ETH_RXD0),\n\t[ETH_REF_CLK] = PAD_INFO_ST(ETH_REF_CLK),\n\t[ETH_MDC] = PAD_INFO_ST(ETH_MDC),\n\t[ETH_MDIO] = PAD_INFO(ETH_MDIO),\n\t[SIRQ0] = PAD_INFO_PULLCTL(SIRQ0),\n\t[SIRQ1] = PAD_INFO_PULLCTL(SIRQ1),\n\t[SIRQ2] = PAD_INFO_PULLCTL(SIRQ2),\n\t[I2S_D0] = PAD_INFO(I2S_D0),\n\t[I2S_BCLK0] = PAD_INFO_ST(I2S_BCLK0),\n\t[I2S_LRCLK0] = PAD_INFO_ST(I2S_LRCLK0),\n\t[I2S_MCLK0] = PAD_INFO_ST(I2S_MCLK0),\n\t[I2S_D1] = PAD_INFO_ST(I2S_D1),\n\t[I2S_BCLK1] = PAD_INFO_ST(I2S_BCLK1),\n\t[I2S_LRCLK1] = PAD_INFO_ST(I2S_LRCLK1),\n\t[I2S_MCLK1] = PAD_INFO_ST(I2S_MCLK1),\n\t[PCM1_IN] = PAD_INFO_PULLCTL_ST(PCM1_IN),\n\t[PCM1_CLK] = PAD_INFO_ST(PCM1_CLK),\n\t[PCM1_SYNC] = PAD_INFO_ST(PCM1_SYNC),\n\t[PCM1_OUT] = PAD_INFO_PULLCTL_ST(PCM1_OUT),\n\t[ERAM_A5] = PAD_INFO_PULLCTL_ST(ERAM_A5),\n\t[ERAM_A6] = PAD_INFO_PULLCTL(ERAM_A6),\n\t[ERAM_A7] = PAD_INFO_PULLCTL(ERAM_A7),\n\t[ERAM_A8] = PAD_INFO(ERAM_A8),\n\t[ERAM_A9] = PAD_INFO_ST(ERAM_A9),\n\t[ERAM_A10] = PAD_INFO_PULLCTL(ERAM_A10),\n\t[ERAM_A11] = PAD_INFO(ERAM_A11),\n\t[LVDS_OEP] = PAD_INFO_ST(LVDS_OEP),\n\t[LVDS_OEN] = PAD_INFO(LVDS_OEN),\n\t[LVDS_ODP] = PAD_INFO(LVDS_ODP),\n\t[LVDS_ODN] = PAD_INFO_ST(LVDS_ODN),\n\t[LVDS_OCP] = PAD_INFO_ST(LVDS_OCP),\n\t[LVDS_OCN] = PAD_INFO(LVDS_OCN),\n\t[LVDS_OBP] = PAD_INFO_ST(LVDS_OBP),\n\t[LVDS_OBN] = PAD_INFO_ST(LVDS_OBN),\n\t[LVDS_OAP] = PAD_INFO_ST(LVDS_OAP),\n\t[LVDS_OAN] = PAD_INFO(LVDS_OAN),\n\t[LVDS_EEP] = PAD_INFO(LVDS_EEP),\n\t[LVDS_EEN] = PAD_INFO(LVDS_EEN),\n\t[LVDS_EDP] = PAD_INFO(LVDS_EDP),\n\t[LVDS_EDN] = PAD_INFO(LVDS_EDN),\n\t[LVDS_ECP] = PAD_INFO(LVDS_ECP),\n\t[LVDS_ECN] = PAD_INFO(LVDS_ECN),\n\t[LVDS_EBP] = PAD_INFO(LVDS_EBP),\n\t[LVDS_EBN] = PAD_INFO(LVDS_EBN),\n\t[LVDS_EAP] = PAD_INFO(LVDS_EAP),\n\t[LVDS_EAN] = PAD_INFO(LVDS_EAN),\n\t[SD0_D0] = PAD_INFO_PULLCTL(SD0_D0),\n\t[SD0_D1] = PAD_INFO_PULLCTL(SD0_D1),\n\t[SD0_D2] = PAD_INFO_PULLCTL(SD0_D2),\n\t[SD0_D3] = PAD_INFO_PULLCTL(SD0_D3),\n\t[SD1_D0] = PAD_INFO_PULLCTL(SD1_D0),\n\t[SD1_D1] = PAD_INFO_PULLCTL(SD1_D1),\n\t[SD1_D2] = PAD_INFO_PULLCTL(SD1_D2),\n\t[SD1_D3] = PAD_INFO_PULLCTL(SD1_D3),\n\t[SD0_CMD] = PAD_INFO_PULLCTL(SD0_CMD),\n\t[SD0_CLK] = PAD_INFO_PULLCTL_ST(SD0_CLK),\n\t[SD1_CMD] = PAD_INFO_PULLCTL(SD1_CMD),\n\t[SD1_CLK] = PAD_INFO(SD1_CLK),\n\t[SPI0_SCLK] = PAD_INFO_PULLCTL_ST(SPI0_SCLK),\n\t[SPI0_SS] = PAD_INFO_ST(SPI0_SS),\n\t[SPI0_MISO] = PAD_INFO_ST(SPI0_MISO),\n\t[SPI0_MOSI] = PAD_INFO_PULLCTL_ST(SPI0_MOSI),\n\t[UART0_RX] = PAD_INFO_PULLCTL_ST(UART0_RX),\n\t[UART0_TX] = PAD_INFO_PULLCTL_ST(UART0_TX),\n\t[UART2_RX] = PAD_INFO_ST(UART2_RX),\n\t[UART2_TX] = PAD_INFO(UART2_TX),\n\t[UART2_RTSB] = PAD_INFO_ST(UART2_RTSB),\n\t[UART2_CTSB] = PAD_INFO_ST(UART2_CTSB),\n\t[UART3_RX] = PAD_INFO_ST(UART3_RX),\n\t[UART3_TX] = PAD_INFO(UART3_TX),\n\t[UART3_RTSB] = PAD_INFO_ST(UART3_RTSB),\n\t[UART3_CTSB] = PAD_INFO_ST(UART3_CTSB),\n\t[UART4_RX] = PAD_INFO_PULLCTL_ST(UART4_RX),\n\t[UART4_TX] = PAD_INFO_PULLCTL_ST(UART4_TX),\n\t[I2C0_SCLK] = PAD_INFO_PULLCTL_ST(I2C0_SCLK),\n\t[I2C0_SDATA] = PAD_INFO_PULLCTL_ST(I2C0_SDATA),\n\t[I2C1_SCLK] = PAD_INFO_PULLCTL_ST(I2C1_SCLK),\n\t[I2C1_SDATA] = PAD_INFO_PULLCTL_ST(I2C1_SDATA),\n\t[I2C2_SCLK] = PAD_INFO_PULLCTL_ST(I2C2_SCLK),\n\t[I2C2_SDATA] = PAD_INFO_PULLCTL_ST(I2C2_SDATA),\n\t[CSI0_DN0] = PAD_INFO(CSI0_DN0),\n\t[CSI0_DP0] = PAD_INFO(CSI0_DP0),\n\t[CSI0_DN1] = PAD_INFO(CSI0_DN1),\n\t[CSI0_DP1] = PAD_INFO(CSI0_DP1),\n\t[CSI0_CN] = PAD_INFO(CSI0_CN),\n\t[CSI0_CP] = PAD_INFO(CSI0_CP),\n\t[CSI0_DN2] = PAD_INFO(CSI0_DN2),\n\t[CSI0_DP2] = PAD_INFO(CSI0_DP2),\n\t[CSI0_DN3] = PAD_INFO(CSI0_DN3),\n\t[CSI0_DP3] = PAD_INFO(CSI0_DP3),\n\t[DSI_DP3] = PAD_INFO(DSI_DP3),\n\t[DSI_DN3] = PAD_INFO(DSI_DN3),\n\t[DSI_DP1] = PAD_INFO(DSI_DP1),\n\t[DSI_DN1] = PAD_INFO(DSI_DN1),\n\t[DSI_CP] = PAD_INFO(DSI_CP),\n\t[DSI_CN] = PAD_INFO(DSI_CN),\n\t[DSI_DP0] = PAD_INFO(DSI_DP0),\n\t[DSI_DN0] = PAD_INFO(DSI_DN0),\n\t[DSI_DP2] = PAD_INFO(DSI_DP2),\n\t[DSI_DN2] = PAD_INFO(DSI_DN2),\n\t[SENSOR0_PCLK] = PAD_INFO(SENSOR0_PCLK),\n\t[CSI1_DN0] = PAD_INFO(CSI1_DN0),\n\t[CSI1_DP0] = PAD_INFO(CSI1_DP0),\n\t[CSI1_DN1] = PAD_INFO(CSI1_DN1),\n\t[CSI1_DP1] = PAD_INFO(CSI1_DP1),\n\t[CSI1_CN] = PAD_INFO(CSI1_CN),\n\t[CSI1_CP] = PAD_INFO(CSI1_CP),\n\t[SENSOR0_CKOUT] = PAD_INFO(SENSOR0_CKOUT),\n\t[NAND0_D0] = PAD_INFO_PULLCTL(NAND0_D0),\n\t[NAND0_D1] = PAD_INFO_PULLCTL(NAND0_D1),\n\t[NAND0_D2] = PAD_INFO_PULLCTL(NAND0_D2),\n\t[NAND0_D3] = PAD_INFO_PULLCTL(NAND0_D3),\n\t[NAND0_D4] = PAD_INFO_PULLCTL(NAND0_D4),\n\t[NAND0_D5] = PAD_INFO_PULLCTL(NAND0_D5),\n\t[NAND0_D6] = PAD_INFO_PULLCTL(NAND0_D6),\n\t[NAND0_D7] = PAD_INFO_PULLCTL(NAND0_D7),\n\t[NAND0_DQS] = PAD_INFO_PULLCTL(NAND0_DQS),\n\t[NAND0_DQSN] = PAD_INFO_PULLCTL(NAND0_DQSN),\n\t[NAND0_ALE] = PAD_INFO(NAND0_ALE),\n\t[NAND0_CLE] = PAD_INFO(NAND0_CLE),\n\t[NAND0_CEB0] = PAD_INFO(NAND0_CEB0),\n\t[NAND0_CEB1] = PAD_INFO(NAND0_CEB1),\n\t[NAND0_CEB2] = PAD_INFO(NAND0_CEB2),\n\t[NAND0_CEB3] = PAD_INFO(NAND0_CEB3),\n\t[NAND1_D0] = PAD_INFO_PULLCTL(NAND1_D0),\n\t[NAND1_D1] = PAD_INFO_PULLCTL(NAND1_D1),\n\t[NAND1_D2] = PAD_INFO_PULLCTL(NAND1_D2),\n\t[NAND1_D3] = PAD_INFO_PULLCTL(NAND1_D3),\n\t[NAND1_D4] = PAD_INFO_PULLCTL(NAND1_D4),\n\t[NAND1_D5] = PAD_INFO_PULLCTL(NAND1_D5),\n\t[NAND1_D6] = PAD_INFO_PULLCTL(NAND1_D6),\n\t[NAND1_D7] = PAD_INFO_PULLCTL(NAND1_D7),\n\t[NAND1_DQS] = PAD_INFO_PULLCTL(NAND1_DQS),\n\t[NAND1_DQSN] = PAD_INFO_PULLCTL(NAND1_DQSN),\n\t[NAND1_ALE] = PAD_INFO(NAND1_ALE),\n\t[NAND1_CLE] = PAD_INFO(NAND1_CLE),\n\t[NAND1_CEB0] = PAD_INFO(NAND1_CEB0),\n\t[NAND1_CEB1] = PAD_INFO(NAND1_CEB1),\n\t[NAND1_CEB2] = PAD_INFO(NAND1_CEB2),\n\t[NAND1_CEB3] = PAD_INFO(NAND1_CEB3),\n\t[SGPIO0] = PAD_INFO(SGPIO0),\n\t[SGPIO1] = PAD_INFO(SGPIO1),\n\t[SGPIO2] = PAD_INFO_PULLCTL_ST(SGPIO2),\n\t[SGPIO3] = PAD_INFO_PULLCTL_ST(SGPIO3)\n};\n\nstatic const struct owl_gpio_port s900_gpio_ports[] = {\n\tOWL_GPIO_PORT(A, 0x0000, 32, 0x0, 0x4, 0x8, 0x204, 0x208, 0x20C, 0x240, 0),\n\tOWL_GPIO_PORT(B, 0x000C, 32, 0x0, 0x4, 0x8, 0x534, 0x204, 0x208, 0x23C, 0),\n\tOWL_GPIO_PORT(C, 0x0018, 12, 0x0, 0x4, 0x8, 0x52C, 0x200, 0x204, 0x238, 0),\n\tOWL_GPIO_PORT(D, 0x0024, 30, 0x0, 0x4, 0x8, 0x524, 0x1FC, 0x200, 0x234, 0),\n\tOWL_GPIO_PORT(E, 0x0030, 32, 0x0, 0x4, 0x8, 0x51C, 0x1F8, 0x1FC, 0x230, 0),\n\tOWL_GPIO_PORT(F, 0x00F0, 8, 0x0, 0x4, 0x8, 0x460, 0x140, 0x144, 0x178, 0)\n};\n\nenum s900_pinconf_pull {\n\tOWL_PINCONF_PULL_HIZ,\n\tOWL_PINCONF_PULL_DOWN,\n\tOWL_PINCONF_PULL_UP,\n\tOWL_PINCONF_PULL_HOLD,\n};\n\nstatic int s900_pad_pinconf_arg2val(const struct owl_padinfo *info,\n\t\t\t\tunsigned int param,\n\t\t\t\tu32 *arg)\n{\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_BUS_HOLD:\n\t\t*arg = OWL_PINCONF_PULL_HOLD;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_HIGH_IMPEDANCE:\n\t\t*arg = OWL_PINCONF_PULL_HIZ;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t*arg = OWL_PINCONF_PULL_DOWN;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t*arg = OWL_PINCONF_PULL_UP;\n\t\tbreak;\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t*arg = (*arg >= 1 ? 1 : 0);\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\treturn 0;\n}\n\nstatic int s900_pad_pinconf_val2arg(const struct owl_padinfo *padinfo,\n\t\t\t\tunsigned int param,\n\t\t\t\tu32 *arg)\n{\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_BUS_HOLD:\n\t\t*arg = *arg == OWL_PINCONF_PULL_HOLD;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_HIGH_IMPEDANCE:\n\t\t*arg = *arg == OWL_PINCONF_PULL_HIZ;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t*arg = *arg == OWL_PINCONF_PULL_DOWN;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t*arg = *arg == OWL_PINCONF_PULL_UP;\n\t\tbreak;\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t*arg = *arg == 1;\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\treturn 0;\n}\n\nstatic struct owl_pinctrl_soc_data s900_pinctrl_data = {\n\t.padinfo = s900_padinfo,\n\t.pins = (const struct pinctrl_pin_desc *)s900_pads,\n\t.npins = ARRAY_SIZE(s900_pads),\n\t.functions = s900_functions,\n\t.nfunctions = ARRAY_SIZE(s900_functions),\n\t.groups = s900_groups,\n\t.ngroups = ARRAY_SIZE(s900_groups),\n\t.ngpios = NUM_GPIOS,\n\t.ports = s900_gpio_ports,\n\t.nports = ARRAY_SIZE(s900_gpio_ports),\n\t.padctl_arg2val = s900_pad_pinconf_arg2val,\n\t.padctl_val2arg = s900_pad_pinconf_val2arg,\n};\n\nstatic int s900_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn owl_pinctrl_probe(pdev, &s900_pinctrl_data);\n}\n\nstatic const struct of_device_id s900_pinctrl_of_match[] = {\n\t{ .compatible = \"actions,s900-pinctrl\", },\n\t{ }\n};\n\nstatic struct platform_driver s900_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"pinctrl-s900\",\n\t\t.of_match_table = of_match_ptr(s900_pinctrl_of_match),\n\t},\n\t.probe = s900_pinctrl_probe,\n};\n\nstatic int __init s900_pinctrl_init(void)\n{\n\treturn platform_driver_register(&s900_pinctrl_driver);\n}\narch_initcall(s900_pinctrl_init);\n\nstatic void __exit s900_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&s900_pinctrl_driver);\n}\nmodule_exit(s900_pinctrl_exit);\n\nMODULE_AUTHOR(\"Actions Semi Inc.\");\nMODULE_AUTHOR(\"Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>\");\nMODULE_DESCRIPTION(\"Actions Semi S900 SoC Pinctrl Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}