// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        PermuteData_3_address0,
        PermuteData_3_ce0,
        PermuteData_3_we0,
        PermuteData_3_d0,
        PermuteData_2_address0,
        PermuteData_2_ce0,
        PermuteData_2_we0,
        PermuteData_2_d0,
        PermuteData_1_address0,
        PermuteData_1_ce0,
        PermuteData_1_we0,
        PermuteData_1_d0,
        PermuteData_address0,
        PermuteData_ce0,
        PermuteData_we0,
        PermuteData_d0,
        InputIndex_address0,
        InputIndex_ce0,
        InputIndex_q0,
        InputIndex_address1,
        InputIndex_ce1,
        InputIndex_q1,
        ReadData_address0,
        ReadData_ce0,
        ReadData_q0,
        ReadData_address1,
        ReadData_ce1,
        ReadData_q1,
        ReadData_1_address0,
        ReadData_1_ce0,
        ReadData_1_q0,
        ReadData_1_address1,
        ReadData_1_ce1,
        ReadData_1_q1,
        ReadData_2_address0,
        ReadData_2_ce0,
        ReadData_2_q0,
        ReadData_2_address1,
        ReadData_2_ce1,
        ReadData_2_q1,
        ReadData_3_address0,
        ReadData_3_ce0,
        ReadData_3_q0,
        ReadData_3_address1,
        ReadData_3_ce1,
        ReadData_3_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] PermuteData_3_address0;
output   PermuteData_3_ce0;
output   PermuteData_3_we0;
output  [31:0] PermuteData_3_d0;
output  [3:0] PermuteData_2_address0;
output   PermuteData_2_ce0;
output   PermuteData_2_we0;
output  [31:0] PermuteData_2_d0;
output  [3:0] PermuteData_1_address0;
output   PermuteData_1_ce0;
output   PermuteData_1_we0;
output  [31:0] PermuteData_1_d0;
output  [3:0] PermuteData_address0;
output   PermuteData_ce0;
output   PermuteData_we0;
output  [31:0] PermuteData_d0;
output  [5:0] InputIndex_address0;
output   InputIndex_ce0;
input  [5:0] InputIndex_q0;
output  [5:0] InputIndex_address1;
output   InputIndex_ce1;
input  [5:0] InputIndex_q1;
output  [3:0] ReadData_address0;
output   ReadData_ce0;
input  [31:0] ReadData_q0;
output  [3:0] ReadData_address1;
output   ReadData_ce1;
input  [31:0] ReadData_q1;
output  [3:0] ReadData_1_address0;
output   ReadData_1_ce0;
input  [31:0] ReadData_1_q0;
output  [3:0] ReadData_1_address1;
output   ReadData_1_ce1;
input  [31:0] ReadData_1_q1;
output  [3:0] ReadData_2_address0;
output   ReadData_2_ce0;
input  [31:0] ReadData_2_q0;
output  [3:0] ReadData_2_address1;
output   ReadData_2_ce1;
input  [31:0] ReadData_2_q1;
output  [3:0] ReadData_3_address0;
output   ReadData_3_ce0;
input  [31:0] ReadData_3_q0;
output  [3:0] ReadData_3_address1;
output   ReadData_3_ce1;
input  [31:0] ReadData_3_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_reg_3609;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_subdone;
reg   [6:0] l_reg_3595;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_1781_p3;
wire   [3:0] lshr_ln3_fu_1828_p4;
reg   [3:0] lshr_ln3_reg_3623;
wire    ap_block_pp0_stage1_11001;
wire   [1:0] trunc_ln313_fu_1837_p1;
reg   [1:0] trunc_ln313_reg_3628;
wire   [1:0] trunc_ln313_63_fu_1849_p1;
reg   [1:0] trunc_ln313_63_reg_3653;
wire   [63:0] zext_ln311_1_fu_1887_p1;
reg   [63:0] zext_ln311_1_reg_3688;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [1:0] trunc_ln313_64_fu_1916_p1;
reg   [1:0] trunc_ln313_64_reg_3694;
wire   [1:0] trunc_ln313_65_fu_1928_p1;
reg   [1:0] trunc_ln313_65_reg_3719;
wire   [2:0] tmp_424_fu_1940_p4;
reg   [2:0] tmp_424_reg_3744;
wire   [0:0] tmp_284_fu_1962_p3;
reg   [0:0] tmp_284_reg_3756;
wire   [1:0] trunc_ln313_66_fu_2010_p1;
reg   [1:0] trunc_ln313_66_reg_3768;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [1:0] trunc_ln313_67_fu_2022_p1;
reg   [1:0] trunc_ln313_67_reg_3793;
wire   [63:0] zext_ln313_100_fu_2113_p1;
reg   [63:0] zext_ln313_100_reg_3828;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln313_68_fu_2119_p1;
reg   [1:0] trunc_ln313_68_reg_3834;
wire   [1:0] trunc_ln313_69_fu_2131_p1;
reg   [1:0] trunc_ln313_69_reg_3859;
wire   [1:0] tmp_425_fu_2143_p4;
reg   [1:0] tmp_425_reg_3884;
wire   [1:0] tmp_426_fu_2165_p4;
reg   [1:0] tmp_426_reg_3901;
wire   [0:0] tmp_285_fu_2239_p3;
reg   [0:0] tmp_285_reg_3911;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [1:0] trunc_ln313_70_fu_2246_p1;
reg   [1:0] trunc_ln313_70_reg_3919;
wire   [1:0] trunc_ln313_71_fu_2258_p1;
reg   [1:0] trunc_ln313_71_reg_3944;
wire   [63:0] zext_ln313_105_fu_2358_p1;
reg   [63:0] zext_ln313_105_reg_3979;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [1:0] trunc_ln313_72_fu_2364_p1;
reg   [1:0] trunc_ln313_72_reg_3985;
wire   [1:0] trunc_ln313_73_fu_2376_p1;
reg   [1:0] trunc_ln313_73_reg_4010;
wire   [1:0] trunc_ln313_74_fu_2463_p1;
reg   [1:0] trunc_ln313_74_reg_4045;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire   [1:0] trunc_ln313_75_fu_2475_p1;
reg   [1:0] trunc_ln313_75_reg_4070;
wire   [63:0] zext_ln313_110_fu_2566_p1;
reg   [63:0] zext_ln313_110_reg_4105;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [1:0] trunc_ln313_76_fu_2572_p1;
reg   [1:0] trunc_ln313_76_reg_4111;
wire   [1:0] trunc_ln313_77_fu_2584_p1;
reg   [1:0] trunc_ln313_77_reg_4136;
wire   [0:0] tmp_286_fu_2596_p3;
reg   [0:0] tmp_286_reg_4161;
reg   [1:0] tmp_427_reg_4183;
reg   [0:0] tmp_287_reg_4200;
wire   [1:0] trunc_ln313_78_fu_2706_p1;
reg   [1:0] trunc_ln313_78_reg_4209;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire   [1:0] trunc_ln313_79_fu_2718_p1;
reg   [1:0] trunc_ln313_79_reg_4234;
wire   [63:0] zext_ln313_115_fu_2816_p1;
reg   [63:0] zext_ln313_115_reg_4269;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire   [1:0] trunc_ln313_80_fu_2822_p1;
reg   [1:0] trunc_ln313_80_reg_4275;
wire   [1:0] trunc_ln313_81_fu_2834_p1;
reg   [1:0] trunc_ln313_81_reg_4300;
wire   [1:0] trunc_ln313_82_fu_2927_p1;
reg   [1:0] trunc_ln313_82_reg_4335;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire   [1:0] trunc_ln313_83_fu_2939_p1;
reg   [1:0] trunc_ln313_83_reg_4360;
wire   [63:0] zext_ln313_120_fu_3039_p1;
reg   [63:0] zext_ln313_120_reg_4395;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire   [1:0] trunc_ln313_84_fu_3045_p1;
reg   [1:0] trunc_ln313_84_reg_4401;
wire   [1:0] trunc_ln313_85_fu_3057_p1;
reg   [1:0] trunc_ln313_85_reg_4426;
wire   [1:0] trunc_ln313_86_fu_3144_p1;
reg   [1:0] trunc_ln313_86_reg_4461;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire   [1:0] trunc_ln313_87_fu_3156_p1;
reg   [1:0] trunc_ln313_87_reg_4486;
wire   [63:0] zext_ln313_125_fu_3254_p1;
reg   [63:0] zext_ln313_125_reg_4521;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire   [1:0] trunc_ln313_88_fu_3260_p1;
reg   [1:0] trunc_ln313_88_reg_4527;
wire   [1:0] trunc_ln313_89_fu_3272_p1;
reg   [1:0] trunc_ln313_89_reg_4552;
wire   [1:0] trunc_ln313_90_fu_3359_p1;
reg   [1:0] trunc_ln313_90_reg_4587;
wire    ap_block_pp0_stage15_11001;
wire   [1:0] trunc_ln313_91_fu_3371_p1;
reg   [1:0] trunc_ln313_91_reg_4612;
wire   [63:0] zext_ln313_130_fu_3462_p1;
reg   [63:0] zext_ln313_130_reg_4647;
wire   [1:0] trunc_ln313_92_fu_3468_p1;
reg   [1:0] trunc_ln313_92_reg_4653;
wire   [1:0] trunc_ln313_93_fu_3480_p1;
reg   [1:0] trunc_ln313_93_reg_4678;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln311_fu_1789_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln313_96_fu_1812_p1;
wire   [63:0] zext_ln313_fu_1841_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln313_1_fu_1853_p1;
wire   [63:0] zext_ln313_97_fu_1869_p1;
wire   [63:0] zext_ln313_98_fu_1882_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln313_2_fu_1920_p1;
wire   [63:0] zext_ln313_3_fu_1932_p1;
wire   [63:0] zext_ln313_99_fu_1957_p1;
wire   [63:0] zext_ln313_101_fu_1981_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln313_4_fu_2014_p1;
wire   [63:0] zext_ln313_5_fu_2026_p1;
wire   [63:0] zext_ln313_102_fu_2041_p1;
wire   [63:0] zext_ln313_103_fu_2053_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln313_6_fu_2123_p1;
wire   [63:0] zext_ln313_7_fu_2135_p1;
wire   [63:0] zext_ln313_104_fu_2160_p1;
wire   [63:0] zext_ln313_106_fu_2186_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln313_8_fu_2250_p1;
wire   [63:0] zext_ln313_9_fu_2262_p1;
wire   [63:0] zext_ln313_107_fu_2281_p1;
wire   [63:0] zext_ln313_108_fu_2297_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln313_10_fu_2368_p1;
wire   [63:0] zext_ln313_11_fu_2380_p1;
wire   [63:0] zext_ln313_109_fu_2395_p1;
wire   [63:0] zext_ln313_111_fu_2410_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln313_12_fu_2467_p1;
wire   [63:0] zext_ln313_13_fu_2479_p1;
wire   [63:0] zext_ln313_112_fu_2494_p1;
wire   [63:0] zext_ln313_113_fu_2506_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln313_14_fu_2576_p1;
wire   [63:0] zext_ln313_15_fu_2588_p1;
wire   [63:0] zext_ln313_114_fu_2611_p1;
wire   [63:0] zext_ln313_116_fu_2646_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln313_16_fu_2710_p1;
wire   [63:0] zext_ln313_17_fu_2722_p1;
wire   [63:0] zext_ln313_117_fu_2740_p1;
wire   [63:0] zext_ln313_118_fu_2755_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln313_18_fu_2826_p1;
wire   [63:0] zext_ln313_19_fu_2838_p1;
wire   [63:0] zext_ln313_119_fu_2856_p1;
wire   [63:0] zext_ln313_121_fu_2874_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln313_20_fu_2931_p1;
wire   [63:0] zext_ln313_21_fu_2943_p1;
wire   [63:0] zext_ln313_122_fu_2961_p1;
wire   [63:0] zext_ln313_123_fu_2976_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln313_22_fu_3049_p1;
wire   [63:0] zext_ln313_23_fu_3061_p1;
wire   [63:0] zext_ln313_124_fu_3076_p1;
wire   [63:0] zext_ln313_126_fu_3091_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln313_24_fu_3148_p1;
wire   [63:0] zext_ln313_25_fu_3160_p1;
wire   [63:0] zext_ln313_127_fu_3178_p1;
wire   [63:0] zext_ln313_128_fu_3193_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln313_26_fu_3264_p1;
wire   [63:0] zext_ln313_27_fu_3276_p1;
wire   [63:0] zext_ln313_129_fu_3291_p1;
wire   [63:0] zext_ln313_131_fu_3306_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln313_28_fu_3363_p1;
wire   [63:0] zext_ln313_29_fu_3375_p1;
wire   [63:0] zext_ln313_132_fu_3390_p1;
wire   [63:0] zext_ln313_133_fu_3402_p1;
wire   [63:0] zext_ln313_30_fu_3472_p1;
wire   [63:0] zext_ln313_31_fu_3484_p1;
reg   [6:0] l_3_fu_148;
wire   [6:0] add_ln311_fu_1817_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_l;
reg    InputIndex_ce1_local;
reg   [5:0] InputIndex_address1_local;
reg    InputIndex_ce0_local;
reg   [5:0] InputIndex_address0_local;
reg    ReadData_ce1_local;
reg   [3:0] ReadData_address1_local;
reg    ReadData_ce0_local;
reg   [3:0] ReadData_address0_local;
reg    ReadData_1_ce1_local;
reg   [3:0] ReadData_1_address1_local;
reg    ReadData_1_ce0_local;
reg   [3:0] ReadData_1_address0_local;
reg    ReadData_2_ce1_local;
reg   [3:0] ReadData_2_address1_local;
reg    ReadData_2_ce0_local;
reg   [3:0] ReadData_2_address0_local;
reg    ReadData_3_ce1_local;
reg   [3:0] ReadData_3_address1_local;
reg    ReadData_3_ce0_local;
reg   [3:0] ReadData_3_address0_local;
reg    PermuteData_we0_local;
reg   [31:0] PermuteData_d0_local;
wire   [31:0] tmp_s_fu_1892_p11;
reg    PermuteData_ce0_local;
reg   [3:0] PermuteData_address0_local;
wire   [31:0] tmp_4_fu_2191_p11;
wire   [31:0] tmp_8_fu_2415_p11;
wire   [31:0] tmp_12_fu_2658_p11;
wire   [31:0] tmp_16_fu_2879_p11;
wire   [31:0] tmp_20_fu_3096_p11;
wire   [31:0] tmp_24_fu_3311_p11;
wire   [31:0] tmp_28_fu_3492_p11;
reg    PermuteData_1_we0_local;
reg   [31:0] PermuteData_1_d0_local;
wire   [31:0] tmp_1_fu_1986_p11;
reg    PermuteData_1_ce0_local;
reg   [3:0] PermuteData_1_address0_local;
wire   [31:0] tmp_5_fu_2215_p11;
wire   [31:0] tmp_9_fu_2439_p11;
wire   [31:0] tmp_13_fu_2682_p11;
wire   [31:0] tmp_17_fu_2903_p11;
wire   [31:0] tmp_21_fu_3120_p11;
wire   [31:0] tmp_25_fu_3335_p11;
wire   [31:0] tmp_29_fu_3516_p11;
reg    PermuteData_2_we0_local;
reg   [31:0] PermuteData_2_d0_local;
wire   [31:0] tmp_2_fu_2058_p11;
reg    PermuteData_2_ce0_local;
reg   [3:0] PermuteData_2_address0_local;
wire   [31:0] tmp_6_fu_2302_p11;
wire   [31:0] tmp_10_fu_2511_p11;
wire   [31:0] tmp_14_fu_2760_p11;
wire   [31:0] tmp_18_fu_2981_p11;
wire   [31:0] tmp_22_fu_3198_p11;
wire   [31:0] tmp_26_fu_3407_p11;
wire   [31:0] tmp_30_fu_3540_p11;
reg    PermuteData_3_we0_local;
reg   [31:0] PermuteData_3_d0_local;
wire   [31:0] tmp_3_fu_2082_p11;
reg    PermuteData_3_ce0_local;
reg   [3:0] PermuteData_3_address0_local;
wire   [31:0] tmp_7_fu_2326_p11;
wire   [31:0] tmp_11_fu_2535_p11;
wire   [31:0] tmp_15_fu_2784_p11;
wire   [31:0] tmp_19_fu_3005_p11;
wire   [31:0] tmp_23_fu_3222_p11;
wire   [31:0] tmp_27_fu_3431_p11;
wire   [31:0] tmp_31_fu_3564_p11;
wire   [4:0] tmp_423_fu_1794_p4;
wire   [5:0] or_ln4_fu_1804_p3;
wire   [3:0] grp_fu_1753_p4;
wire   [3:0] grp_fu_1763_p4;
wire   [5:0] or_ln311_1_fu_1861_p3;
wire   [5:0] or_ln311_2_fu_1874_p3;
wire   [31:0] tmp_s_fu_1892_p9;
wire   [5:0] or_ln311_3_fu_1949_p3;
wire   [5:0] or_ln311_4_fu_1969_p5;
wire   [31:0] tmp_1_fu_1986_p9;
wire   [5:0] or_ln311_5_fu_2034_p3;
wire   [5:0] or_ln311_6_fu_2046_p3;
wire   [31:0] tmp_2_fu_2058_p9;
wire   [31:0] tmp_3_fu_2082_p9;
wire   [3:0] or_ln5_fu_2106_p3;
wire   [5:0] or_ln311_7_fu_2152_p3;
wire   [5:0] or_ln311_8_fu_2174_p5;
wire   [31:0] tmp_4_fu_2191_p9;
wire   [31:0] tmp_5_fu_2215_p9;
wire   [5:0] or_ln311_9_fu_2270_p5;
wire   [5:0] or_ln311_s_fu_2286_p5;
wire   [31:0] tmp_6_fu_2302_p9;
wire   [31:0] tmp_7_fu_2326_p9;
wire   [3:0] or_ln313_1_fu_2350_p4;
wire   [5:0] or_ln311_10_fu_2388_p3;
wire   [5:0] or_ln311_11_fu_2400_p5;
wire   [31:0] tmp_8_fu_2415_p9;
wire   [31:0] tmp_9_fu_2439_p9;
wire   [5:0] or_ln311_12_fu_2487_p3;
wire   [5:0] or_ln311_13_fu_2499_p3;
wire   [31:0] tmp_10_fu_2511_p9;
wire   [31:0] tmp_11_fu_2535_p9;
wire   [3:0] or_ln313_2_fu_2559_p3;
wire   [5:0] or_ln311_14_fu_2603_p3;
wire   [2:0] tmp_428_fu_2625_p4;
wire   [5:0] or_ln311_15_fu_2634_p5;
wire   [31:0] tmp_12_fu_2658_p9;
wire   [31:0] tmp_13_fu_2682_p9;
wire   [5:0] or_ln311_16_fu_2730_p5;
wire   [5:0] or_ln311_17_fu_2745_p5;
wire   [31:0] tmp_14_fu_2760_p9;
wire   [31:0] tmp_15_fu_2784_p9;
wire   [3:0] or_ln313_3_fu_2808_p4;
wire   [5:0] or_ln311_18_fu_2846_p5;
wire   [5:0] or_ln311_19_fu_2861_p7;
wire   [31:0] tmp_16_fu_2879_p9;
wire   [31:0] tmp_17_fu_2903_p9;
wire   [5:0] or_ln311_20_fu_2951_p5;
wire   [5:0] or_ln311_21_fu_2966_p5;
wire   [31:0] tmp_18_fu_2981_p9;
wire   [31:0] tmp_19_fu_3005_p9;
wire   [3:0] or_ln313_4_fu_3029_p5;
wire   [5:0] or_ln311_22_fu_3069_p3;
wire   [5:0] or_ln311_23_fu_3081_p5;
wire   [31:0] tmp_20_fu_3096_p9;
wire   [31:0] tmp_21_fu_3120_p9;
wire   [5:0] or_ln311_24_fu_3168_p5;
wire   [5:0] or_ln311_25_fu_3183_p5;
wire   [31:0] tmp_22_fu_3198_p9;
wire   [31:0] tmp_23_fu_3222_p9;
wire   [3:0] or_ln313_5_fu_3246_p4;
wire   [5:0] or_ln311_26_fu_3284_p3;
wire   [5:0] or_ln311_27_fu_3296_p5;
wire   [31:0] tmp_24_fu_3311_p9;
wire   [31:0] tmp_25_fu_3335_p9;
wire   [5:0] or_ln311_28_fu_3383_p3;
wire   [5:0] or_ln311_29_fu_3395_p3;
wire   [31:0] tmp_26_fu_3407_p9;
wire   [31:0] tmp_27_fu_3431_p9;
wire   [3:0] or_ln313_6_fu_3455_p3;
wire   [31:0] tmp_28_fu_3492_p9;
wire   [31:0] tmp_29_fu_3516_p9;
wire   [31:0] tmp_30_fu_3540_p9;
wire   [31:0] tmp_31_fu_3564_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_s_fu_1892_p1;
wire   [1:0] tmp_s_fu_1892_p3;
wire  signed [1:0] tmp_s_fu_1892_p5;
wire  signed [1:0] tmp_s_fu_1892_p7;
wire   [1:0] tmp_1_fu_1986_p1;
wire   [1:0] tmp_1_fu_1986_p3;
wire  signed [1:0] tmp_1_fu_1986_p5;
wire  signed [1:0] tmp_1_fu_1986_p7;
wire   [1:0] tmp_2_fu_2058_p1;
wire   [1:0] tmp_2_fu_2058_p3;
wire  signed [1:0] tmp_2_fu_2058_p5;
wire  signed [1:0] tmp_2_fu_2058_p7;
wire   [1:0] tmp_3_fu_2082_p1;
wire   [1:0] tmp_3_fu_2082_p3;
wire  signed [1:0] tmp_3_fu_2082_p5;
wire  signed [1:0] tmp_3_fu_2082_p7;
wire   [1:0] tmp_4_fu_2191_p1;
wire   [1:0] tmp_4_fu_2191_p3;
wire  signed [1:0] tmp_4_fu_2191_p5;
wire  signed [1:0] tmp_4_fu_2191_p7;
wire   [1:0] tmp_5_fu_2215_p1;
wire   [1:0] tmp_5_fu_2215_p3;
wire  signed [1:0] tmp_5_fu_2215_p5;
wire  signed [1:0] tmp_5_fu_2215_p7;
wire   [1:0] tmp_6_fu_2302_p1;
wire   [1:0] tmp_6_fu_2302_p3;
wire  signed [1:0] tmp_6_fu_2302_p5;
wire  signed [1:0] tmp_6_fu_2302_p7;
wire   [1:0] tmp_7_fu_2326_p1;
wire   [1:0] tmp_7_fu_2326_p3;
wire  signed [1:0] tmp_7_fu_2326_p5;
wire  signed [1:0] tmp_7_fu_2326_p7;
wire   [1:0] tmp_8_fu_2415_p1;
wire   [1:0] tmp_8_fu_2415_p3;
wire  signed [1:0] tmp_8_fu_2415_p5;
wire  signed [1:0] tmp_8_fu_2415_p7;
wire   [1:0] tmp_9_fu_2439_p1;
wire   [1:0] tmp_9_fu_2439_p3;
wire  signed [1:0] tmp_9_fu_2439_p5;
wire  signed [1:0] tmp_9_fu_2439_p7;
wire   [1:0] tmp_10_fu_2511_p1;
wire   [1:0] tmp_10_fu_2511_p3;
wire  signed [1:0] tmp_10_fu_2511_p5;
wire  signed [1:0] tmp_10_fu_2511_p7;
wire   [1:0] tmp_11_fu_2535_p1;
wire   [1:0] tmp_11_fu_2535_p3;
wire  signed [1:0] tmp_11_fu_2535_p5;
wire  signed [1:0] tmp_11_fu_2535_p7;
wire   [1:0] tmp_12_fu_2658_p1;
wire   [1:0] tmp_12_fu_2658_p3;
wire  signed [1:0] tmp_12_fu_2658_p5;
wire  signed [1:0] tmp_12_fu_2658_p7;
wire   [1:0] tmp_13_fu_2682_p1;
wire   [1:0] tmp_13_fu_2682_p3;
wire  signed [1:0] tmp_13_fu_2682_p5;
wire  signed [1:0] tmp_13_fu_2682_p7;
wire   [1:0] tmp_14_fu_2760_p1;
wire   [1:0] tmp_14_fu_2760_p3;
wire  signed [1:0] tmp_14_fu_2760_p5;
wire  signed [1:0] tmp_14_fu_2760_p7;
wire   [1:0] tmp_15_fu_2784_p1;
wire   [1:0] tmp_15_fu_2784_p3;
wire  signed [1:0] tmp_15_fu_2784_p5;
wire  signed [1:0] tmp_15_fu_2784_p7;
wire   [1:0] tmp_16_fu_2879_p1;
wire   [1:0] tmp_16_fu_2879_p3;
wire  signed [1:0] tmp_16_fu_2879_p5;
wire  signed [1:0] tmp_16_fu_2879_p7;
wire   [1:0] tmp_17_fu_2903_p1;
wire   [1:0] tmp_17_fu_2903_p3;
wire  signed [1:0] tmp_17_fu_2903_p5;
wire  signed [1:0] tmp_17_fu_2903_p7;
wire   [1:0] tmp_18_fu_2981_p1;
wire   [1:0] tmp_18_fu_2981_p3;
wire  signed [1:0] tmp_18_fu_2981_p5;
wire  signed [1:0] tmp_18_fu_2981_p7;
wire   [1:0] tmp_19_fu_3005_p1;
wire   [1:0] tmp_19_fu_3005_p3;
wire  signed [1:0] tmp_19_fu_3005_p5;
wire  signed [1:0] tmp_19_fu_3005_p7;
wire   [1:0] tmp_20_fu_3096_p1;
wire   [1:0] tmp_20_fu_3096_p3;
wire  signed [1:0] tmp_20_fu_3096_p5;
wire  signed [1:0] tmp_20_fu_3096_p7;
wire   [1:0] tmp_21_fu_3120_p1;
wire   [1:0] tmp_21_fu_3120_p3;
wire  signed [1:0] tmp_21_fu_3120_p5;
wire  signed [1:0] tmp_21_fu_3120_p7;
wire   [1:0] tmp_22_fu_3198_p1;
wire   [1:0] tmp_22_fu_3198_p3;
wire  signed [1:0] tmp_22_fu_3198_p5;
wire  signed [1:0] tmp_22_fu_3198_p7;
wire   [1:0] tmp_23_fu_3222_p1;
wire   [1:0] tmp_23_fu_3222_p3;
wire  signed [1:0] tmp_23_fu_3222_p5;
wire  signed [1:0] tmp_23_fu_3222_p7;
wire   [1:0] tmp_24_fu_3311_p1;
wire   [1:0] tmp_24_fu_3311_p3;
wire  signed [1:0] tmp_24_fu_3311_p5;
wire  signed [1:0] tmp_24_fu_3311_p7;
wire   [1:0] tmp_25_fu_3335_p1;
wire   [1:0] tmp_25_fu_3335_p3;
wire  signed [1:0] tmp_25_fu_3335_p5;
wire  signed [1:0] tmp_25_fu_3335_p7;
wire   [1:0] tmp_26_fu_3407_p1;
wire   [1:0] tmp_26_fu_3407_p3;
wire  signed [1:0] tmp_26_fu_3407_p5;
wire  signed [1:0] tmp_26_fu_3407_p7;
wire   [1:0] tmp_27_fu_3431_p1;
wire   [1:0] tmp_27_fu_3431_p3;
wire  signed [1:0] tmp_27_fu_3431_p5;
wire  signed [1:0] tmp_27_fu_3431_p7;
wire   [1:0] tmp_28_fu_3492_p1;
wire   [1:0] tmp_28_fu_3492_p3;
wire  signed [1:0] tmp_28_fu_3492_p5;
wire  signed [1:0] tmp_28_fu_3492_p7;
wire   [1:0] tmp_29_fu_3516_p1;
wire   [1:0] tmp_29_fu_3516_p3;
wire  signed [1:0] tmp_29_fu_3516_p5;
wire  signed [1:0] tmp_29_fu_3516_p7;
wire   [1:0] tmp_30_fu_3540_p1;
wire   [1:0] tmp_30_fu_3540_p3;
wire  signed [1:0] tmp_30_fu_3540_p5;
wire  signed [1:0] tmp_30_fu_3540_p7;
wire   [1:0] tmp_31_fu_3564_p1;
wire   [1:0] tmp_31_fu_3564_p3;
wire  signed [1:0] tmp_31_fu_3564_p5;
wire  signed [1:0] tmp_31_fu_3564_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 l_3_fu_148 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1350(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_s_fu_1892_p9),
    .sel(trunc_ln313_reg_3628),
    .dout(tmp_s_fu_1892_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1351(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_1_fu_1986_p9),
    .sel(trunc_ln313_63_reg_3653),
    .dout(tmp_1_fu_1986_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1352(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_2_fu_2058_p9),
    .sel(trunc_ln313_64_reg_3694),
    .dout(tmp_2_fu_2058_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1353(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_3_fu_2082_p9),
    .sel(trunc_ln313_65_reg_3719),
    .dout(tmp_3_fu_2082_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1354(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_4_fu_2191_p9),
    .sel(trunc_ln313_66_reg_3768),
    .dout(tmp_4_fu_2191_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1355(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_5_fu_2215_p9),
    .sel(trunc_ln313_67_reg_3793),
    .dout(tmp_5_fu_2215_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1356(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_6_fu_2302_p9),
    .sel(trunc_ln313_68_reg_3834),
    .dout(tmp_6_fu_2302_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1357(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_7_fu_2326_p9),
    .sel(trunc_ln313_69_reg_3859),
    .dout(tmp_7_fu_2326_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1358(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_8_fu_2415_p9),
    .sel(trunc_ln313_70_reg_3919),
    .dout(tmp_8_fu_2415_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1359(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_9_fu_2439_p9),
    .sel(trunc_ln313_71_reg_3944),
    .dout(tmp_9_fu_2439_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1360(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_10_fu_2511_p9),
    .sel(trunc_ln313_72_reg_3985),
    .dout(tmp_10_fu_2511_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1361(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_11_fu_2535_p9),
    .sel(trunc_ln313_73_reg_4010),
    .dout(tmp_11_fu_2535_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1362(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_12_fu_2658_p9),
    .sel(trunc_ln313_74_reg_4045),
    .dout(tmp_12_fu_2658_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1363(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_13_fu_2682_p9),
    .sel(trunc_ln313_75_reg_4070),
    .dout(tmp_13_fu_2682_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1364(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_14_fu_2760_p9),
    .sel(trunc_ln313_76_reg_4111),
    .dout(tmp_14_fu_2760_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1365(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_15_fu_2784_p9),
    .sel(trunc_ln313_77_reg_4136),
    .dout(tmp_15_fu_2784_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1366(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_16_fu_2879_p9),
    .sel(trunc_ln313_78_reg_4209),
    .dout(tmp_16_fu_2879_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1367(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_17_fu_2903_p9),
    .sel(trunc_ln313_79_reg_4234),
    .dout(tmp_17_fu_2903_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1368(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_18_fu_2981_p9),
    .sel(trunc_ln313_80_reg_4275),
    .dout(tmp_18_fu_2981_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1369(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_19_fu_3005_p9),
    .sel(trunc_ln313_81_reg_4300),
    .dout(tmp_19_fu_3005_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1370(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_20_fu_3096_p9),
    .sel(trunc_ln313_82_reg_4335),
    .dout(tmp_20_fu_3096_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1371(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_21_fu_3120_p9),
    .sel(trunc_ln313_83_reg_4360),
    .dout(tmp_21_fu_3120_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1372(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_22_fu_3198_p9),
    .sel(trunc_ln313_84_reg_4401),
    .dout(tmp_22_fu_3198_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1373(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_23_fu_3222_p9),
    .sel(trunc_ln313_85_reg_4426),
    .dout(tmp_23_fu_3222_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1374(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_24_fu_3311_p9),
    .sel(trunc_ln313_86_reg_4461),
    .dout(tmp_24_fu_3311_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1375(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_25_fu_3335_p9),
    .sel(trunc_ln313_87_reg_4486),
    .dout(tmp_25_fu_3335_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1376(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_26_fu_3407_p9),
    .sel(trunc_ln313_88_reg_4527),
    .dout(tmp_26_fu_3407_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1377(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_27_fu_3431_p9),
    .sel(trunc_ln313_89_reg_4552),
    .dout(tmp_27_fu_3431_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1378(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_28_fu_3492_p9),
    .sel(trunc_ln313_90_reg_4587),
    .dout(tmp_28_fu_3492_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1379(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_29_fu_3516_p9),
    .sel(trunc_ln313_91_reg_4612),
    .dout(tmp_29_fu_3516_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1380(
    .din0(ReadData_q1),
    .din1(ReadData_1_q1),
    .din2(ReadData_2_q1),
    .din3(ReadData_3_q1),
    .def(tmp_30_fu_3540_p9),
    .sel(trunc_ln313_92_reg_4653),
    .dout(tmp_30_fu_3540_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1381(
    .din0(ReadData_q0),
    .din1(ReadData_1_q0),
    .din2(ReadData_2_q0),
    .din3(ReadData_3_q0),
    .def(tmp_31_fu_3564_p9),
    .sel(trunc_ln313_93_reg_4678),
    .dout(tmp_31_fu_3564_p11)
);

Crypto1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_1781_p3 == 1'd0))) begin
            l_3_fu_148 <= add_ln311_fu_1817_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            l_3_fu_148 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_reg_3595 <= ap_sig_allocacmp_l;
        tmp_reg_3609 <= ap_sig_allocacmp_l[32'd6];
        trunc_ln313_92_reg_4653 <= trunc_ln313_92_fu_3468_p1;
        trunc_ln313_93_reg_4678 <= trunc_ln313_93_fu_3480_p1;
        zext_ln313_130_reg_4647[3] <= zext_ln313_130_fu_3462_p1[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lshr_ln3_reg_3623 <= {{l_reg_3595[5:2]}};
        trunc_ln313_63_reg_3653 <= trunc_ln313_63_fu_1849_p1;
        trunc_ln313_reg_3628 <= trunc_ln313_fu_1837_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_284_reg_3756 <= l_reg_3595[32'd1];
        tmp_424_reg_3744 <= {{l_reg_3595[5:3]}};
        trunc_ln313_64_reg_3694 <= trunc_ln313_64_fu_1916_p1;
        trunc_ln313_65_reg_3719 <= trunc_ln313_65_fu_1928_p1;
        zext_ln311_1_reg_3688[3 : 0] <= zext_ln311_1_fu_1887_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_285_reg_3911 <= l_reg_3595[32'd2];
        trunc_ln313_70_reg_3919 <= trunc_ln313_70_fu_2246_p1;
        trunc_ln313_71_reg_3944 <= trunc_ln313_71_fu_2258_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_286_reg_4161 <= l_reg_3595[32'd5];
        tmp_287_reg_4200 <= l_reg_3595[32'd3];
        tmp_427_reg_4183 <= {{l_reg_3595[3:2]}};
        trunc_ln313_76_reg_4111 <= trunc_ln313_76_fu_2572_p1;
        trunc_ln313_77_reg_4136 <= trunc_ln313_77_fu_2584_p1;
        zext_ln313_110_reg_4105[3 : 2] <= zext_ln313_110_fu_2566_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_425_reg_3884 <= {{l_reg_3595[5:4]}};
        tmp_426_reg_3901 <= {{l_reg_3595[2:1]}};
        trunc_ln313_68_reg_3834 <= trunc_ln313_68_fu_2119_p1;
        trunc_ln313_69_reg_3859 <= trunc_ln313_69_fu_2131_p1;
        zext_ln313_100_reg_3828[3 : 1] <= zext_ln313_100_fu_2113_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln313_66_reg_3768 <= trunc_ln313_66_fu_2010_p1;
        trunc_ln313_67_reg_3793 <= trunc_ln313_67_fu_2022_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln313_72_reg_3985 <= trunc_ln313_72_fu_2364_p1;
        trunc_ln313_73_reg_4010 <= trunc_ln313_73_fu_2376_p1;
        zext_ln313_105_reg_3979[0] <= zext_ln313_105_fu_2358_p1[0];
zext_ln313_105_reg_3979[3 : 2] <= zext_ln313_105_fu_2358_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        trunc_ln313_74_reg_4045 <= trunc_ln313_74_fu_2463_p1;
        trunc_ln313_75_reg_4070 <= trunc_ln313_75_fu_2475_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        trunc_ln313_78_reg_4209 <= trunc_ln313_78_fu_2706_p1;
        trunc_ln313_79_reg_4234 <= trunc_ln313_79_fu_2718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        trunc_ln313_80_reg_4275 <= trunc_ln313_80_fu_2822_p1;
        trunc_ln313_81_reg_4300 <= trunc_ln313_81_fu_2834_p1;
        zext_ln313_115_reg_4269[1 : 0] <= zext_ln313_115_fu_2816_p1[1 : 0];
zext_ln313_115_reg_4269[3] <= zext_ln313_115_fu_2816_p1[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        trunc_ln313_82_reg_4335 <= trunc_ln313_82_fu_2927_p1;
        trunc_ln313_83_reg_4360 <= trunc_ln313_83_fu_2939_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        trunc_ln313_84_reg_4401 <= trunc_ln313_84_fu_3045_p1;
        trunc_ln313_85_reg_4426 <= trunc_ln313_85_fu_3057_p1;
        zext_ln313_120_reg_4395[1] <= zext_ln313_120_fu_3039_p1[1];
zext_ln313_120_reg_4395[3] <= zext_ln313_120_fu_3039_p1[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        trunc_ln313_86_reg_4461 <= trunc_ln313_86_fu_3144_p1;
        trunc_ln313_87_reg_4486 <= trunc_ln313_87_fu_3156_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        trunc_ln313_88_reg_4527 <= trunc_ln313_88_fu_3260_p1;
        trunc_ln313_89_reg_4552 <= trunc_ln313_89_fu_3272_p1;
        zext_ln313_125_reg_4521[0] <= zext_ln313_125_fu_3254_p1[0];
zext_ln313_125_reg_4521[3] <= zext_ln313_125_fu_3254_p1[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        trunc_ln313_90_reg_4587 <= trunc_ln313_90_fu_3359_p1;
        trunc_ln313_91_reg_4612 <= trunc_ln313_91_fu_3371_p1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            InputIndex_address0_local = zext_ln313_133_fu_3402_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            InputIndex_address0_local = zext_ln313_131_fu_3306_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            InputIndex_address0_local = zext_ln313_128_fu_3193_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            InputIndex_address0_local = zext_ln313_126_fu_3091_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            InputIndex_address0_local = zext_ln313_123_fu_2976_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            InputIndex_address0_local = zext_ln313_121_fu_2874_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            InputIndex_address0_local = zext_ln313_118_fu_2755_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            InputIndex_address0_local = zext_ln313_116_fu_2646_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            InputIndex_address0_local = zext_ln313_113_fu_2506_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            InputIndex_address0_local = zext_ln313_111_fu_2410_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            InputIndex_address0_local = zext_ln313_108_fu_2297_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            InputIndex_address0_local = zext_ln313_106_fu_2186_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            InputIndex_address0_local = zext_ln313_103_fu_2053_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            InputIndex_address0_local = zext_ln313_101_fu_1981_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            InputIndex_address0_local = zext_ln313_98_fu_1882_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            InputIndex_address0_local = zext_ln313_96_fu_1812_p1;
        end else begin
            InputIndex_address0_local = 'bx;
        end
    end else begin
        InputIndex_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            InputIndex_address1_local = zext_ln313_132_fu_3390_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            InputIndex_address1_local = zext_ln313_129_fu_3291_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            InputIndex_address1_local = zext_ln313_127_fu_3178_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            InputIndex_address1_local = zext_ln313_124_fu_3076_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            InputIndex_address1_local = zext_ln313_122_fu_2961_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            InputIndex_address1_local = zext_ln313_119_fu_2856_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            InputIndex_address1_local = zext_ln313_117_fu_2740_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            InputIndex_address1_local = zext_ln313_114_fu_2611_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            InputIndex_address1_local = zext_ln313_112_fu_2494_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            InputIndex_address1_local = zext_ln313_109_fu_2395_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            InputIndex_address1_local = zext_ln313_107_fu_2281_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            InputIndex_address1_local = zext_ln313_104_fu_2160_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            InputIndex_address1_local = zext_ln313_102_fu_2041_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            InputIndex_address1_local = zext_ln313_99_fu_1957_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            InputIndex_address1_local = zext_ln313_97_fu_1869_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            InputIndex_address1_local = zext_ln311_fu_1789_p1;
        end else begin
            InputIndex_address1_local = 'bx;
        end
    end else begin
        InputIndex_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        InputIndex_ce0_local = 1'b1;
    end else begin
        InputIndex_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        InputIndex_ce1_local = 1'b1;
    end else begin
        InputIndex_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PermuteData_1_address0_local = zext_ln313_130_fu_3462_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        PermuteData_1_address0_local = zext_ln313_125_fu_3254_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        PermuteData_1_address0_local = zext_ln313_120_fu_3039_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        PermuteData_1_address0_local = zext_ln313_115_fu_2816_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        PermuteData_1_address0_local = zext_ln313_110_fu_2566_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        PermuteData_1_address0_local = zext_ln313_105_fu_2358_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        PermuteData_1_address0_local = zext_ln313_100_fu_2113_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        PermuteData_1_address0_local = zext_ln311_1_fu_1887_p1;
    end else begin
        PermuteData_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        PermuteData_1_ce0_local = 1'b1;
    end else begin
        PermuteData_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PermuteData_1_d0_local = tmp_29_fu_3516_p11;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        PermuteData_1_d0_local = tmp_25_fu_3335_p11;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        PermuteData_1_d0_local = tmp_21_fu_3120_p11;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        PermuteData_1_d0_local = tmp_17_fu_2903_p11;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        PermuteData_1_d0_local = tmp_13_fu_2682_p11;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        PermuteData_1_d0_local = tmp_9_fu_2439_p11;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        PermuteData_1_d0_local = tmp_5_fu_2215_p11;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        PermuteData_1_d0_local = tmp_1_fu_1986_p11;
    end else begin
        PermuteData_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        PermuteData_1_we0_local = 1'b1;
    end else begin
        PermuteData_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        PermuteData_2_address0_local = zext_ln313_130_reg_4647;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        PermuteData_2_address0_local = zext_ln313_125_reg_4521;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        PermuteData_2_address0_local = zext_ln313_120_reg_4395;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        PermuteData_2_address0_local = zext_ln313_115_reg_4269;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        PermuteData_2_address0_local = zext_ln313_110_reg_4105;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        PermuteData_2_address0_local = zext_ln313_105_reg_3979;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        PermuteData_2_address0_local = zext_ln313_100_reg_3828;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        PermuteData_2_address0_local = zext_ln311_1_reg_3688;
    end else begin
        PermuteData_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        PermuteData_2_ce0_local = 1'b1;
    end else begin
        PermuteData_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        PermuteData_2_d0_local = tmp_30_fu_3540_p11;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        PermuteData_2_d0_local = tmp_26_fu_3407_p11;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        PermuteData_2_d0_local = tmp_22_fu_3198_p11;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        PermuteData_2_d0_local = tmp_18_fu_2981_p11;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        PermuteData_2_d0_local = tmp_14_fu_2760_p11;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        PermuteData_2_d0_local = tmp_10_fu_2511_p11;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        PermuteData_2_d0_local = tmp_6_fu_2302_p11;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        PermuteData_2_d0_local = tmp_2_fu_2058_p11;
    end else begin
        PermuteData_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage1)))) begin
        PermuteData_2_we0_local = 1'b1;
    end else begin
        PermuteData_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        PermuteData_3_address0_local = zext_ln313_130_reg_4647;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        PermuteData_3_address0_local = zext_ln313_125_reg_4521;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        PermuteData_3_address0_local = zext_ln313_120_reg_4395;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        PermuteData_3_address0_local = zext_ln313_115_reg_4269;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        PermuteData_3_address0_local = zext_ln313_110_reg_4105;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        PermuteData_3_address0_local = zext_ln313_105_reg_3979;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        PermuteData_3_address0_local = zext_ln313_100_reg_3828;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        PermuteData_3_address0_local = zext_ln311_1_reg_3688;
    end else begin
        PermuteData_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        PermuteData_3_ce0_local = 1'b1;
    end else begin
        PermuteData_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        PermuteData_3_d0_local = tmp_31_fu_3564_p11;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        PermuteData_3_d0_local = tmp_27_fu_3431_p11;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        PermuteData_3_d0_local = tmp_23_fu_3222_p11;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        PermuteData_3_d0_local = tmp_19_fu_3005_p11;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        PermuteData_3_d0_local = tmp_15_fu_2784_p11;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        PermuteData_3_d0_local = tmp_11_fu_2535_p11;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        PermuteData_3_d0_local = tmp_7_fu_2326_p11;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        PermuteData_3_d0_local = tmp_3_fu_2082_p11;
    end else begin
        PermuteData_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage1)))) begin
        PermuteData_3_we0_local = 1'b1;
    end else begin
        PermuteData_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PermuteData_address0_local = zext_ln313_130_fu_3462_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        PermuteData_address0_local = zext_ln313_125_fu_3254_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        PermuteData_address0_local = zext_ln313_120_fu_3039_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        PermuteData_address0_local = zext_ln313_115_fu_2816_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        PermuteData_address0_local = zext_ln313_110_fu_2566_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        PermuteData_address0_local = zext_ln313_105_fu_2358_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        PermuteData_address0_local = zext_ln313_100_fu_2113_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        PermuteData_address0_local = zext_ln311_1_fu_1887_p1;
    end else begin
        PermuteData_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        PermuteData_ce0_local = 1'b1;
    end else begin
        PermuteData_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PermuteData_d0_local = tmp_28_fu_3492_p11;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        PermuteData_d0_local = tmp_24_fu_3311_p11;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        PermuteData_d0_local = tmp_20_fu_3096_p11;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        PermuteData_d0_local = tmp_16_fu_2879_p11;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        PermuteData_d0_local = tmp_12_fu_2658_p11;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        PermuteData_d0_local = tmp_8_fu_2415_p11;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        PermuteData_d0_local = tmp_4_fu_2191_p11;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        PermuteData_d0_local = tmp_s_fu_1892_p11;
    end else begin
        PermuteData_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((tmp_reg_3609 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        PermuteData_we0_local = 1'b1;
    end else begin
        PermuteData_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_1_address0_local = zext_ln313_31_fu_3484_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_1_address0_local = zext_ln313_29_fu_3375_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_1_address0_local = zext_ln313_27_fu_3276_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_1_address0_local = zext_ln313_25_fu_3160_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_1_address0_local = zext_ln313_23_fu_3061_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_1_address0_local = zext_ln313_21_fu_2943_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_1_address0_local = zext_ln313_19_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_1_address0_local = zext_ln313_17_fu_2722_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_1_address0_local = zext_ln313_15_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_1_address0_local = zext_ln313_13_fu_2479_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_1_address0_local = zext_ln313_11_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_1_address0_local = zext_ln313_9_fu_2262_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_1_address0_local = zext_ln313_7_fu_2135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_1_address0_local = zext_ln313_5_fu_2026_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_1_address0_local = zext_ln313_3_fu_1932_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_1_address0_local = zext_ln313_1_fu_1853_p1;
    end else begin
        ReadData_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_1_address1_local = zext_ln313_30_fu_3472_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_1_address1_local = zext_ln313_28_fu_3363_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_1_address1_local = zext_ln313_26_fu_3264_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_1_address1_local = zext_ln313_24_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_1_address1_local = zext_ln313_22_fu_3049_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_1_address1_local = zext_ln313_20_fu_2931_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_1_address1_local = zext_ln313_18_fu_2826_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_1_address1_local = zext_ln313_16_fu_2710_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_1_address1_local = zext_ln313_14_fu_2576_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_1_address1_local = zext_ln313_12_fu_2467_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_1_address1_local = zext_ln313_10_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_1_address1_local = zext_ln313_8_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_1_address1_local = zext_ln313_6_fu_2123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_1_address1_local = zext_ln313_4_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_1_address1_local = zext_ln313_2_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_1_address1_local = zext_ln313_fu_1841_p1;
    end else begin
        ReadData_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_1_ce0_local = 1'b1;
    end else begin
        ReadData_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_1_ce1_local = 1'b1;
    end else begin
        ReadData_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_2_address0_local = zext_ln313_31_fu_3484_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_2_address0_local = zext_ln313_29_fu_3375_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_2_address0_local = zext_ln313_27_fu_3276_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_2_address0_local = zext_ln313_25_fu_3160_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_2_address0_local = zext_ln313_23_fu_3061_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_2_address0_local = zext_ln313_21_fu_2943_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_2_address0_local = zext_ln313_19_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_2_address0_local = zext_ln313_17_fu_2722_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_2_address0_local = zext_ln313_15_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_2_address0_local = zext_ln313_13_fu_2479_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_2_address0_local = zext_ln313_11_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_2_address0_local = zext_ln313_9_fu_2262_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_2_address0_local = zext_ln313_7_fu_2135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_2_address0_local = zext_ln313_5_fu_2026_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_2_address0_local = zext_ln313_3_fu_1932_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_2_address0_local = zext_ln313_1_fu_1853_p1;
    end else begin
        ReadData_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_2_address1_local = zext_ln313_30_fu_3472_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_2_address1_local = zext_ln313_28_fu_3363_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_2_address1_local = zext_ln313_26_fu_3264_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_2_address1_local = zext_ln313_24_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_2_address1_local = zext_ln313_22_fu_3049_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_2_address1_local = zext_ln313_20_fu_2931_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_2_address1_local = zext_ln313_18_fu_2826_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_2_address1_local = zext_ln313_16_fu_2710_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_2_address1_local = zext_ln313_14_fu_2576_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_2_address1_local = zext_ln313_12_fu_2467_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_2_address1_local = zext_ln313_10_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_2_address1_local = zext_ln313_8_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_2_address1_local = zext_ln313_6_fu_2123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_2_address1_local = zext_ln313_4_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_2_address1_local = zext_ln313_2_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_2_address1_local = zext_ln313_fu_1841_p1;
    end else begin
        ReadData_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_2_ce0_local = 1'b1;
    end else begin
        ReadData_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_2_ce1_local = 1'b1;
    end else begin
        ReadData_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_3_address0_local = zext_ln313_31_fu_3484_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_3_address0_local = zext_ln313_29_fu_3375_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_3_address0_local = zext_ln313_27_fu_3276_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_3_address0_local = zext_ln313_25_fu_3160_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_3_address0_local = zext_ln313_23_fu_3061_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_3_address0_local = zext_ln313_21_fu_2943_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_3_address0_local = zext_ln313_19_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_3_address0_local = zext_ln313_17_fu_2722_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_3_address0_local = zext_ln313_15_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_3_address0_local = zext_ln313_13_fu_2479_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_3_address0_local = zext_ln313_11_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_3_address0_local = zext_ln313_9_fu_2262_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_3_address0_local = zext_ln313_7_fu_2135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_3_address0_local = zext_ln313_5_fu_2026_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_3_address0_local = zext_ln313_3_fu_1932_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_3_address0_local = zext_ln313_1_fu_1853_p1;
    end else begin
        ReadData_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_3_address1_local = zext_ln313_30_fu_3472_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_3_address1_local = zext_ln313_28_fu_3363_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_3_address1_local = zext_ln313_26_fu_3264_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_3_address1_local = zext_ln313_24_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_3_address1_local = zext_ln313_22_fu_3049_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_3_address1_local = zext_ln313_20_fu_2931_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_3_address1_local = zext_ln313_18_fu_2826_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_3_address1_local = zext_ln313_16_fu_2710_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_3_address1_local = zext_ln313_14_fu_2576_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_3_address1_local = zext_ln313_12_fu_2467_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_3_address1_local = zext_ln313_10_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_3_address1_local = zext_ln313_8_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_3_address1_local = zext_ln313_6_fu_2123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_3_address1_local = zext_ln313_4_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_3_address1_local = zext_ln313_2_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_3_address1_local = zext_ln313_fu_1841_p1;
    end else begin
        ReadData_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_3_ce0_local = 1'b1;
    end else begin
        ReadData_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_3_ce1_local = 1'b1;
    end else begin
        ReadData_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_address0_local = zext_ln313_31_fu_3484_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_address0_local = zext_ln313_29_fu_3375_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_address0_local = zext_ln313_27_fu_3276_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_address0_local = zext_ln313_25_fu_3160_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_address0_local = zext_ln313_23_fu_3061_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_address0_local = zext_ln313_21_fu_2943_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_address0_local = zext_ln313_19_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_address0_local = zext_ln313_17_fu_2722_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_address0_local = zext_ln313_15_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_address0_local = zext_ln313_13_fu_2479_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_address0_local = zext_ln313_11_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_address0_local = zext_ln313_9_fu_2262_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_address0_local = zext_ln313_7_fu_2135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_address0_local = zext_ln313_5_fu_2026_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_address0_local = zext_ln313_3_fu_1932_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_address0_local = zext_ln313_1_fu_1853_p1;
    end else begin
        ReadData_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadData_address1_local = zext_ln313_30_fu_3472_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ReadData_address1_local = zext_ln313_28_fu_3363_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ReadData_address1_local = zext_ln313_26_fu_3264_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ReadData_address1_local = zext_ln313_24_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ReadData_address1_local = zext_ln313_22_fu_3049_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ReadData_address1_local = zext_ln313_20_fu_2931_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ReadData_address1_local = zext_ln313_18_fu_2826_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ReadData_address1_local = zext_ln313_16_fu_2710_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ReadData_address1_local = zext_ln313_14_fu_2576_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ReadData_address1_local = zext_ln313_12_fu_2467_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ReadData_address1_local = zext_ln313_10_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ReadData_address1_local = zext_ln313_8_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ReadData_address1_local = zext_ln313_6_fu_2123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ReadData_address1_local = zext_ln313_4_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ReadData_address1_local = zext_ln313_2_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ReadData_address1_local = zext_ln313_fu_1841_p1;
    end else begin
        ReadData_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_ce0_local = 1'b1;
    end else begin
        ReadData_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ReadData_ce1_local = 1'b1;
    end else begin
        ReadData_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_3609 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_l = 7'd0;
    end else begin
        ap_sig_allocacmp_l = l_3_fu_148;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign InputIndex_address0 = InputIndex_address0_local;

assign InputIndex_address1 = InputIndex_address1_local;

assign InputIndex_ce0 = InputIndex_ce0_local;

assign InputIndex_ce1 = InputIndex_ce1_local;

assign PermuteData_1_address0 = PermuteData_1_address0_local;

assign PermuteData_1_ce0 = PermuteData_1_ce0_local;

assign PermuteData_1_d0 = PermuteData_1_d0_local;

assign PermuteData_1_we0 = PermuteData_1_we0_local;

assign PermuteData_2_address0 = PermuteData_2_address0_local;

assign PermuteData_2_ce0 = PermuteData_2_ce0_local;

assign PermuteData_2_d0 = PermuteData_2_d0_local;

assign PermuteData_2_we0 = PermuteData_2_we0_local;

assign PermuteData_3_address0 = PermuteData_3_address0_local;

assign PermuteData_3_ce0 = PermuteData_3_ce0_local;

assign PermuteData_3_d0 = PermuteData_3_d0_local;

assign PermuteData_3_we0 = PermuteData_3_we0_local;

assign PermuteData_address0 = PermuteData_address0_local;

assign PermuteData_ce0 = PermuteData_ce0_local;

assign PermuteData_d0 = PermuteData_d0_local;

assign PermuteData_we0 = PermuteData_we0_local;

assign ReadData_1_address0 = ReadData_1_address0_local;

assign ReadData_1_address1 = ReadData_1_address1_local;

assign ReadData_1_ce0 = ReadData_1_ce0_local;

assign ReadData_1_ce1 = ReadData_1_ce1_local;

assign ReadData_2_address0 = ReadData_2_address0_local;

assign ReadData_2_address1 = ReadData_2_address1_local;

assign ReadData_2_ce0 = ReadData_2_ce0_local;

assign ReadData_2_ce1 = ReadData_2_ce1_local;

assign ReadData_3_address0 = ReadData_3_address0_local;

assign ReadData_3_address1 = ReadData_3_address1_local;

assign ReadData_3_ce0 = ReadData_3_ce0_local;

assign ReadData_3_ce1 = ReadData_3_ce1_local;

assign ReadData_address0 = ReadData_address0_local;

assign ReadData_address1 = ReadData_address1_local;

assign ReadData_ce0 = ReadData_ce0_local;

assign ReadData_ce1 = ReadData_ce1_local;

assign add_ln311_fu_1817_p2 = (ap_sig_allocacmp_l + 7'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_1753_p4 = {{InputIndex_q1[5:2]}};

assign grp_fu_1763_p4 = {{InputIndex_q0[5:2]}};

assign lshr_ln3_fu_1828_p4 = {{l_reg_3595[5:2]}};

assign or_ln311_10_fu_2388_p3 = {{tmp_425_reg_3884}, {4'd12}};

assign or_ln311_11_fu_2400_p5 = {{{{tmp_425_reg_3884}, {2'd3}}, {tmp_284_reg_3756}}, {1'd1}};

assign or_ln311_12_fu_2487_p3 = {{tmp_425_reg_3884}, {4'd14}};

assign or_ln311_13_fu_2499_p3 = {{tmp_425_reg_3884}, {4'd15}};

assign or_ln311_14_fu_2603_p3 = {{tmp_286_fu_2596_p3}, {5'd16}};

assign or_ln311_15_fu_2634_p5 = {{{{tmp_286_fu_2596_p3}, {1'd1}}, {tmp_428_fu_2625_p4}}, {1'd1}};

assign or_ln311_16_fu_2730_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_427_reg_4183}}, {2'd2}};

assign or_ln311_17_fu_2745_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_427_reg_4183}}, {2'd3}};

assign or_ln311_18_fu_2846_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_287_reg_4200}}, {3'd4}};

assign or_ln311_19_fu_2861_p7 = {{{{{{tmp_286_reg_4161}, {1'd1}}, {tmp_287_reg_4200}}, {1'd1}}, {tmp_284_reg_3756}}, {1'd1}};

assign or_ln311_1_fu_1861_p3 = {{lshr_ln3_fu_1828_p4}, {2'd2}};

assign or_ln311_20_fu_2951_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_287_reg_4200}}, {3'd6}};

assign or_ln311_21_fu_2966_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_287_reg_4200}}, {3'd7}};

assign or_ln311_22_fu_3069_p3 = {{tmp_286_reg_4161}, {5'd24}};

assign or_ln311_23_fu_3081_p5 = {{{{tmp_286_reg_4161}, {2'd3}}, {tmp_426_reg_3901}}, {1'd1}};

assign or_ln311_24_fu_3168_p5 = {{{{tmp_286_reg_4161}, {2'd3}}, {tmp_285_reg_3911}}, {2'd2}};

assign or_ln311_25_fu_3183_p5 = {{{{tmp_286_reg_4161}, {2'd3}}, {tmp_285_reg_3911}}, {2'd3}};

assign or_ln311_26_fu_3284_p3 = {{tmp_286_reg_4161}, {5'd28}};

assign or_ln311_27_fu_3296_p5 = {{{{tmp_286_reg_4161}, {3'd7}}, {tmp_284_reg_3756}}, {1'd1}};

assign or_ln311_28_fu_3383_p3 = {{tmp_286_reg_4161}, {5'd30}};

assign or_ln311_29_fu_3395_p3 = {{tmp_286_reg_4161}, {5'd31}};

assign or_ln311_2_fu_1874_p3 = {{lshr_ln3_fu_1828_p4}, {2'd3}};

assign or_ln311_3_fu_1949_p3 = {{tmp_424_fu_1940_p4}, {3'd4}};

assign or_ln311_4_fu_1969_p5 = {{{{tmp_424_fu_1940_p4}, {1'd1}}, {tmp_284_fu_1962_p3}}, {1'd1}};

assign or_ln311_5_fu_2034_p3 = {{tmp_424_reg_3744}, {3'd6}};

assign or_ln311_6_fu_2046_p3 = {{tmp_424_reg_3744}, {3'd7}};

assign or_ln311_7_fu_2152_p3 = {{tmp_425_fu_2143_p4}, {4'd8}};

assign or_ln311_8_fu_2174_p5 = {{{{tmp_425_fu_2143_p4}, {1'd1}}, {tmp_426_fu_2165_p4}}, {1'd1}};

assign or_ln311_9_fu_2270_p5 = {{{{tmp_425_reg_3884}, {1'd1}}, {tmp_285_fu_2239_p3}}, {2'd2}};

assign or_ln311_s_fu_2286_p5 = {{{{tmp_425_reg_3884}, {1'd1}}, {tmp_285_fu_2239_p3}}, {2'd3}};

assign or_ln313_1_fu_2350_p4 = {{{tmp_425_reg_3884}, {1'd1}}, {tmp_285_reg_3911}};

assign or_ln313_2_fu_2559_p3 = {{tmp_425_reg_3884}, {2'd3}};

assign or_ln313_3_fu_2808_p4 = {{{tmp_286_reg_4161}, {1'd1}}, {tmp_427_reg_4183}};

assign or_ln313_4_fu_3029_p5 = {{{{tmp_286_reg_4161}, {1'd1}}, {tmp_287_reg_4200}}, {1'd1}};

assign or_ln313_5_fu_3246_p4 = {{{tmp_286_reg_4161}, {2'd3}}, {tmp_285_reg_3911}};

assign or_ln313_6_fu_3455_p3 = {{tmp_286_reg_4161}, {3'd7}};

assign or_ln4_fu_1804_p3 = {{tmp_423_fu_1794_p4}, {1'd1}};

assign or_ln5_fu_2106_p3 = {{tmp_424_reg_3744}, {1'd1}};

assign tmp_10_fu_2511_p9 = 'bx;

assign tmp_11_fu_2535_p9 = 'bx;

assign tmp_12_fu_2658_p9 = 'bx;

assign tmp_13_fu_2682_p9 = 'bx;

assign tmp_14_fu_2760_p9 = 'bx;

assign tmp_15_fu_2784_p9 = 'bx;

assign tmp_16_fu_2879_p9 = 'bx;

assign tmp_17_fu_2903_p9 = 'bx;

assign tmp_18_fu_2981_p9 = 'bx;

assign tmp_19_fu_3005_p9 = 'bx;

assign tmp_1_fu_1986_p9 = 'bx;

assign tmp_20_fu_3096_p9 = 'bx;

assign tmp_21_fu_3120_p9 = 'bx;

assign tmp_22_fu_3198_p9 = 'bx;

assign tmp_23_fu_3222_p9 = 'bx;

assign tmp_24_fu_3311_p9 = 'bx;

assign tmp_25_fu_3335_p9 = 'bx;

assign tmp_26_fu_3407_p9 = 'bx;

assign tmp_27_fu_3431_p9 = 'bx;

assign tmp_284_fu_1962_p3 = l_reg_3595[32'd1];

assign tmp_285_fu_2239_p3 = l_reg_3595[32'd2];

assign tmp_286_fu_2596_p3 = l_reg_3595[32'd5];

assign tmp_28_fu_3492_p9 = 'bx;

assign tmp_29_fu_3516_p9 = 'bx;

assign tmp_2_fu_2058_p9 = 'bx;

assign tmp_30_fu_3540_p9 = 'bx;

assign tmp_31_fu_3564_p9 = 'bx;

assign tmp_3_fu_2082_p9 = 'bx;

assign tmp_423_fu_1794_p4 = {{ap_sig_allocacmp_l[5:1]}};

assign tmp_424_fu_1940_p4 = {{l_reg_3595[5:3]}};

assign tmp_425_fu_2143_p4 = {{l_reg_3595[5:4]}};

assign tmp_426_fu_2165_p4 = {{l_reg_3595[2:1]}};

assign tmp_428_fu_2625_p4 = {{l_reg_3595[3:1]}};

assign tmp_4_fu_2191_p9 = 'bx;

assign tmp_5_fu_2215_p9 = 'bx;

assign tmp_6_fu_2302_p9 = 'bx;

assign tmp_7_fu_2326_p9 = 'bx;

assign tmp_8_fu_2415_p9 = 'bx;

assign tmp_9_fu_2439_p9 = 'bx;

assign tmp_fu_1781_p3 = ap_sig_allocacmp_l[32'd6];

assign tmp_s_fu_1892_p9 = 'bx;

assign trunc_ln313_63_fu_1849_p1 = InputIndex_q0[1:0];

assign trunc_ln313_64_fu_1916_p1 = InputIndex_q1[1:0];

assign trunc_ln313_65_fu_1928_p1 = InputIndex_q0[1:0];

assign trunc_ln313_66_fu_2010_p1 = InputIndex_q1[1:0];

assign trunc_ln313_67_fu_2022_p1 = InputIndex_q0[1:0];

assign trunc_ln313_68_fu_2119_p1 = InputIndex_q1[1:0];

assign trunc_ln313_69_fu_2131_p1 = InputIndex_q0[1:0];

assign trunc_ln313_70_fu_2246_p1 = InputIndex_q1[1:0];

assign trunc_ln313_71_fu_2258_p1 = InputIndex_q0[1:0];

assign trunc_ln313_72_fu_2364_p1 = InputIndex_q1[1:0];

assign trunc_ln313_73_fu_2376_p1 = InputIndex_q0[1:0];

assign trunc_ln313_74_fu_2463_p1 = InputIndex_q1[1:0];

assign trunc_ln313_75_fu_2475_p1 = InputIndex_q0[1:0];

assign trunc_ln313_76_fu_2572_p1 = InputIndex_q1[1:0];

assign trunc_ln313_77_fu_2584_p1 = InputIndex_q0[1:0];

assign trunc_ln313_78_fu_2706_p1 = InputIndex_q1[1:0];

assign trunc_ln313_79_fu_2718_p1 = InputIndex_q0[1:0];

assign trunc_ln313_80_fu_2822_p1 = InputIndex_q1[1:0];

assign trunc_ln313_81_fu_2834_p1 = InputIndex_q0[1:0];

assign trunc_ln313_82_fu_2927_p1 = InputIndex_q1[1:0];

assign trunc_ln313_83_fu_2939_p1 = InputIndex_q0[1:0];

assign trunc_ln313_84_fu_3045_p1 = InputIndex_q1[1:0];

assign trunc_ln313_85_fu_3057_p1 = InputIndex_q0[1:0];

assign trunc_ln313_86_fu_3144_p1 = InputIndex_q1[1:0];

assign trunc_ln313_87_fu_3156_p1 = InputIndex_q0[1:0];

assign trunc_ln313_88_fu_3260_p1 = InputIndex_q1[1:0];

assign trunc_ln313_89_fu_3272_p1 = InputIndex_q0[1:0];

assign trunc_ln313_90_fu_3359_p1 = InputIndex_q1[1:0];

assign trunc_ln313_91_fu_3371_p1 = InputIndex_q0[1:0];

assign trunc_ln313_92_fu_3468_p1 = InputIndex_q1[1:0];

assign trunc_ln313_93_fu_3480_p1 = InputIndex_q0[1:0];

assign trunc_ln313_fu_1837_p1 = InputIndex_q1[1:0];

assign zext_ln311_1_fu_1887_p1 = lshr_ln3_reg_3623;

assign zext_ln311_fu_1789_p1 = ap_sig_allocacmp_l;

assign zext_ln313_100_fu_2113_p1 = or_ln5_fu_2106_p3;

assign zext_ln313_101_fu_1981_p1 = or_ln311_4_fu_1969_p5;

assign zext_ln313_102_fu_2041_p1 = or_ln311_5_fu_2034_p3;

assign zext_ln313_103_fu_2053_p1 = or_ln311_6_fu_2046_p3;

assign zext_ln313_104_fu_2160_p1 = or_ln311_7_fu_2152_p3;

assign zext_ln313_105_fu_2358_p1 = or_ln313_1_fu_2350_p4;

assign zext_ln313_106_fu_2186_p1 = or_ln311_8_fu_2174_p5;

assign zext_ln313_107_fu_2281_p1 = or_ln311_9_fu_2270_p5;

assign zext_ln313_108_fu_2297_p1 = or_ln311_s_fu_2286_p5;

assign zext_ln313_109_fu_2395_p1 = or_ln311_10_fu_2388_p3;

assign zext_ln313_10_fu_2368_p1 = grp_fu_1753_p4;

assign zext_ln313_110_fu_2566_p1 = or_ln313_2_fu_2559_p3;

assign zext_ln313_111_fu_2410_p1 = or_ln311_11_fu_2400_p5;

assign zext_ln313_112_fu_2494_p1 = or_ln311_12_fu_2487_p3;

assign zext_ln313_113_fu_2506_p1 = or_ln311_13_fu_2499_p3;

assign zext_ln313_114_fu_2611_p1 = or_ln311_14_fu_2603_p3;

assign zext_ln313_115_fu_2816_p1 = or_ln313_3_fu_2808_p4;

assign zext_ln313_116_fu_2646_p1 = or_ln311_15_fu_2634_p5;

assign zext_ln313_117_fu_2740_p1 = or_ln311_16_fu_2730_p5;

assign zext_ln313_118_fu_2755_p1 = or_ln311_17_fu_2745_p5;

assign zext_ln313_119_fu_2856_p1 = or_ln311_18_fu_2846_p5;

assign zext_ln313_11_fu_2380_p1 = grp_fu_1763_p4;

assign zext_ln313_120_fu_3039_p1 = or_ln313_4_fu_3029_p5;

assign zext_ln313_121_fu_2874_p1 = or_ln311_19_fu_2861_p7;

assign zext_ln313_122_fu_2961_p1 = or_ln311_20_fu_2951_p5;

assign zext_ln313_123_fu_2976_p1 = or_ln311_21_fu_2966_p5;

assign zext_ln313_124_fu_3076_p1 = or_ln311_22_fu_3069_p3;

assign zext_ln313_125_fu_3254_p1 = or_ln313_5_fu_3246_p4;

assign zext_ln313_126_fu_3091_p1 = or_ln311_23_fu_3081_p5;

assign zext_ln313_127_fu_3178_p1 = or_ln311_24_fu_3168_p5;

assign zext_ln313_128_fu_3193_p1 = or_ln311_25_fu_3183_p5;

assign zext_ln313_129_fu_3291_p1 = or_ln311_26_fu_3284_p3;

assign zext_ln313_12_fu_2467_p1 = grp_fu_1753_p4;

assign zext_ln313_130_fu_3462_p1 = or_ln313_6_fu_3455_p3;

assign zext_ln313_131_fu_3306_p1 = or_ln311_27_fu_3296_p5;

assign zext_ln313_132_fu_3390_p1 = or_ln311_28_fu_3383_p3;

assign zext_ln313_133_fu_3402_p1 = or_ln311_29_fu_3395_p3;

assign zext_ln313_13_fu_2479_p1 = grp_fu_1763_p4;

assign zext_ln313_14_fu_2576_p1 = grp_fu_1753_p4;

assign zext_ln313_15_fu_2588_p1 = grp_fu_1763_p4;

assign zext_ln313_16_fu_2710_p1 = grp_fu_1753_p4;

assign zext_ln313_17_fu_2722_p1 = grp_fu_1763_p4;

assign zext_ln313_18_fu_2826_p1 = grp_fu_1753_p4;

assign zext_ln313_19_fu_2838_p1 = grp_fu_1763_p4;

assign zext_ln313_1_fu_1853_p1 = grp_fu_1763_p4;

assign zext_ln313_20_fu_2931_p1 = grp_fu_1753_p4;

assign zext_ln313_21_fu_2943_p1 = grp_fu_1763_p4;

assign zext_ln313_22_fu_3049_p1 = grp_fu_1753_p4;

assign zext_ln313_23_fu_3061_p1 = grp_fu_1763_p4;

assign zext_ln313_24_fu_3148_p1 = grp_fu_1753_p4;

assign zext_ln313_25_fu_3160_p1 = grp_fu_1763_p4;

assign zext_ln313_26_fu_3264_p1 = grp_fu_1753_p4;

assign zext_ln313_27_fu_3276_p1 = grp_fu_1763_p4;

assign zext_ln313_28_fu_3363_p1 = grp_fu_1753_p4;

assign zext_ln313_29_fu_3375_p1 = grp_fu_1763_p4;

assign zext_ln313_2_fu_1920_p1 = grp_fu_1753_p4;

assign zext_ln313_30_fu_3472_p1 = grp_fu_1753_p4;

assign zext_ln313_31_fu_3484_p1 = grp_fu_1763_p4;

assign zext_ln313_3_fu_1932_p1 = grp_fu_1763_p4;

assign zext_ln313_4_fu_2014_p1 = grp_fu_1753_p4;

assign zext_ln313_5_fu_2026_p1 = grp_fu_1763_p4;

assign zext_ln313_6_fu_2123_p1 = grp_fu_1753_p4;

assign zext_ln313_7_fu_2135_p1 = grp_fu_1763_p4;

assign zext_ln313_8_fu_2250_p1 = grp_fu_1753_p4;

assign zext_ln313_96_fu_1812_p1 = or_ln4_fu_1804_p3;

assign zext_ln313_97_fu_1869_p1 = or_ln311_1_fu_1861_p3;

assign zext_ln313_98_fu_1882_p1 = or_ln311_2_fu_1874_p3;

assign zext_ln313_99_fu_1957_p1 = or_ln311_3_fu_1949_p3;

assign zext_ln313_9_fu_2262_p1 = grp_fu_1763_p4;

assign zext_ln313_fu_1841_p1 = grp_fu_1753_p4;

always @ (posedge ap_clk) begin
    zext_ln311_1_reg_3688[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_100_reg_3828[0] <= 1'b1;
    zext_ln313_100_reg_3828[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_105_reg_3979[1] <= 1'b1;
    zext_ln313_105_reg_3979[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_110_reg_4105[1:0] <= 2'b11;
    zext_ln313_110_reg_4105[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_115_reg_4269[2] <= 1'b1;
    zext_ln313_115_reg_4269[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_120_reg_4395[0] <= 1'b1;
    zext_ln313_120_reg_4395[2:2] <= 1'b1;
    zext_ln313_120_reg_4395[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_125_reg_4521[2:1] <= 2'b11;
    zext_ln313_125_reg_4521[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln313_130_reg_4647[2:0] <= 3'b111;
    zext_ln313_130_reg_4647[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1
