vendor_name = ModelSim
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Processador.bdf
source_file = 1, RAM.qip
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Definitions.v
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.qip
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPURegisters.v
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.qip
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ROM.mif
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/RAM.mif
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_2lr3.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_umr3.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/lpm_divide_fvo.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/abs_divider_aag.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/alt_u_div_i4f.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/add_sub_7pc.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/add_sub_8pc.tdf
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/lpm_abs_5v9.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/mult_73t.tdf
design_name = Processador
instance = comp, \carryOut~output , carryOut~output, Processador, 1
instance = comp, \empty~output , empty~output, Processador, 1
instance = comp, \full~output , full~output, Processador, 1
instance = comp, \alu_output[7]~output , alu_output[7]~output, Processador, 1
instance = comp, \alu_output[6]~output , alu_output[6]~output, Processador, 1
instance = comp, \alu_output[5]~output , alu_output[5]~output, Processador, 1
instance = comp, \alu_output[4]~output , alu_output[4]~output, Processador, 1
instance = comp, \alu_output[3]~output , alu_output[3]~output, Processador, 1
instance = comp, \alu_output[2]~output , alu_output[2]~output, Processador, 1
instance = comp, \alu_output[1]~output , alu_output[1]~output, Processador, 1
instance = comp, \alu_output[0]~output , alu_output[0]~output, Processador, 1
instance = comp, \q_ram_values[7]~output , q_ram_values[7]~output, Processador, 1
instance = comp, \q_ram_values[6]~output , q_ram_values[6]~output, Processador, 1
instance = comp, \q_ram_values[5]~output , q_ram_values[5]~output, Processador, 1
instance = comp, \q_ram_values[4]~output , q_ram_values[4]~output, Processador, 1
instance = comp, \q_ram_values[3]~output , q_ram_values[3]~output, Processador, 1
instance = comp, \q_ram_values[2]~output , q_ram_values[2]~output, Processador, 1
instance = comp, \q_ram_values[1]~output , q_ram_values[1]~output, Processador, 1
instance = comp, \q_ram_values[0]~output , q_ram_values[0]~output, Processador, 1
instance = comp, \stack_output[7]~output , stack_output[7]~output, Processador, 1
instance = comp, \stack_output[6]~output , stack_output[6]~output, Processador, 1
instance = comp, \stack_output[5]~output , stack_output[5]~output, Processador, 1
instance = comp, \stack_output[4]~output , stack_output[4]~output, Processador, 1
instance = comp, \stack_output[3]~output , stack_output[3]~output, Processador, 1
instance = comp, \stack_output[2]~output , stack_output[2]~output, Processador, 1
instance = comp, \stack_output[1]~output , stack_output[1]~output, Processador, 1
instance = comp, \stack_output[0]~output , stack_output[0]~output, Processador, 1
instance = comp, \temp1[7]~output , temp1[7]~output, Processador, 1
instance = comp, \temp1[6]~output , temp1[6]~output, Processador, 1
instance = comp, \temp1[5]~output , temp1[5]~output, Processador, 1
instance = comp, \temp1[4]~output , temp1[4]~output, Processador, 1
instance = comp, \temp1[3]~output , temp1[3]~output, Processador, 1
instance = comp, \temp1[2]~output , temp1[2]~output, Processador, 1
instance = comp, \temp1[1]~output , temp1[1]~output, Processador, 1
instance = comp, \temp1[0]~output , temp1[0]~output, Processador, 1
instance = comp, \temp2[7]~output , temp2[7]~output, Processador, 1
instance = comp, \temp2[6]~output , temp2[6]~output, Processador, 1
instance = comp, \temp2[5]~output , temp2[5]~output, Processador, 1
instance = comp, \temp2[4]~output , temp2[4]~output, Processador, 1
instance = comp, \temp2[3]~output , temp2[3]~output, Processador, 1
instance = comp, \temp2[2]~output , temp2[2]~output, Processador, 1
instance = comp, \temp2[1]~output , temp2[1]~output, Processador, 1
instance = comp, \temp2[0]~output , temp2[0]~output, Processador, 1
instance = comp, \clk~input , clk~input, Processador, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, Processador, 1
instance = comp, \reset~input , reset~input, Processador, 1
instance = comp, \inst4|Selector14~0 , inst4|Selector14~0, Processador, 1
instance = comp, \inst4|ir[0] , inst4|ir[0], Processador, 1
instance = comp, \inst4|temp_memory[7]~0 , inst4|temp_memory[7]~0, Processador, 1
instance = comp, \inst4|temp_memory[7]~0clkctrl , inst4|temp_memory[7]~0clkctrl, Processador, 1
instance = comp, \inst4|temp_memory[0] , inst4|temp_memory[0], Processador, 1
instance = comp, \inst4|Add0~1 , inst4|Add0~1, Processador, 1
instance = comp, \inst4|Add0~0 , inst4|Add0~0, Processador, 1
instance = comp, \inst4|Add0~2 , inst4|Add0~2, Processador, 1
instance = comp, \inst4|temp_memory[2] , inst4|temp_memory[2], Processador, 1
instance = comp, \inst4|Add0~9 , inst4|Add0~9, Processador, 1
instance = comp, \inst4|temp_memory[1] , inst4|temp_memory[1], Processador, 1
instance = comp, \inst4|Add0~5 , inst4|Add0~5, Processador, 1
instance = comp, \inst4|Add0~6 , inst4|Add0~6, Processador, 1
instance = comp, \inst4|Add0~10 , inst4|Add0~10, Processador, 1
instance = comp, \inst4|state~36 , inst4|state~36, Processador, 1
instance = comp, \inst4|state.01110~feeder , inst4|state.01110~feeder, Processador, 1
instance = comp, \inst4|state.01110 , inst4|state.01110, Processador, 1
instance = comp, \inst4|Selector17~2 , inst4|Selector17~2, Processador, 1
instance = comp, \inst4|Selector17~3 , inst4|Selector17~3, Processador, 1
instance = comp, \inst4|state~32 , inst4|state~32, Processador, 1
instance = comp, \inst4|state.00011 , inst4|state.00011, Processador, 1
instance = comp, \inst4|state~45 , inst4|state~45, Processador, 1
instance = comp, \inst4|state.00100 , inst4|state.00100, Processador, 1
instance = comp, \inst4|state~37 , inst4|state~37, Processador, 1
instance = comp, \inst4|state.00101 , inst4|state.00101, Processador, 1
instance = comp, \inst4|state~28 , inst4|state~28, Processador, 1
instance = comp, \inst4|state.00110 , inst4|state.00110, Processador, 1
instance = comp, \inst4|WideOr38~0 , inst4|WideOr38~0, Processador, 1
instance = comp, \inst4|Decoder0~0 , inst4|Decoder0~0, Processador, 1
instance = comp, \inst4|Selector66~0 , inst4|Selector66~0, Processador, 1
instance = comp, \inst4|Selector70~1 , inst4|Selector70~1, Processador, 1
instance = comp, \inst4|Selector51~2 , inst4|Selector51~2, Processador, 1
instance = comp, \inst4|Selector51~2clkctrl , inst4|Selector51~2clkctrl, Processador, 1
instance = comp, \inst4|Selector42~3 , inst4|Selector42~3, Processador, 1
instance = comp, \inst4|Selector42~2 , inst4|Selector42~2, Processador, 1
instance = comp, \inst4|is_jmp_inst , inst4|is_jmp_inst, Processador, 1
instance = comp, \inst4|state~46 , inst4|state~46, Processador, 1
instance = comp, \inst4|state.00111 , inst4|state.00111, Processador, 1
instance = comp, \inst4|Selector20~0 , inst4|Selector20~0, Processador, 1
instance = comp, \inst4|WideOr2~0 , inst4|WideOr2~0, Processador, 1
instance = comp, \inst4|state~34 , inst4|state~34, Processador, 1
instance = comp, \inst4|state.01001 , inst4|state.01001, Processador, 1
instance = comp, \inst4|state~38 , inst4|state~38, Processador, 1
instance = comp, \inst4|state.01010 , inst4|state.01010, Processador, 1
instance = comp, \inst4|Selector75~1 , inst4|Selector75~1, Processador, 1
instance = comp, \inst4|Selector75~2 , inst4|Selector75~2, Processador, 1
instance = comp, \inst4|Selector28~2 , inst4|Selector28~2, Processador, 1
instance = comp, \inst4|Selector38~0 , inst4|Selector38~0, Processador, 1
instance = comp, \inst4|Selector70~2 , inst4|Selector70~2, Processador, 1
instance = comp, \inst4|Selector70~3 , inst4|Selector70~3, Processador, 1
instance = comp, \inst4|alu_selector[4] , inst4|alu_selector[4], Processador, 1
instance = comp, \inst4|Selector16~0 , inst4|Selector16~0, Processador, 1
instance = comp, \inst4|WideOr41~1 , inst4|WideOr41~1, Processador, 1
instance = comp, \inst4|WideOr41~0 , inst4|WideOr41~0, Processador, 1
instance = comp, \inst4|Selector15~1 , inst4|Selector15~1, Processador, 1
instance = comp, \inst4|ew_reg , inst4|ew_reg, Processador, 1
instance = comp, \inst4|reg_selector~0 , inst4|reg_selector~0, Processador, 1
instance = comp, \inst4|Selector68~0 , inst4|Selector68~0, Processador, 1
instance = comp, \inst4|reg_selector , inst4|reg_selector, Processador, 1
instance = comp, \inst5|registers|registers[0][7]~0 , inst5|registers|registers[0][7]~0, Processador, 1
instance = comp, \inst5|registers|registers[0][0] , inst5|registers|registers[0][0], Processador, 1
instance = comp, \inst5|stack|Add0~0 , inst5|stack|Add0~0, Processador, 1
instance = comp, \inst5|stack|index~2 , inst5|stack|index~2, Processador, 1
instance = comp, \inst4|WideOr34~0 , inst4|WideOr34~0, Processador, 1
instance = comp, \inst4|push , inst4|push, Processador, 1
instance = comp, \inst4|WideOr32 , inst4|WideOr32, Processador, 1
instance = comp, \inst4|WideOr6~0 , inst4|WideOr6~0, Processador, 1
instance = comp, \inst4|Selector66~1 , inst4|Selector66~1, Processador, 1
instance = comp, \inst4|Selector66~2 , inst4|Selector66~2, Processador, 1
instance = comp, \inst4|pop , inst4|pop, Processador, 1
instance = comp, \inst5|stack|index[2]~0 , inst5|stack|index[2]~0, Processador, 1
instance = comp, \inst5|stack|index[0] , inst5|stack|index[0], Processador, 1
instance = comp, \inst5|stack|Add0~2 , inst5|stack|Add0~2, Processador, 1
instance = comp, \inst5|stack|index~3 , inst5|stack|index~3, Processador, 1
instance = comp, \inst5|stack|index[1] , inst5|stack|index[1], Processador, 1
instance = comp, \inst5|stack|Add0~4 , inst5|stack|Add0~4, Processador, 1
instance = comp, \inst5|stack|index~1 , inst5|stack|index~1, Processador, 1
instance = comp, \inst5|stack|index[2] , inst5|stack|index[2], Processador, 1
instance = comp, \inst5|stack|Add1~1 , inst5|stack|Add1~1, Processador, 1
instance = comp, \rtl~4 , rtl~4, Processador, 1
instance = comp, \rtl~4clkctrl , rtl~4clkctrl, Processador, 1
instance = comp, \inst4|Decoder1~0 , inst4|Decoder1~0, Processador, 1
instance = comp, \inst4|Selector13~0 , inst4|Selector13~0, Processador, 1
instance = comp, \inst4|Selector77~0 , inst4|Selector77~0, Processador, 1
instance = comp, \inst4|Selector39~0 , inst4|Selector39~0, Processador, 1
instance = comp, \inst4|alu_selector[3] , inst4|alu_selector[3], Processador, 1
instance = comp, \inst4|Selector40~0 , inst4|Selector40~0, Processador, 1
instance = comp, \inst4|alu_selector[2] , inst4|alu_selector[2], Processador, 1
instance = comp, \inst5|alu|Mux0~10 , inst5|alu|Mux0~10, Processador, 1
instance = comp, \inst4|inst_ram_clk~clkctrl , inst4|inst_ram_clk~clkctrl, Processador, 1
instance = comp, \inst4|Selector53~0 , inst4|Selector53~0, Processador, 1
instance = comp, \inst4|Selector73~0 , inst4|Selector73~0, Processador, 1
instance = comp, \inst4|WideOr22~0 , inst4|WideOr22~0, Processador, 1
instance = comp, \inst4|Selector60~0 , inst4|Selector60~0, Processador, 1
instance = comp, \inst4|Selector60~0clkctrl , inst4|Selector60~0clkctrl, Processador, 1
instance = comp, \inst4|values_addr[1] , inst4|values_addr[1], Processador, 1
instance = comp, \inst4|temp_memory[7] , inst4|temp_memory[7], Processador, 1
instance = comp, \inst4|Add0~29 , inst4|Add0~29, Processador, 1
instance = comp, \inst4|temp_memory[6] , inst4|temp_memory[6], Processador, 1
instance = comp, \inst4|Add0~25 , inst4|Add0~25, Processador, 1
instance = comp, \inst4|temp_memory[5] , inst4|temp_memory[5], Processador, 1
instance = comp, \inst4|Add0~21 , inst4|Add0~21, Processador, 1
instance = comp, \inst4|temp_memory[4] , inst4|temp_memory[4], Processador, 1
instance = comp, \inst4|Add0~17 , inst4|Add0~17, Processador, 1
instance = comp, \inst4|temp_memory[3] , inst4|temp_memory[3], Processador, 1
instance = comp, \inst4|Add0~13 , inst4|Add0~13, Processador, 1
instance = comp, \inst4|Add0~14 , inst4|Add0~14, Processador, 1
instance = comp, \inst4|Add0~18 , inst4|Add0~18, Processador, 1
instance = comp, \inst4|Add0~22 , inst4|Add0~22, Processador, 1
instance = comp, \inst4|Add0~26 , inst4|Add0~26, Processador, 1
instance = comp, \inst4|Add0~30 , inst4|Add0~30, Processador, 1
instance = comp, \inst13|altsyncram_component|auto_generated|ram_block1a0 , inst13|altsyncram_component|auto_generated|ram_block1a0, Processador, 1
instance = comp, \inst4|Selector56~0 , inst4|Selector56~0, Processador, 1
instance = comp, \inst4|values_addr[4] , inst4|values_addr[4], Processador, 1
instance = comp, \inst4|Selector57~0 , inst4|Selector57~0, Processador, 1
instance = comp, \inst4|values_addr[5] , inst4|values_addr[5], Processador, 1
instance = comp, \inst4|Selector58~0 , inst4|Selector58~0, Processador, 1
instance = comp, \inst4|values_addr[6] , inst4|values_addr[6], Processador, 1
instance = comp, \inst4|Selector59~0 , inst4|Selector59~0, Processador, 1
instance = comp, \inst4|values_addr[7] , inst4|values_addr[7], Processador, 1
instance = comp, \inst5|alu|Mux0~0 , inst5|alu|Mux0~0, Processador, 1
instance = comp, \inst5|registers|registers[0][2] , inst5|registers|registers[0][2], Processador, 1
instance = comp, \inst5|registers|registers[1][7]~1 , inst5|registers|registers[1][7]~1, Processador, 1
instance = comp, \inst5|registers|registers[1][2] , inst5|registers|registers[1][2], Processador, 1
instance = comp, \inst5|registers|registers[1][1] , inst5|registers|registers[1][1], Processador, 1
instance = comp, \inst5|registers|registers[1][0] , inst5|registers|registers[1][0], Processador, 1
instance = comp, \inst5|alu|Add0~0 , inst5|alu|Add0~0, Processador, 1
instance = comp, \inst5|alu|Add0~2 , inst5|alu|Add0~2, Processador, 1
instance = comp, \inst5|alu|Add0~4 , inst5|alu|Add0~4, Processador, 1
instance = comp, \inst5|alu|Add1~0 , inst5|alu|Add1~0, Processador, 1
instance = comp, \inst5|alu|Add1~2 , inst5|alu|Add1~2, Processador, 1
instance = comp, \inst5|alu|Add1~4 , inst5|alu|Add1~4, Processador, 1
instance = comp, \inst5|alu|Mux0~6 , inst5|alu|Mux0~6, Processador, 1
instance = comp, \inst4|Selector69~0 , inst4|Selector69~0, Processador, 1
instance = comp, \inst4|alu_selector[0] , inst4|alu_selector[0], Processador, 1
instance = comp, \inst4|Selector6~0 , inst4|Selector6~0, Processador, 1
instance = comp, \inst5|registers|registers[1][7] , inst5|registers|registers[1][7], Processador, 1
instance = comp, \inst5|registers|registers[1][6]~feeder , inst5|registers|registers[1][6]~feeder, Processador, 1
instance = comp, \inst5|registers|registers[1][6] , inst5|registers|registers[1][6], Processador, 1
instance = comp, \inst5|registers|registers[1][5] , inst5|registers|registers[1][5], Processador, 1
instance = comp, \inst5|registers|registers[0][4] , inst5|registers|registers[0][4], Processador, 1
instance = comp, \inst5|registers|registers[0][3] , inst5|registers|registers[0][3], Processador, 1
instance = comp, \inst4|Selector10~0 , inst4|Selector10~0, Processador, 1
instance = comp, \inst5|alu|Add1~6 , inst5|alu|Add1~6, Processador, 1
instance = comp, \inst5|alu|Add0~6 , inst5|alu|Add0~6, Processador, 1
instance = comp, \inst5|alu|LessThan5~1 , inst5|alu|LessThan5~1, Processador, 1
instance = comp, \inst5|alu|LessThan5~3 , inst5|alu|LessThan5~3, Processador, 1
instance = comp, \inst5|alu|LessThan5~5 , inst5|alu|LessThan5~5, Processador, 1
instance = comp, \inst5|alu|LessThan5~7 , inst5|alu|LessThan5~7, Processador, 1
instance = comp, \inst5|alu|LessThan5~9 , inst5|alu|LessThan5~9, Processador, 1
instance = comp, \inst5|alu|LessThan5~11 , inst5|alu|LessThan5~11, Processador, 1
instance = comp, \inst5|alu|LessThan5~13 , inst5|alu|LessThan5~13, Processador, 1
instance = comp, \inst5|alu|LessThan5~14 , inst5|alu|LessThan5~14, Processador, 1
instance = comp, \inst5|alu|Mux4~2 , inst5|alu|Mux4~2, Processador, 1
instance = comp, \inst5|alu|Mux4~3 , inst5|alu|Mux4~3, Processador, 1
instance = comp, \inst5|alu|Mux0~7 , inst5|alu|Mux0~7, Processador, 1
instance = comp, \inst5|alu|Mult0|auto_generated|mac_mult1 , inst5|alu|Mult0|auto_generated|mac_mult1, Processador, 1
instance = comp, \inst5|alu|Mult0|auto_generated|mac_out2 , inst5|alu|Mult0|auto_generated|mac_out2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|diff_signs , inst5|alu|Div0|auto_generated|divider|diff_signs, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[4] , inst5|alu|Div0|auto_generated|divider|divider|sel[4], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[4]~1 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[4]~1, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[3] , inst5|alu|Div0|auto_generated|divider|divider|sel[3], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[3]~2 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[3]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[2]~4 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|sel[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[1] , inst5|alu|Div0|auto_generated|divider|divider|sel[1], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[1]~5 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[1]~5, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[6]~3 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[6]~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_1|_~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_1|_~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[9]~1 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[9]~1, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[2] , inst5|alu|Div0|auto_generated|divider|divider|sel[2], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[8]~2 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[8]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[5]~4 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[5]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[18]~3 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[18]~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[17]~4 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[17]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[16]~5 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[16]~5, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[4]~5 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[4]~5, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[27]~6 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[27]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[26]~7 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[26]~7, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[25]~8 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[25]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[24]~9 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[24]~9, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[3]~6 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[36]~10 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[36]~10, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[5]~6 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[5]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[35]~11 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[35]~11, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[34]~12 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[34]~12, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[33]~13 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[33]~13, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[32]~14 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[32]~14, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[2]~7 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[2]~7, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[5] , inst5|alu|Div0|auto_generated|divider|divider|sel[5], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[6]~8 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[6]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[45]~15 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[45]~15, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[6]~7 , inst5|alu|Div0|auto_generated|divider|my_abs_den|cs1a[6]~7, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[44]~16 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[44]~16, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[43]~17 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[43]~17, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[42]~18 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[42]~18, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[41]~19 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[41]~19, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[40]~20 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[40]~20, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[1]~8 , inst5|alu|Div0|auto_generated|divider|my_abs_num|cs1a[1]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[54]~21 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[54]~21, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[53]~22 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[53]~22, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[52]~23 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[52]~23, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[51]~24 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[51]~24, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[50]~25 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[50]~25, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[49]~26 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[49]~26, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|StageOut[48]~27 , inst5|alu|Div0|auto_generated|divider|divider|StageOut[48]~27, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~0 , inst5|alu|Div0|auto_generated|divider|op_1~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~2 , inst5|alu|Div0|auto_generated|divider|op_1~2, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~4 , inst5|alu|Div0|auto_generated|divider|op_1~4, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~6 , inst5|alu|Div0|auto_generated|divider|op_1~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[3]~6 , inst5|alu|Div0|auto_generated|divider|quotient[3]~6, Processador, 1
instance = comp, \inst5|alu|Mux4~0 , inst5|alu|Mux4~0, Processador, 1
instance = comp, \inst5|alu|Mux4~1 , inst5|alu|Mux4~1, Processador, 1
instance = comp, \inst5|alu|Mux4~4 , inst5|alu|Mux4~4, Processador, 1
instance = comp, \inst5|alu|Mux4~5 , inst5|alu|Mux4~5, Processador, 1
instance = comp, \inst5|alu|Mux4~6 , inst5|alu|Mux4~6, Processador, 1
instance = comp, \inst4|Selector10~1 , inst4|Selector10~1, Processador, 1
instance = comp, \inst4|Selector79~0 , inst4|Selector79~0, Processador, 1
instance = comp, \inst4|WideOr22~0clkctrl , inst4|WideOr22~0clkctrl, Processador, 1
instance = comp, \inst4|data_to_push[3] , inst4|data_to_push[3], Processador, 1
instance = comp, \rtl~8 , rtl~8, Processador, 1
instance = comp, \rtl~8clkctrl , rtl~8clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~35 , inst5|stack|stack~35, Processador, 1
instance = comp, \inst5|stack|stack~43 , inst5|stack|stack~43, Processador, 1
instance = comp, \rtl~5 , rtl~5, Processador, 1
instance = comp, \rtl~5clkctrl , rtl~5clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~51 , inst5|stack|stack~51, Processador, 1
instance = comp, \rtl~6 , rtl~6, Processador, 1
instance = comp, \rtl~6clkctrl , rtl~6clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~59 , inst5|stack|stack~59, Processador, 1
instance = comp, \inst5|stack|stack~82 , inst5|stack|stack~82, Processador, 1
instance = comp, \inst5|stack|Add1~0 , inst5|stack|Add1~0, Processador, 1
instance = comp, \inst5|stack|stack~83 , inst5|stack|stack~83, Processador, 1
instance = comp, \rtl~0 , rtl~0, Processador, 1
instance = comp, \rtl~0clkctrl , rtl~0clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~11 , inst5|stack|stack~11, Processador, 1
instance = comp, \rtl~3 , rtl~3, Processador, 1
instance = comp, \rtl~3clkctrl , rtl~3clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~3 , inst5|stack|stack~3, Processador, 1
instance = comp, \rtl~1 , rtl~1, Processador, 1
instance = comp, \rtl~1clkctrl , rtl~1clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~19 , inst5|stack|stack~19, Processador, 1
instance = comp, \rtl~2 , rtl~2, Processador, 1
instance = comp, \rtl~2clkctrl , rtl~2clkctrl, Processador, 1
instance = comp, \inst5|stack|stack~27 , inst5|stack|stack~27, Processador, 1
instance = comp, \inst5|stack|stack~80 , inst5|stack|stack~80, Processador, 1
instance = comp, \inst5|stack|stack~81 , inst5|stack|stack~81, Processador, 1
instance = comp, \inst5|stack|next_dout~8 , inst5|stack|next_dout~8, Processador, 1
instance = comp, \inst5|stack|next_dout~9 , inst5|stack|next_dout~9, Processador, 1
instance = comp, \inst4|push~clkctrl , inst4|push~clkctrl, Processador, 1
instance = comp, \inst5|stack|next_dout[3] , inst5|stack|next_dout[3], Processador, 1
instance = comp, \inst5|stack|dout~4 , inst5|stack|dout~4, Processador, 1
instance = comp, \inst5|stack|dout[3] , inst5|stack|dout[3], Processador, 1
instance = comp, \inst4|Selector46~0 , inst4|Selector46~0, Processador, 1
instance = comp, \inst4|values_data[3] , inst4|values_data[3], Processador, 1
instance = comp, \inst5|registers|registers[1][3] , inst5|registers|registers[1][3], Processador, 1
instance = comp, \inst5|alu|Add1~8 , inst5|alu|Add1~8, Processador, 1
instance = comp, \inst5|alu|Add0~8 , inst5|alu|Add0~8, Processador, 1
instance = comp, \inst5|alu|Mux3~2 , inst5|alu|Mux3~2, Processador, 1
instance = comp, \inst5|alu|Mux3~3 , inst5|alu|Mux3~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~8 , inst5|alu|Div0|auto_generated|divider|op_1~8, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[4]~5 , inst5|alu|Div0|auto_generated|divider|quotient[4]~5, Processador, 1
instance = comp, \inst5|alu|Mux3~0 , inst5|alu|Mux3~0, Processador, 1
instance = comp, \inst5|alu|Mux3~1 , inst5|alu|Mux3~1, Processador, 1
instance = comp, \inst5|alu|Mux3~4 , inst5|alu|Mux3~4, Processador, 1
instance = comp, \inst5|alu|Mux3~5 , inst5|alu|Mux3~5, Processador, 1
instance = comp, \inst5|alu|Mux3~6 , inst5|alu|Mux3~6, Processador, 1
instance = comp, \inst4|Selector9~0 , inst4|Selector9~0, Processador, 1
instance = comp, \inst4|Selector9~1 , inst4|Selector9~1, Processador, 1
instance = comp, \inst4|Selector80~0 , inst4|Selector80~0, Processador, 1
instance = comp, \inst4|data_to_push[4] , inst4|data_to_push[4], Processador, 1
instance = comp, \inst5|stack|stack~44 , inst5|stack|stack~44, Processador, 1
instance = comp, \inst5|stack|stack~60 , inst5|stack|stack~60, Processador, 1
instance = comp, \inst5|stack|stack~52 , inst5|stack|stack~52, Processador, 1
instance = comp, \inst5|stack|stack~78 , inst5|stack|stack~78, Processador, 1
instance = comp, \inst5|stack|stack~36 , inst5|stack|stack~36, Processador, 1
instance = comp, \inst5|stack|stack~79 , inst5|stack|stack~79, Processador, 1
instance = comp, \inst5|stack|stack~12 , inst5|stack|stack~12, Processador, 1
instance = comp, \inst5|stack|stack~4 , inst5|stack|stack~4, Processador, 1
instance = comp, \inst5|stack|stack~28 , inst5|stack|stack~28, Processador, 1
instance = comp, \inst5|stack|stack~20 , inst5|stack|stack~20, Processador, 1
instance = comp, \inst5|stack|stack~76 , inst5|stack|stack~76, Processador, 1
instance = comp, \inst5|stack|stack~77 , inst5|stack|stack~77, Processador, 1
instance = comp, \inst5|stack|next_dout~6 , inst5|stack|next_dout~6, Processador, 1
instance = comp, \inst5|stack|next_dout~7 , inst5|stack|next_dout~7, Processador, 1
instance = comp, \inst5|stack|next_dout[4] , inst5|stack|next_dout[4], Processador, 1
instance = comp, \inst5|stack|dout~3 , inst5|stack|dout~3, Processador, 1
instance = comp, \inst5|stack|dout[4] , inst5|stack|dout[4], Processador, 1
instance = comp, \inst4|Selector47~0 , inst4|Selector47~0, Processador, 1
instance = comp, \inst4|values_data[4] , inst4|values_data[4], Processador, 1
instance = comp, \inst5|registers|registers[1][4] , inst5|registers|registers[1][4], Processador, 1
instance = comp, \inst5|alu|Add1~10 , inst5|alu|Add1~10, Processador, 1
instance = comp, \inst5|alu|Add0~10 , inst5|alu|Add0~10, Processador, 1
instance = comp, \inst5|alu|Mux2~2 , inst5|alu|Mux2~2, Processador, 1
instance = comp, \inst5|alu|Mux2~3 , inst5|alu|Mux2~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~10 , inst5|alu|Div0|auto_generated|divider|op_1~10, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[5]~4 , inst5|alu|Div0|auto_generated|divider|quotient[5]~4, Processador, 1
instance = comp, \inst5|alu|Mux2~0 , inst5|alu|Mux2~0, Processador, 1
instance = comp, \inst5|alu|Mux2~1 , inst5|alu|Mux2~1, Processador, 1
instance = comp, \inst5|alu|Mux2~4 , inst5|alu|Mux2~4, Processador, 1
instance = comp, \inst5|alu|Mux2~5 , inst5|alu|Mux2~5, Processador, 1
instance = comp, \inst5|alu|Mux2~6 , inst5|alu|Mux2~6, Processador, 1
instance = comp, \inst4|Selector8~0 , inst4|Selector8~0, Processador, 1
instance = comp, \inst4|Selector8~1 , inst4|Selector8~1, Processador, 1
instance = comp, \inst4|Selector81~0 , inst4|Selector81~0, Processador, 1
instance = comp, \inst4|data_to_push[5] , inst4|data_to_push[5], Processador, 1
instance = comp, \inst5|stack|stack~45 , inst5|stack|stack~45, Processador, 1
instance = comp, \inst5|stack|stack~37 , inst5|stack|stack~37, Processador, 1
instance = comp, \inst5|stack|stack~53 , inst5|stack|stack~53, Processador, 1
instance = comp, \inst5|stack|stack~61 , inst5|stack|stack~61, Processador, 1
instance = comp, \inst5|stack|stack~74 , inst5|stack|stack~74, Processador, 1
instance = comp, \inst5|stack|stack~75 , inst5|stack|stack~75, Processador, 1
instance = comp, \inst5|stack|stack~5 , inst5|stack|stack~5, Processador, 1
instance = comp, \inst5|stack|stack~13 , inst5|stack|stack~13, Processador, 1
instance = comp, \inst5|stack|stack~29 , inst5|stack|stack~29, Processador, 1
instance = comp, \inst5|stack|stack~21 , inst5|stack|stack~21, Processador, 1
instance = comp, \inst5|stack|stack~72 , inst5|stack|stack~72, Processador, 1
instance = comp, \inst5|stack|stack~73 , inst5|stack|stack~73, Processador, 1
instance = comp, \inst5|stack|next_dout~4 , inst5|stack|next_dout~4, Processador, 1
instance = comp, \inst5|stack|next_dout~5 , inst5|stack|next_dout~5, Processador, 1
instance = comp, \inst5|stack|next_dout[5] , inst5|stack|next_dout[5], Processador, 1
instance = comp, \inst5|stack|dout~2 , inst5|stack|dout~2, Processador, 1
instance = comp, \inst5|stack|dout[5] , inst5|stack|dout[5], Processador, 1
instance = comp, \inst4|Selector48~0 , inst4|Selector48~0, Processador, 1
instance = comp, \inst4|values_data[5] , inst4|values_data[5], Processador, 1
instance = comp, \inst5|registers|registers[0][5] , inst5|registers|registers[0][5], Processador, 1
instance = comp, \inst5|alu|Add0~12 , inst5|alu|Add0~12, Processador, 1
instance = comp, \inst5|alu|Add1~12 , inst5|alu|Add1~12, Processador, 1
instance = comp, \inst5|alu|Mux1~2 , inst5|alu|Mux1~2, Processador, 1
instance = comp, \inst5|alu|Mux1~3 , inst5|alu|Mux1~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~12 , inst5|alu|Div0|auto_generated|divider|op_1~12, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[6]~3 , inst5|alu|Div0|auto_generated|divider|quotient[6]~3, Processador, 1
instance = comp, \inst5|alu|Mux1~0 , inst5|alu|Mux1~0, Processador, 1
instance = comp, \inst5|alu|Mux1~1 , inst5|alu|Mux1~1, Processador, 1
instance = comp, \inst5|alu|Mux1~4 , inst5|alu|Mux1~4, Processador, 1
instance = comp, \inst5|alu|Mux1~5 , inst5|alu|Mux1~5, Processador, 1
instance = comp, \inst4|Selector82~0 , inst4|Selector82~0, Processador, 1
instance = comp, \inst4|Selector82~1 , inst4|Selector82~1, Processador, 1
instance = comp, \inst4|Selector82~2 , inst4|Selector82~2, Processador, 1
instance = comp, \inst4|data_to_push[6] , inst4|data_to_push[6], Processador, 1
instance = comp, \inst5|stack|stack~54 , inst5|stack|stack~54, Processador, 1
instance = comp, \inst5|stack|stack~46 , inst5|stack|stack~46, Processador, 1
instance = comp, \inst5|stack|stack~70 , inst5|stack|stack~70, Processador, 1
instance = comp, \inst5|stack|stack~62 , inst5|stack|stack~62, Processador, 1
instance = comp, \inst5|stack|stack~38 , inst5|stack|stack~38, Processador, 1
instance = comp, \inst5|stack|stack~71 , inst5|stack|stack~71, Processador, 1
instance = comp, \inst5|stack|stack~14 , inst5|stack|stack~14, Processador, 1
instance = comp, \inst5|stack|stack~30 , inst5|stack|stack~30, Processador, 1
instance = comp, \inst5|stack|stack~22 , inst5|stack|stack~22, Processador, 1
instance = comp, \inst5|stack|stack~68 , inst5|stack|stack~68, Processador, 1
instance = comp, \inst5|stack|stack~6 , inst5|stack|stack~6, Processador, 1
instance = comp, \inst5|stack|stack~69 , inst5|stack|stack~69, Processador, 1
instance = comp, \inst5|stack|next_dout~2 , inst5|stack|next_dout~2, Processador, 1
instance = comp, \inst5|stack|next_dout~3 , inst5|stack|next_dout~3, Processador, 1
instance = comp, \inst5|stack|next_dout[6] , inst5|stack|next_dout[6], Processador, 1
instance = comp, \inst5|stack|dout~1 , inst5|stack|dout~1, Processador, 1
instance = comp, \inst5|stack|dout[6]~feeder , inst5|stack|dout[6]~feeder, Processador, 1
instance = comp, \inst5|stack|dout[6] , inst5|stack|dout[6], Processador, 1
instance = comp, \inst4|Selector49~0 , inst4|Selector49~0, Processador, 1
instance = comp, \inst4|values_data[6] , inst4|values_data[6], Processador, 1
instance = comp, \inst5|registers|registers[0][6] , inst5|registers|registers[0][6], Processador, 1
instance = comp, \inst5|alu|Add0~14 , inst5|alu|Add0~14, Processador, 1
instance = comp, \inst5|alu|Add1~14 , inst5|alu|Add1~14, Processador, 1
instance = comp, \inst5|alu|Mux0~4 , inst5|alu|Mux0~4, Processador, 1
instance = comp, \inst5|alu|Mux0~5 , inst5|alu|Mux0~5, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|add_sub_0|_~0 , inst5|alu|Div0|auto_generated|divider|divider|add_sub_0|_~0, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|divider|sel[0] , inst5|alu|Div0|auto_generated|divider|divider|sel[0], Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|op_1~14 , inst5|alu|Div0|auto_generated|divider|op_1~14, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[7]~2 , inst5|alu|Div0|auto_generated|divider|quotient[7]~2, Processador, 1
instance = comp, \inst5|alu|Mux0~1 , inst5|alu|Mux0~1, Processador, 1
instance = comp, \inst5|alu|Mux0~2 , inst5|alu|Mux0~2, Processador, 1
instance = comp, \inst5|alu|Mux0~8 , inst5|alu|Mux0~8, Processador, 1
instance = comp, \inst5|alu|Mux0~9 , inst5|alu|Mux0~9, Processador, 1
instance = comp, \inst5|alu|Mux0~11 , inst5|alu|Mux0~11, Processador, 1
instance = comp, \inst4|Selector6~1 , inst4|Selector6~1, Processador, 1
instance = comp, \inst4|Selector83~0 , inst4|Selector83~0, Processador, 1
instance = comp, \inst4|data_to_push[7] , inst4|data_to_push[7], Processador, 1
instance = comp, \inst5|stack|stack~39 , inst5|stack|stack~39, Processador, 1
instance = comp, \inst5|stack|stack~47 , inst5|stack|stack~47, Processador, 1
instance = comp, \inst5|stack|stack~55 , inst5|stack|stack~55, Processador, 1
instance = comp, \inst5|stack|stack~63 , inst5|stack|stack~63, Processador, 1
instance = comp, \inst5|stack|stack~66 , inst5|stack|stack~66, Processador, 1
instance = comp, \inst5|stack|stack~67 , inst5|stack|stack~67, Processador, 1
instance = comp, \inst5|stack|stack~15 , inst5|stack|stack~15, Processador, 1
instance = comp, \inst5|stack|stack~7 , inst5|stack|stack~7, Processador, 1
instance = comp, \inst5|stack|stack~23 , inst5|stack|stack~23, Processador, 1
instance = comp, \inst5|stack|stack~31 , inst5|stack|stack~31, Processador, 1
instance = comp, \inst5|stack|stack~64 , inst5|stack|stack~64, Processador, 1
instance = comp, \inst5|stack|stack~65 , inst5|stack|stack~65, Processador, 1
instance = comp, \inst5|stack|next_dout~0 , inst5|stack|next_dout~0, Processador, 1
instance = comp, \inst5|stack|next_dout~1 , inst5|stack|next_dout~1, Processador, 1
instance = comp, \inst5|stack|next_dout[7] , inst5|stack|next_dout[7], Processador, 1
instance = comp, \inst5|stack|dout~0 , inst5|stack|dout~0, Processador, 1
instance = comp, \inst5|stack|dout[7] , inst5|stack|dout[7], Processador, 1
instance = comp, \inst4|Selector50~0 , inst4|Selector50~0, Processador, 1
instance = comp, \inst4|values_data[7] , inst4|values_data[7], Processador, 1
instance = comp, \inst5|registers|registers[0][7] , inst5|registers|registers[0][7], Processador, 1
instance = comp, \inst5|alu|LessThan4~1 , inst5|alu|LessThan4~1, Processador, 1
instance = comp, \inst5|alu|LessThan4~3 , inst5|alu|LessThan4~3, Processador, 1
instance = comp, \inst5|alu|LessThan4~5 , inst5|alu|LessThan4~5, Processador, 1
instance = comp, \inst5|alu|LessThan4~7 , inst5|alu|LessThan4~7, Processador, 1
instance = comp, \inst5|alu|LessThan4~9 , inst5|alu|LessThan4~9, Processador, 1
instance = comp, \inst5|alu|LessThan4~11 , inst5|alu|LessThan4~11, Processador, 1
instance = comp, \inst5|alu|LessThan4~13 , inst5|alu|LessThan4~13, Processador, 1
instance = comp, \inst5|alu|LessThan4~14 , inst5|alu|LessThan4~14, Processador, 1
instance = comp, \inst5|alu|Mux0~3 , inst5|alu|Mux0~3, Processador, 1
instance = comp, \inst5|alu|Mux5~2 , inst5|alu|Mux5~2, Processador, 1
instance = comp, \inst5|alu|Mux5~3 , inst5|alu|Mux5~3, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[2]~7 , inst5|alu|Div0|auto_generated|divider|quotient[2]~7, Processador, 1
instance = comp, \inst5|alu|Mux5~0 , inst5|alu|Mux5~0, Processador, 1
instance = comp, \inst5|alu|Mux5~1 , inst5|alu|Mux5~1, Processador, 1
instance = comp, \inst5|alu|Mux5~4 , inst5|alu|Mux5~4, Processador, 1
instance = comp, \inst5|alu|Mux5~5 , inst5|alu|Mux5~5, Processador, 1
instance = comp, \inst5|alu|Mux5~6 , inst5|alu|Mux5~6, Processador, 1
instance = comp, \inst4|Selector11~0 , inst4|Selector11~0, Processador, 1
instance = comp, \inst4|Selector11~1 , inst4|Selector11~1, Processador, 1
instance = comp, \inst4|Selector78~0 , inst4|Selector78~0, Processador, 1
instance = comp, \inst4|data_to_push[2] , inst4|data_to_push[2], Processador, 1
instance = comp, \inst5|stack|stack~42 , inst5|stack|stack~42, Processador, 1
instance = comp, \inst5|stack|stack~34 , inst5|stack|stack~34, Processador, 1
instance = comp, \inst5|stack|stack~50 , inst5|stack|stack~50, Processador, 1
instance = comp, \inst5|stack|stack~58 , inst5|stack|stack~58, Processador, 1
instance = comp, \inst5|stack|stack~86 , inst5|stack|stack~86, Processador, 1
instance = comp, \inst5|stack|stack~87 , inst5|stack|stack~87, Processador, 1
instance = comp, \inst5|stack|stack~10 , inst5|stack|stack~10, Processador, 1
instance = comp, \inst5|stack|stack~2 , inst5|stack|stack~2, Processador, 1
instance = comp, \inst5|stack|stack~18 , inst5|stack|stack~18, Processador, 1
instance = comp, \inst5|stack|stack~26 , inst5|stack|stack~26, Processador, 1
instance = comp, \inst5|stack|stack~84 , inst5|stack|stack~84, Processador, 1
instance = comp, \inst5|stack|stack~85 , inst5|stack|stack~85, Processador, 1
instance = comp, \inst5|stack|next_dout~10 , inst5|stack|next_dout~10, Processador, 1
instance = comp, \inst5|stack|next_dout~11 , inst5|stack|next_dout~11, Processador, 1
instance = comp, \inst5|stack|next_dout[2] , inst5|stack|next_dout[2], Processador, 1
instance = comp, \inst5|stack|dout~5 , inst5|stack|dout~5, Processador, 1
instance = comp, \inst5|stack|dout[2] , inst5|stack|dout[2], Processador, 1
instance = comp, \inst4|Selector45~0 , inst4|Selector45~0, Processador, 1
instance = comp, \inst4|values_data[2] , inst4|values_data[2], Processador, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, Processador, 1
instance = comp, \inst4|Add0~32 , inst4|Add0~32, Processador, 1
instance = comp, \inst4|Selector28~3 , inst4|Selector28~3, Processador, 1
instance = comp, \inst4|Equal0~0 , inst4|Equal0~0, Processador, 1
instance = comp, \inst4|Equal0~1 , inst4|Equal0~1, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[1]~8 , inst5|alu|Div0|auto_generated|divider|quotient[1]~8, Processador, 1
instance = comp, \inst5|alu|Mux6~0 , inst5|alu|Mux6~0, Processador, 1
instance = comp, \inst5|alu|Mux6~1 , inst5|alu|Mux6~1, Processador, 1
instance = comp, \inst5|alu|Mux6~2 , inst5|alu|Mux6~2, Processador, 1
instance = comp, \inst5|alu|Mux6~3 , inst5|alu|Mux6~3, Processador, 1
instance = comp, \inst5|alu|Mux6~4 , inst5|alu|Mux6~4, Processador, 1
instance = comp, \inst5|alu|Mux6~5 , inst5|alu|Mux6~5, Processador, 1
instance = comp, \inst5|alu|Mux6~6 , inst5|alu|Mux6~6, Processador, 1
instance = comp, \inst4|Equal1~0 , inst4|Equal1~0, Processador, 1
instance = comp, \inst4|Selector28~4 , inst4|Selector28~4, Processador, 1
instance = comp, \inst4|Equal2~1 , inst4|Equal2~1, Processador, 1
instance = comp, \inst4|Equal2~0 , inst4|Equal2~0, Processador, 1
instance = comp, \inst4|Equal2~2 , inst4|Equal2~2, Processador, 1
instance = comp, \inst4|Selector28~5 , inst4|Selector28~5, Processador, 1
instance = comp, \inst4|Selector28~6 , inst4|Selector28~6, Processador, 1
instance = comp, \inst4|Selector86~0 , inst4|Selector86~0, Processador, 1
instance = comp, \inst4|Selector86~0clkctrl , inst4|Selector86~0clkctrl, Processador, 1
instance = comp, \inst4|ip[7] , inst4|ip[7], Processador, 1
instance = comp, \inst4|Selector55~0 , inst4|Selector55~0, Processador, 1
instance = comp, \inst4|values_addr[3] , inst4|values_addr[3], Processador, 1
instance = comp, \inst4|Add0~28 , inst4|Add0~28, Processador, 1
instance = comp, \inst4|ip[6] , inst4|ip[6], Processador, 1
instance = comp, \inst4|Selector54~0 , inst4|Selector54~0, Processador, 1
instance = comp, \inst4|values_addr[2] , inst4|values_addr[2], Processador, 1
instance = comp, \inst4|Add0~24 , inst4|Add0~24, Processador, 1
instance = comp, \inst4|ip[5] , inst4|ip[5], Processador, 1
instance = comp, \inst4|Selector52~0 , inst4|Selector52~0, Processador, 1
instance = comp, \inst4|values_addr[0] , inst4|values_addr[0], Processador, 1
instance = comp, \inst4|Add0~20 , inst4|Add0~20, Processador, 1
instance = comp, \inst4|ip[4] , inst4|ip[4], Processador, 1
instance = comp, \inst4|Selector77~1 , inst4|Selector77~1, Processador, 1
instance = comp, \inst4|Selector77~2 , inst4|Selector77~2, Processador, 1
instance = comp, \inst4|data_to_push[1] , inst4|data_to_push[1], Processador, 1
instance = comp, \inst5|stack|stack~41 , inst5|stack|stack~41, Processador, 1
instance = comp, \inst5|stack|stack~33 , inst5|stack|stack~33, Processador, 1
instance = comp, \inst5|stack|stack~49 , inst5|stack|stack~49, Processador, 1
instance = comp, \inst5|stack|stack~57 , inst5|stack|stack~57, Processador, 1
instance = comp, \inst5|stack|stack~90 , inst5|stack|stack~90, Processador, 1
instance = comp, \inst5|stack|stack~91 , inst5|stack|stack~91, Processador, 1
instance = comp, \inst5|stack|stack~1 , inst5|stack|stack~1, Processador, 1
instance = comp, \inst5|stack|stack~9 , inst5|stack|stack~9, Processador, 1
instance = comp, \inst5|stack|stack~25 , inst5|stack|stack~25, Processador, 1
instance = comp, \inst5|stack|stack~17 , inst5|stack|stack~17, Processador, 1
instance = comp, \inst5|stack|stack~88 , inst5|stack|stack~88, Processador, 1
instance = comp, \inst5|stack|stack~89 , inst5|stack|stack~89, Processador, 1
instance = comp, \inst5|stack|next_dout~12 , inst5|stack|next_dout~12, Processador, 1
instance = comp, \inst5|stack|next_dout~13 , inst5|stack|next_dout~13, Processador, 1
instance = comp, \inst5|stack|next_dout[1] , inst5|stack|next_dout[1], Processador, 1
instance = comp, \inst5|stack|dout~6 , inst5|stack|dout~6, Processador, 1
instance = comp, \inst5|stack|dout[1]~feeder , inst5|stack|dout[1]~feeder, Processador, 1
instance = comp, \inst5|stack|dout[1] , inst5|stack|dout[1], Processador, 1
instance = comp, \inst4|Selector44~0 , inst4|Selector44~0, Processador, 1
instance = comp, \inst4|values_data[1] , inst4|values_data[1], Processador, 1
instance = comp, \inst5|registers|registers[0][1] , inst5|registers|registers[0][1], Processador, 1
instance = comp, \inst5|alu|Mux7~6 , inst5|alu|Mux7~6, Processador, 1
instance = comp, \inst5|alu|Div0|auto_generated|divider|quotient[0]~9 , inst5|alu|Div0|auto_generated|divider|quotient[0]~9, Processador, 1
instance = comp, \inst5|alu|Mux7~7 , inst5|alu|Mux7~7, Processador, 1
instance = comp, \inst5|alu|Selector0~0 , inst5|alu|Selector0~0, Processador, 1
instance = comp, \inst5|alu|Mux7~3 , inst5|alu|Mux7~3, Processador, 1
instance = comp, \inst5|alu|Mux7~4 , inst5|alu|Mux7~4, Processador, 1
instance = comp, \inst5|alu|Mux7~0 , inst5|alu|Mux7~0, Processador, 1
instance = comp, \inst5|alu|Mux7~1 , inst5|alu|Mux7~1, Processador, 1
instance = comp, \inst5|alu|Mux7~2 , inst5|alu|Mux7~2, Processador, 1
instance = comp, \inst5|alu|Mux7~5 , inst5|alu|Mux7~5, Processador, 1
instance = comp, \inst5|alu|Mux7~8 , inst5|alu|Mux7~8, Processador, 1
instance = comp, \inst4|Equal0~2 , inst4|Equal0~2, Processador, 1
instance = comp, \inst4|Selector28~1 , inst4|Selector28~1, Processador, 1
instance = comp, \inst4|state~48 , inst4|state~48, Processador, 1
instance = comp, \inst4|state~49 , inst4|state~49, Processador, 1
instance = comp, \inst4|state~29 , inst4|state~29, Processador, 1
instance = comp, \inst4|state~30 , inst4|state~30, Processador, 1
instance = comp, \inst4|state~47 , inst4|state~47, Processador, 1
instance = comp, \inst4|state~31 , inst4|state~31, Processador, 1
instance = comp, \inst4|state.10000 , inst4|state.10000, Processador, 1
instance = comp, \inst4|WideOr24 , inst4|WideOr24, Processador, 1
instance = comp, \inst4|stack_clk , inst4|stack_clk, Processador, 1
instance = comp, \inst4|stack_clk~clkctrl , inst4|stack_clk~clkctrl, Processador, 1
instance = comp, \inst4|Selector13~1 , inst4|Selector13~1, Processador, 1
instance = comp, \inst4|Selector13~2 , inst4|Selector13~2, Processador, 1
instance = comp, \inst4|Selector76~0 , inst4|Selector76~0, Processador, 1
instance = comp, \inst4|data_to_push[0] , inst4|data_to_push[0], Processador, 1
instance = comp, \inst5|stack|stack~48 , inst5|stack|stack~48, Processador, 1
instance = comp, \inst5|stack|stack~56 , inst5|stack|stack~56, Processador, 1
instance = comp, \inst5|stack|stack~40 , inst5|stack|stack~40, Processador, 1
instance = comp, \inst5|stack|stack~94 , inst5|stack|stack~94, Processador, 1
instance = comp, \inst5|stack|stack~32 , inst5|stack|stack~32, Processador, 1
instance = comp, \inst5|stack|stack~95 , inst5|stack|stack~95, Processador, 1
instance = comp, \inst5|stack|stack~8 , inst5|stack|stack~8, Processador, 1
instance = comp, \inst5|stack|stack~0 , inst5|stack|stack~0, Processador, 1
instance = comp, \inst5|stack|stack~24 , inst5|stack|stack~24, Processador, 1
instance = comp, \inst5|stack|stack~16 , inst5|stack|stack~16, Processador, 1
instance = comp, \inst5|stack|stack~92 , inst5|stack|stack~92, Processador, 1
instance = comp, \inst5|stack|stack~93 , inst5|stack|stack~93, Processador, 1
instance = comp, \inst5|stack|next_dout~14 , inst5|stack|next_dout~14, Processador, 1
instance = comp, \inst5|stack|next_dout~15 , inst5|stack|next_dout~15, Processador, 1
instance = comp, \inst5|stack|next_dout[0] , inst5|stack|next_dout[0], Processador, 1
instance = comp, \inst5|stack|dout~7 , inst5|stack|dout~7, Processador, 1
instance = comp, \inst5|stack|dout[0] , inst5|stack|dout[0], Processador, 1
instance = comp, \inst4|Selector43~0 , inst4|Selector43~0, Processador, 1
instance = comp, \inst4|values_data[0] , inst4|values_data[0], Processador, 1
instance = comp, \inst4|Add0~16 , inst4|Add0~16, Processador, 1
instance = comp, \inst4|ip[3] , inst4|ip[3], Processador, 1
instance = comp, \inst13|altsyncram_component|auto_generated|ram_block1a8 , inst13|altsyncram_component|auto_generated|ram_block1a8, Processador, 1
instance = comp, \inst4|Selector20~1 , inst4|Selector20~1, Processador, 1
instance = comp, \inst4|Selector20~2 , inst4|Selector20~2, Processador, 1
instance = comp, \inst4|Selector17~0 , inst4|Selector17~0, Processador, 1
instance = comp, \inst4|Selector17~1 , inst4|Selector17~1, Processador, 1
instance = comp, \inst4|two_register_instruction , inst4|two_register_instruction, Processador, 1
instance = comp, \inst4|state~27 , inst4|state~27, Processador, 1
instance = comp, \inst4|state.01000 , inst4|state.01000, Processador, 1
instance = comp, \inst4|Selector70~0 , inst4|Selector70~0, Processador, 1
instance = comp, \inst4|future_state~0 , inst4|future_state~0, Processador, 1
instance = comp, \inst4|state~39 , inst4|state~39, Processador, 1
instance = comp, \inst4|state.01011 , inst4|state.01011, Processador, 1
instance = comp, \inst4|state~35 , inst4|state~35, Processador, 1
instance = comp, \inst4|state.01100~feeder , inst4|state.01100~feeder, Processador, 1
instance = comp, \inst4|state.01100 , inst4|state.01100, Processador, 1
instance = comp, \inst4|Selector75~0 , inst4|Selector75~0, Processador, 1
instance = comp, \inst4|Selector73~1 , inst4|Selector73~1, Processador, 1
instance = comp, \inst4|values_ram_clk , inst4|values_ram_clk, Processador, 1
instance = comp, \inst4|values_ram_clk~clkctrl , inst4|values_ram_clk~clkctrl, Processador, 1
instance = comp, \inst4|Add0~12 , inst4|Add0~12, Processador, 1
instance = comp, \inst4|ip[2] , inst4|ip[2], Processador, 1
instance = comp, \inst4|Decoder0~1 , inst4|Decoder0~1, Processador, 1
instance = comp, \inst4|state~33 , inst4|state~33, Processador, 1
instance = comp, \inst4|state.01101 , inst4|state.01101, Processador, 1
instance = comp, \inst4|WideOr27~0 , inst4|WideOr27~0, Processador, 1
instance = comp, \inst4|Selector62~0 , inst4|Selector62~0, Processador, 1
instance = comp, \inst4|ew_ram_values , inst4|ew_ram_values, Processador, 1
instance = comp, \inst4|Add0~8 , inst4|Add0~8, Processador, 1
instance = comp, \inst4|ip[1] , inst4|ip[1], Processador, 1
instance = comp, \inst4|Selector1~0 , inst4|Selector1~0, Processador, 1
instance = comp, \inst4|ir[4] , inst4|ir[4], Processador, 1
instance = comp, \inst4|Selector85~0 , inst4|Selector85~0, Processador, 1
instance = comp, \inst4|Add0~4 , inst4|Add0~4, Processador, 1
instance = comp, \inst4|ip[0] , inst4|ip[0], Processador, 1
instance = comp, \inst4|Selector4~0 , inst4|Selector4~0, Processador, 1
instance = comp, \inst4|ir[2] , inst4|ir[2], Processador, 1
instance = comp, \inst4|WideOr11~0 , inst4|WideOr11~0, Processador, 1
instance = comp, \inst4|state~25 , inst4|state~25, Processador, 1
instance = comp, \inst4|state.00000 , inst4|state.00000, Processador, 1
instance = comp, \inst4|WideOr40~0 , inst4|WideOr40~0, Processador, 1
instance = comp, \inst4|Selector3~0 , inst4|Selector3~0, Processador, 1
instance = comp, \inst4|ir[3] , inst4|ir[3], Processador, 1
instance = comp, \inst4|Selector28~0 , inst4|Selector28~0, Processador, 1
instance = comp, \inst4|Selector15~0 , inst4|Selector15~0, Processador, 1
instance = comp, \inst4|WideOr41~2 , inst4|WideOr41~2, Processador, 1
instance = comp, \inst4|Selector71~0 , inst4|Selector71~0, Processador, 1
instance = comp, \inst4|inst_ram_clk , inst4|inst_ram_clk, Processador, 1
instance = comp, \inst4|state~41 , inst4|state~41, Processador, 1
instance = comp, \inst4|state~40 , inst4|state~40, Processador, 1
instance = comp, \inst4|state~42 , inst4|state~42, Processador, 1
instance = comp, \inst4|state.01111 , inst4|state.01111, Processador, 1
instance = comp, \inst4|state~43 , inst4|state~43, Processador, 1
instance = comp, \inst4|state~44 , inst4|state~44, Processador, 1
instance = comp, \inst4|state.00001 , inst4|state.00001, Processador, 1
instance = comp, \inst4|WideOr0~0 , inst4|WideOr0~0, Processador, 1
instance = comp, \inst4|state~26 , inst4|state~26, Processador, 1
instance = comp, \inst4|state.00010 , inst4|state.00010, Processador, 1
instance = comp, \inst4|Selector5~0 , inst4|Selector5~0, Processador, 1
instance = comp, \inst4|ir[1] , inst4|ir[1], Processador, 1
instance = comp, \inst4|Selector41~0 , inst4|Selector41~0, Processador, 1
instance = comp, \inst4|alu_selector[1] , inst4|alu_selector[1], Processador, 1
instance = comp, \inst5|alu|WideOr1~0 , inst5|alu|WideOr1~0, Processador, 1
instance = comp, \inst5|alu|WideOr1~1 , inst5|alu|WideOr1~1, Processador, 1
instance = comp, \inst5|alu|Selector0~6 , inst5|alu|Selector0~6, Processador, 1
instance = comp, \inst5|alu|Selector0~5 , inst5|alu|Selector0~5, Processador, 1
instance = comp, \inst5|alu|Selector0~3 , inst5|alu|Selector0~3, Processador, 1
instance = comp, \inst5|alu|Selector0~1 , inst5|alu|Selector0~1, Processador, 1
instance = comp, \inst5|alu|Selector0~2 , inst5|alu|Selector0~2, Processador, 1
instance = comp, \inst5|alu|Selector0~4 , inst5|alu|Selector0~4, Processador, 1
instance = comp, \inst5|alu|Selector0~7 , inst5|alu|Selector0~7, Processador, 1
instance = comp, \inst5|alu|carryOut , inst5|alu|carryOut, Processador, 1
instance = comp, \inst5|stack|Add0~6 , inst5|stack|Add0~6, Processador, 1
instance = comp, \inst5|stack|index[3]~feeder , inst5|stack|index[3]~feeder, Processador, 1
instance = comp, \inst5|stack|index[3] , inst5|stack|index[3], Processador, 1
instance = comp, \inst5|stack|Add0~8 , inst5|stack|Add0~8, Processador, 1
instance = comp, \inst5|stack|index[4] , inst5|stack|index[4], Processador, 1
instance = comp, \inst5|stack|WideOr0~0 , inst5|stack|WideOr0~0, Processador, 1
instance = comp, \inst5|stack|Add0~10 , inst5|stack|Add0~10, Processador, 1
instance = comp, \inst5|stack|index[5] , inst5|stack|index[5], Processador, 1
instance = comp, \inst5|stack|Add0~12 , inst5|stack|Add0~12, Processador, 1
instance = comp, \inst5|stack|index[6] , inst5|stack|index[6], Processador, 1
instance = comp, \inst5|stack|Add0~14 , inst5|stack|Add0~14, Processador, 1
instance = comp, \inst5|stack|index[7] , inst5|stack|index[7], Processador, 1
instance = comp, \inst5|stack|WideOr0~1 , inst5|stack|WideOr0~1, Processador, 1
instance = comp, \inst5|stack|WideOr0 , inst5|stack|WideOr0, Processador, 1
instance = comp, \inst5|stack|WideOr1 , inst5|stack|WideOr1, Processador, 1
instance = comp, \inst5|alu|Mux1~6 , inst5|alu|Mux1~6, Processador, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
