# Loading project ProcessorTests
# Compile of Branch_TB.sv was successful with warnings.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:22:12 on Jun 18,2018
# Loading sv_std.std
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
restart -f
run 200
# ** Error: ZEEP
#    Time: 0 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 38
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# ** Error: ZEEP
#    Time: 0 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 38
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch.sv was successful.
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
restart -f
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
add wave sim:/Branch_TB/*
run 200
run 200
restart -f
run 200
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# ** Error: Trying to branch when it shouldn't.
#    Time: 9 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 19 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 29 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 39 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 49 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 59 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 69 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 79 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 89 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 99 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 109 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 119 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 129 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 139 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 149 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 159 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 169 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 179 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 189 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 199 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch.sv was successful.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 200
run 200
# Compile of Branch.sv was successful.
# Compile of Branch.sv was successful.
restart -f
# ** Error: (vsim-13) Recompile work.Branch_TB_sv_unit because work.BranchModesPackage has changed.
# ** Error (suppressible): (vsim-12) Recompile work.Branch_TB after work.Branch_TB_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.Branch_TB because work.BranchModesPackage has changed.
restart -f
# No Design Loaded!
# Compile of Branch.sv was successful.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:22:12 on Jun 18,2018
# Error loading design
# End time: 09:40:48 on Jun 18,2018, Elapsed time: 0:18:36
# Errors: 25, Warnings: 0
restart -f
# No Design Loaded!
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:40:59 on Jun 18,2018
# ** Error: (vsim-13) Recompile work.Branch_TB_sv_unit because work.BranchModesPackage has changed.
# ** Error (suppressible): (vsim-12) Recompile work.Branch_TB after work.Branch_TB_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.Branch_TB because work.BranchModesPackage has changed.
# Error loading design
# End time: 09:40:59 on Jun 18,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of Branch.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:41:08 on Jun 18,2018
# Loading sv_std.std
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
restart -f
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
run 200
run 200
run 200
run 200
run 200
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
# BEQ: 1
# BEQ: 0
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
# BEQ: 1
# ** Error: Trying to branch when it shouldn't.
#    Time: 329 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 66
# BEQ: 0
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
restart -f
run 200
run 200
# BEQ: 1
# BEQ: 0
run 200
# Compile of Branch.sv was successful.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 2000
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Trying to branch when it shouldn't.
#    Time: 419 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 186
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
restart -f
run 2000
run 2000
restart -f
run 2000
restart -f
run 2000
restart -f
# Compile of Branch_TB.sv failed with 1 errors.
# Compile of Branch_TB.sv failed with 1 errors.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# 10 compiles, 0 failed with no errors.
run 2000
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 2000
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 499 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 295
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 509 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 310
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 509 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 310
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# Done.
