Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 25 12:46:19 2025
| Host         : user20-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file stopwatch_top_control_sets_placed.rpt
| Design       : stopwatch_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              74 |           24 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  hu100/CLK     |                       | reset_p_IBUF            |                1 |              1 |         1.00 |
|  hu2k/CLK      |                       | reset_p_IBUF            |                1 |              2 |         2.00 |
|  u3/CLK        |                       | reset_p_IBUF            |                1 |              2 |         2.00 |
|  hu100/CLK     | du1/start_stop_clean  | reset_p_IBUF            |                2 |              4 |         2.00 |
|  hu100/CLK     | u3/ms_tens[3]_i_1_n_0 | reset_p_IBUF            |                1 |              4 |         4.00 |
|  u3/CLK        | u2/hour_ones0         | reset_p_IBUF            |                2 |              4 |         2.00 |
|  u3/CLK        | u2/min_ones0          | reset_p_IBUF            |                1 |              4 |         4.00 |
|  u3/CLK        | u2/hour_tens0         | reset_p_IBUF            |                1 |              4 |         4.00 |
|  u3/CLK        | u2/sec_ones0          | reset_p_IBUF            |                2 |              4 |         2.00 |
|  u3/CLK        | u2/min_tens0          | reset_p_IBUF            |                1 |              4 |         4.00 |
|  u3/CLK        | u2/sec_tens0          | reset_p_IBUF            |                1 |              4 |         4.00 |
|  hu10/CLK      |                       | reset_p_IBUF            |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                       |                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                       | du1/count[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                       | du2/count[0]_i_1__3_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                       | reset_p_IBUF            |               20 |             63 |         3.15 |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+


