verilog xil_defaultlib --include "../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../zynq7020_vivado.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/Axi_Transfer.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_Bias.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_fadd_32ns_32nbkb.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_fcmp_32ns_32nfYi.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_fdiv_32ns_32ndEe.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_fmul_32ns_32ncud.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_Input.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_mul_64ns_32nshbi.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_Parameters.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_sdiv_32ns_32sg8j.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_sdiv_32s_32s_ibs.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn_sitofp_32ns_3eOg.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/p_hls_fptosi_float_i.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/regslice_core.v" \
"../../../../zynq7020_vivado.srcs/sources_1/bd/system/ipshared/fd86/hdl/verilog/cnn.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
