#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: D:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: xiao
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Fri Jul  5 01:43:32 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 12)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 15)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 22)] Object 'ad_otr_1' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 40)] | Port key_force_trig has been placed at location P6, whose type is share pin.
Executing : def_port {key_force_trig} LOC=P6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=R7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=R7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=T7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=T7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 5%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 495597
Wirelength after clock region global placement is 4768 and checksum is EF3A47AF965D70B9.
1st GP placement takes 1.56 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_56_112.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 4768 and checksum is EF3A47AF965D70B9.
Pre global placement takes 1.77 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_15_5.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_91_6.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_91_5.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1 on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_56_112.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 489892.
	5 iterations finished.
	Final slack 493954.
Super clustering done.
Design Utilization : 5%.
Worst slack after global placement is 495506
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 4086 and checksum is 1F56C7C097CF4964.
Global placement takes 0.16 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 4537 and checksum is 99A64A6ED36827DC.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 489892.
	5 iterations finished.
	Final slack 493954.
Super clustering done.
Design Utilization : 5%.
Worst slack after post global placement is 495531
3rd GP placement takes 0.17 sec.

Wirelength after post global placement is 4027 and checksum is A5027030B927080.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 0.212036.
Wirelength after legalization is 5122 and checksum is 771FA8CCEB1389B6.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 495239.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 5122 and checksum is 771FA8CCEB1389B6.
Phase 5.2 DP placement started.
Legalized cost 495239.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 5122 and checksum is 771FA8CCEB1389B6.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 495239, TNS after placement is 0.
Placement done.
Total placement takes 2.44 sec.
Finished placement.

Routing started.
Building routing graph takes 0.69 sec.
Worst slack is 495239, TNS before global route is 0.
Processing design graph takes 0.14 sec.
Total memory for routing:
	63.966580 M.
Total nets for routing : 1420.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 9 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 39 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 1519 subnets.
    forward max bucket size 295 , backward 19.
        Unrouted nets 924 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 23 , backward 52.
        Unrouted nets 705 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 26 , backward 33.
        Unrouted nets 547 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 42.
        Unrouted nets 424 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 71.
        Unrouted nets 286 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 63.
        Unrouted nets 195 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 95.
        Unrouted nets 121 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 28.
        Unrouted nets 64 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 28.
        Unrouted nets 39 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 26.
        Unrouted nets 29 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 24.
        Unrouted nets 7 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 11.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 9.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 15.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
Detailed routing takes 0.44 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 10010.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.80 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 190      | 3748          | 6                  
|   FF                     | 334      | 22488         | 2                  
|   LUT                    | 639      | 14992         | 5                  
|   LUT-FF pairs           | 121      | 14992         | 1                  
| Use of CLMS              | 84       | 1892          | 5                  
|   FF                     | 185      | 11352         | 2                  
|   LUT                    | 270      | 7568          | 4                  
|   LUT-FF pairs           | 80       | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0.5      | 60            | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 71       | 3480          | 3                  
| Use of IO                | 42       | 226           | 19                 
|   IOBD                   | 10       | 57            | 18                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 29       | 157           | 19                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 42       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:15s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Jul  5 01:43:45 2024
Action pnr: Peak memory pool usage is 814 MB
