# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/new/ALU_WRAPPER.sv" \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/Downloads/CSR_v1_03.sv" \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/new/OTTER_MCU.sv" \
"../../../../../../../Downloads/OTTER_Wrapper_v1_07.sv" \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/new/REG_FILE_WRAPPER.sv" \
"../../../../../cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Vivado/cpe233_exp3_ALU/cpe233_exp3_ALU.srcs/sources_1/new/alu.sv" \
"../../../../../cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/control_unit_dcdr_v_1_04-1.sv" \
"../../../../../cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/control_unit_fsm_v_1_06.sv" \
"../../../../../cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/otter_memory_v1_06.sv" \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/new/pc_mod.sv" \
"../../../../../cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/reg_file_v_1_01.sv" \

verilog xil_defaultlib  \
"../../../../cpe233_exp7_risc-v_with_interrupts.srcs/sources_1/imports/Downloads/Exp6_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
