// Seed: 4051078617
module module_0 #(
    parameter id_7 = 32'd48,
    parameter id_8 = 32'd37
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6, _id_7, _id_8;
  wire [id_8  ==?  id_7 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd37
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  input wire _id_1;
  wire id_5;
  ;
  logic [7:0][id_2  ==  1 : -1] id_6;
  parameter id_7 = 1;
  wire id_8;
  ;
  wor id_9 = -1;
  generate
    assign id_6[1'd0*-1-id_1] = id_7;
  endgenerate
  localparam id_10 = id_7;
  wire id_11;
endmodule
