

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:53:26 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol6_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  13.345 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.620 us|  2.620 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 12 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 13 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 18 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%xor_ln8 = xor i8 %i_1, i8 128" [./source/lab5_z1.cpp:8]   --->   Operation 19 'xor' 'xor_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %xor_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_in_addr_1 = getelementptr i32 %d_in, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 21 'getelementptr' 'd_in_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%d_in_load_1 = load i8 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 22 'load' 'd_in_load_1' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 23 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 24 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i32 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 25 'getelementptr' 'd_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%d_in_load = load i8 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 26 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%d_in_load_1 = load i8 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 27 'load' 'd_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %d_in_load_1" [./source/lab5_z1.cpp:8]   --->   Operation 28 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_1, i32 4, i32 7" [./source/lab5_z1.cpp:10]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln10 = xor i4 %trunc_ln, i4 8" [./source/lab5_z1.cpp:10]   --->   Operation 30 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i4 %xor_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 31 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln10, i32 3" [./source/lab5_z1.cpp:10]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [./source/lab5_z1.cpp:10]   --->   Operation 33 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln10 = or i5 %sext_ln10, i5 15" [./source/lab5_z1.cpp:10]   --->   Operation 34 'or' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_ugt  i5 %and_ln, i5 %or_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 35 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %and_ln" [./source/lab5_z1.cpp:10]   --->   Operation 36 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %or_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 37 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%tmp_1 = partselect i32 @llvm.part.select.i32, i32 %d_in_load_1, i32 31, i32 0" [./source/lab5_z1.cpp:10]   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.86ns)   --->   "%sub_ln10 = sub i6 %zext_ln10, i6 %zext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 39 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%xor_ln10_1 = xor i6 %zext_ln10, i6 31" [./source/lab5_z1.cpp:10]   --->   Operation 40 'xor' 'xor_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.86ns)   --->   "%sub_ln10_1 = sub i6 %zext_ln10_1, i6 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 41 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10_2)   --->   "%select_ln10 = select i1 %icmp_ln10, i6 %sub_ln10, i6 %sub_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 42 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i32 %tmp_1, i32 %d_in_load_1" [./source/lab5_z1.cpp:10]   --->   Operation 43 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i6 %xor_ln10_1, i6 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 44 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln10_2 = sub i6 31, i6 %select_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 45 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%zext_ln10_2 = zext i6 %select_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 46 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.08ns) (out node of the LUT)   --->   "%lshr_ln10 = lshr i32 %select_ln10_1, i32 %zext_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 47 'lshr' 'lshr_ln10' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 63 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 13.3>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab5_z1.cpp:4]   --->   Operation 48 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 49 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%d_in_load = load i8 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 50 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %d_in_load" [./source/lab5_z1.cpp:7]   --->   Operation 51 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %d_in_load, i32 16, i32 31" [./source/lab5_z1.cpp:9]   --->   Operation 52 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln10_3 = zext i6 %sub_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 53 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln10_1 = lshr i32 4294967295, i32 %zext_ln10_3" [./source/lab5_z1.cpp:10]   --->   Operation 54 'lshr' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln10 = and i32 %lshr_ln10, i32 %lshr_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 55 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln10 = trunc i32 %and_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 56 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7" [./source/lab5_z1.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln11_1 = add i16 %tmp_2, i16 %trunc_ln10" [./source/lab5_z1.cpp:11]   --->   Operation 58 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 59 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 60 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 61 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 4.23ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', ./source/lab5_z1.cpp:6) on local variable 'i' [12]  (0 ns)
	'xor' operation ('xor_ln8', ./source/lab5_z1.cpp:8) [24]  (0.975 ns)
	'getelementptr' operation ('d_in_addr_1', ./source/lab5_z1.cpp:8) [26]  (0 ns)
	'load' operation ('d_in_load_1', ./source/lab5_z1.cpp:8) on array 'd_in' [27]  (3.26 ns)

 <State 2>: 7.35ns
The critical path consists of the following:
	'load' operation ('d_in_load_1', ./source/lab5_z1.cpp:8) on array 'd_in' [27]  (3.26 ns)
	'select' operation ('select_ln10_1', ./source/lab5_z1.cpp:10) [44]  (0 ns)
	'lshr' operation ('lshr_ln10', ./source/lab5_z1.cpp:10) [49]  (4.09 ns)

 <State 3>: 13.3ns
The critical path consists of the following:
	'load' operation ('d_in_load', ./source/lab5_z1.cpp:7) on array 'd_in' [22]  (3.26 ns)
	'add' operation ('add_ln11_1', ./source/lab5_z1.cpp:11) [54]  (2.79 ns)
	'add' operation ('add_ln11_2', ./source/lab5_z1.cpp:11) [55]  (4.04 ns)
	'store' operation ('store_ln11', ./source/lab5_z1.cpp:11) of variable 'add_ln11_2', ./source/lab5_z1.cpp:11 on array 'd_out' [57]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
