

================================================================
== Vitis HLS Report for 'lab7_z2'
================================================================
* Date:           Tue Dec  5 18:22:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z2
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.567 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       14|       14|         8|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_3"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_4"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_5"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_7"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_8"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_9"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_10"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_11"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_12"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_13"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_14"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_15"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_4"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_5"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_6"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_7"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_8"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_9"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_10"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_11"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_12"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_13"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_14"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_15"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_0"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_1"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_2"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_3"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_4"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_5"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_6"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_7"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_8"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_9"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_10"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_11"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_12"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_13"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_14"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_15"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 109 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx43.case.0" [./source/lab7_z2.cpp:8]   --->   Operation 110 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 111 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab7_z2.cpp:8]   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %arrayidx43.case.0.split, void" [./source/lab7_z2.cpp:8]   --->   Operation 114 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %i_1, i32 4, i32 6" [./source/lab7_z2.cpp:10]   --->   Operation 115 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %lshr_ln" [./source/lab7_z2.cpp:10]   --->   Operation 116 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 117 'getelementptr' 'b_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (1.75ns)   --->   "%b_0_load = load i3 %b_0_addr" [./source/lab7_z2.cpp:10]   --->   Operation 118 'load' 'b_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 119 'getelementptr' 'c_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (1.75ns)   --->   "%c_0_load = load i3 %c_0_addr" [./source/lab7_z2.cpp:10]   --->   Operation 120 'load' 'c_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 121 'getelementptr' 'b_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.75ns)   --->   "%b_1_load = load i3 %b_1_addr" [./source/lab7_z2.cpp:10]   --->   Operation 122 'load' 'b_1_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 123 'getelementptr' 'c_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.75ns)   --->   "%c_1_load = load i3 %c_1_addr" [./source/lab7_z2.cpp:10]   --->   Operation 124 'load' 'c_1_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i64 %b_2, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 125 'getelementptr' 'b_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.75ns)   --->   "%b_2_load = load i3 %b_2_addr" [./source/lab7_z2.cpp:10]   --->   Operation 126 'load' 'b_2_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i64 %c_2, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 127 'getelementptr' 'c_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.75ns)   --->   "%c_2_load = load i3 %c_2_addr" [./source/lab7_z2.cpp:10]   --->   Operation 128 'load' 'c_2_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i64 %b_3, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 129 'getelementptr' 'b_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.75ns)   --->   "%b_3_load = load i3 %b_3_addr" [./source/lab7_z2.cpp:10]   --->   Operation 130 'load' 'b_3_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i64 %c_3, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 131 'getelementptr' 'c_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.75ns)   --->   "%c_3_load = load i3 %c_3_addr" [./source/lab7_z2.cpp:10]   --->   Operation 132 'load' 'c_3_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr i64 %b_4, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 133 'getelementptr' 'b_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (1.75ns)   --->   "%b_4_load = load i3 %b_4_addr" [./source/lab7_z2.cpp:10]   --->   Operation 134 'load' 'b_4_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%c_4_addr = getelementptr i64 %c_4, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 135 'getelementptr' 'c_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.75ns)   --->   "%c_4_load = load i3 %c_4_addr" [./source/lab7_z2.cpp:10]   --->   Operation 136 'load' 'c_4_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr i64 %b_5, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 137 'getelementptr' 'b_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.75ns)   --->   "%b_5_load = load i3 %b_5_addr" [./source/lab7_z2.cpp:10]   --->   Operation 138 'load' 'b_5_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%c_5_addr = getelementptr i64 %c_5, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 139 'getelementptr' 'c_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.75ns)   --->   "%c_5_load = load i3 %c_5_addr" [./source/lab7_z2.cpp:10]   --->   Operation 140 'load' 'c_5_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr i64 %b_6, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 141 'getelementptr' 'b_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.75ns)   --->   "%b_6_load = load i3 %b_6_addr" [./source/lab7_z2.cpp:10]   --->   Operation 142 'load' 'b_6_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%c_6_addr = getelementptr i64 %c_6, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 143 'getelementptr' 'c_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.75ns)   --->   "%c_6_load = load i3 %c_6_addr" [./source/lab7_z2.cpp:10]   --->   Operation 144 'load' 'c_6_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr i64 %b_7, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 145 'getelementptr' 'b_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.75ns)   --->   "%b_7_load = load i3 %b_7_addr" [./source/lab7_z2.cpp:10]   --->   Operation 146 'load' 'b_7_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%c_7_addr = getelementptr i64 %c_7, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 147 'getelementptr' 'c_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.75ns)   --->   "%c_7_load = load i3 %c_7_addr" [./source/lab7_z2.cpp:10]   --->   Operation 148 'load' 'c_7_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr i64 %b_8, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 149 'getelementptr' 'b_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (1.75ns)   --->   "%b_8_load = load i3 %b_8_addr" [./source/lab7_z2.cpp:10]   --->   Operation 150 'load' 'b_8_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%c_8_addr = getelementptr i64 %c_8, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 151 'getelementptr' 'c_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.75ns)   --->   "%c_8_load = load i3 %c_8_addr" [./source/lab7_z2.cpp:10]   --->   Operation 152 'load' 'c_8_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr i64 %b_9, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 153 'getelementptr' 'b_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (1.75ns)   --->   "%b_9_load = load i3 %b_9_addr" [./source/lab7_z2.cpp:10]   --->   Operation 154 'load' 'b_9_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%c_9_addr = getelementptr i64 %c_9, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 155 'getelementptr' 'c_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (1.75ns)   --->   "%c_9_load = load i3 %c_9_addr" [./source/lab7_z2.cpp:10]   --->   Operation 156 'load' 'c_9_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr i64 %b_10, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 157 'getelementptr' 'b_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (1.75ns)   --->   "%b_10_load = load i3 %b_10_addr" [./source/lab7_z2.cpp:10]   --->   Operation 158 'load' 'b_10_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%c_10_addr = getelementptr i64 %c_10, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 159 'getelementptr' 'c_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.75ns)   --->   "%c_10_load = load i3 %c_10_addr" [./source/lab7_z2.cpp:10]   --->   Operation 160 'load' 'c_10_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr i64 %b_11, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 161 'getelementptr' 'b_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (1.75ns)   --->   "%b_11_load = load i3 %b_11_addr" [./source/lab7_z2.cpp:10]   --->   Operation 162 'load' 'b_11_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%c_11_addr = getelementptr i64 %c_11, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 163 'getelementptr' 'c_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (1.75ns)   --->   "%c_11_load = load i3 %c_11_addr" [./source/lab7_z2.cpp:10]   --->   Operation 164 'load' 'c_11_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr i64 %b_12, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 165 'getelementptr' 'b_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.75ns)   --->   "%b_12_load = load i3 %b_12_addr" [./source/lab7_z2.cpp:10]   --->   Operation 166 'load' 'b_12_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%c_12_addr = getelementptr i64 %c_12, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 167 'getelementptr' 'c_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (1.75ns)   --->   "%c_12_load = load i3 %c_12_addr" [./source/lab7_z2.cpp:10]   --->   Operation 168 'load' 'c_12_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr i64 %b_13, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 169 'getelementptr' 'b_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.75ns)   --->   "%b_13_load = load i3 %b_13_addr" [./source/lab7_z2.cpp:10]   --->   Operation 170 'load' 'b_13_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%c_13_addr = getelementptr i64 %c_13, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 171 'getelementptr' 'c_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (1.75ns)   --->   "%c_13_load = load i3 %c_13_addr" [./source/lab7_z2.cpp:10]   --->   Operation 172 'load' 'c_13_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr i64 %b_14, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 173 'getelementptr' 'b_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (1.75ns)   --->   "%b_14_load = load i3 %b_14_addr" [./source/lab7_z2.cpp:10]   --->   Operation 174 'load' 'b_14_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%c_14_addr = getelementptr i64 %c_14, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 175 'getelementptr' 'c_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.75ns)   --->   "%c_14_load = load i3 %c_14_addr" [./source/lab7_z2.cpp:10]   --->   Operation 176 'load' 'c_14_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr i64 %b_15, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 177 'getelementptr' 'b_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (1.75ns)   --->   "%b_15_load = load i3 %b_15_addr" [./source/lab7_z2.cpp:10]   --->   Operation 178 'load' 'b_15_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%c_15_addr = getelementptr i64 %c_15, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:10]   --->   Operation 179 'getelementptr' 'c_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.75ns)   --->   "%c_15_load = load i3 %c_15_addr" [./source/lab7_z2.cpp:10]   --->   Operation 180 'load' 'c_15_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 181 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 16" [./source/lab7_z2.cpp:8]   --->   Operation 181 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 182 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 183 [1/2] (1.75ns)   --->   "%b_0_load = load i3 %b_0_addr" [./source/lab7_z2.cpp:10]   --->   Operation 183 'load' 'b_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 184 [1/2] (1.75ns)   --->   "%c_0_load = load i3 %c_0_addr" [./source/lab7_z2.cpp:10]   --->   Operation 184 'load' 'c_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 185 [1/2] (1.75ns)   --->   "%b_1_load = load i3 %b_1_addr" [./source/lab7_z2.cpp:10]   --->   Operation 185 'load' 'b_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 186 [1/2] (1.75ns)   --->   "%c_1_load = load i3 %c_1_addr" [./source/lab7_z2.cpp:10]   --->   Operation 186 'load' 'c_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 187 [1/2] (1.75ns)   --->   "%b_2_load = load i3 %b_2_addr" [./source/lab7_z2.cpp:10]   --->   Operation 187 'load' 'b_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 188 [1/2] (1.75ns)   --->   "%c_2_load = load i3 %c_2_addr" [./source/lab7_z2.cpp:10]   --->   Operation 188 'load' 'c_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 189 [1/2] (1.75ns)   --->   "%b_3_load = load i3 %b_3_addr" [./source/lab7_z2.cpp:10]   --->   Operation 189 'load' 'b_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 190 [1/2] (1.75ns)   --->   "%c_3_load = load i3 %c_3_addr" [./source/lab7_z2.cpp:10]   --->   Operation 190 'load' 'c_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 191 [1/2] (1.75ns)   --->   "%b_4_load = load i3 %b_4_addr" [./source/lab7_z2.cpp:10]   --->   Operation 191 'load' 'b_4_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 192 [1/2] (1.75ns)   --->   "%c_4_load = load i3 %c_4_addr" [./source/lab7_z2.cpp:10]   --->   Operation 192 'load' 'c_4_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 193 [1/2] (1.75ns)   --->   "%b_5_load = load i3 %b_5_addr" [./source/lab7_z2.cpp:10]   --->   Operation 193 'load' 'b_5_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 194 [1/2] (1.75ns)   --->   "%c_5_load = load i3 %c_5_addr" [./source/lab7_z2.cpp:10]   --->   Operation 194 'load' 'c_5_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 195 [1/2] (1.75ns)   --->   "%b_6_load = load i3 %b_6_addr" [./source/lab7_z2.cpp:10]   --->   Operation 195 'load' 'b_6_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 196 [1/2] (1.75ns)   --->   "%c_6_load = load i3 %c_6_addr" [./source/lab7_z2.cpp:10]   --->   Operation 196 'load' 'c_6_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 197 [1/2] (1.75ns)   --->   "%b_7_load = load i3 %b_7_addr" [./source/lab7_z2.cpp:10]   --->   Operation 197 'load' 'b_7_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 198 [1/2] (1.75ns)   --->   "%c_7_load = load i3 %c_7_addr" [./source/lab7_z2.cpp:10]   --->   Operation 198 'load' 'c_7_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 199 [1/2] (1.75ns)   --->   "%b_8_load = load i3 %b_8_addr" [./source/lab7_z2.cpp:10]   --->   Operation 199 'load' 'b_8_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 200 [1/2] (1.75ns)   --->   "%c_8_load = load i3 %c_8_addr" [./source/lab7_z2.cpp:10]   --->   Operation 200 'load' 'c_8_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 201 [1/2] (1.75ns)   --->   "%b_9_load = load i3 %b_9_addr" [./source/lab7_z2.cpp:10]   --->   Operation 201 'load' 'b_9_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 202 [1/2] (1.75ns)   --->   "%c_9_load = load i3 %c_9_addr" [./source/lab7_z2.cpp:10]   --->   Operation 202 'load' 'c_9_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 203 [1/2] (1.75ns)   --->   "%b_10_load = load i3 %b_10_addr" [./source/lab7_z2.cpp:10]   --->   Operation 203 'load' 'b_10_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 204 [1/2] (1.75ns)   --->   "%c_10_load = load i3 %c_10_addr" [./source/lab7_z2.cpp:10]   --->   Operation 204 'load' 'c_10_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/2] (1.75ns)   --->   "%b_11_load = load i3 %b_11_addr" [./source/lab7_z2.cpp:10]   --->   Operation 205 'load' 'b_11_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 206 [1/2] (1.75ns)   --->   "%c_11_load = load i3 %c_11_addr" [./source/lab7_z2.cpp:10]   --->   Operation 206 'load' 'c_11_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 207 [1/2] (1.75ns)   --->   "%b_12_load = load i3 %b_12_addr" [./source/lab7_z2.cpp:10]   --->   Operation 207 'load' 'b_12_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 208 [1/2] (1.75ns)   --->   "%c_12_load = load i3 %c_12_addr" [./source/lab7_z2.cpp:10]   --->   Operation 208 'load' 'c_12_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 209 [1/2] (1.75ns)   --->   "%b_13_load = load i3 %b_13_addr" [./source/lab7_z2.cpp:10]   --->   Operation 209 'load' 'b_13_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 210 [1/2] (1.75ns)   --->   "%c_13_load = load i3 %c_13_addr" [./source/lab7_z2.cpp:10]   --->   Operation 210 'load' 'c_13_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 211 [1/2] (1.75ns)   --->   "%b_14_load = load i3 %b_14_addr" [./source/lab7_z2.cpp:10]   --->   Operation 211 'load' 'b_14_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 212 [1/2] (1.75ns)   --->   "%c_14_load = load i3 %c_14_addr" [./source/lab7_z2.cpp:10]   --->   Operation 212 'load' 'c_14_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 213 [1/2] (1.75ns)   --->   "%b_15_load = load i3 %b_15_addr" [./source/lab7_z2.cpp:10]   --->   Operation 213 'load' 'b_15_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 214 [1/2] (1.75ns)   --->   "%c_15_load = load i3 %c_15_addr" [./source/lab7_z2.cpp:10]   --->   Operation 214 'load' 'c_15_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 8.56>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i64 %b_0_load" [./source/lab7_z2.cpp:10]   --->   Operation 215 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln10_1 = bitcast i64 %c_0_load" [./source/lab7_z2.cpp:10]   --->   Operation 216 'bitcast' 'bitcast_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [5/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 217 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln10_2 = bitcast i64 %b_1_load" [./source/lab7_z2.cpp:10]   --->   Operation 218 'bitcast' 'bitcast_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln10_3 = bitcast i64 %c_1_load" [./source/lab7_z2.cpp:10]   --->   Operation 219 'bitcast' 'bitcast_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [5/5] (8.56ns)   --->   "%temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3" [./source/lab7_z2.cpp:10]   --->   Operation 220 'dmul' 'temp_mult_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln10_4 = bitcast i64 %b_2_load" [./source/lab7_z2.cpp:10]   --->   Operation 221 'bitcast' 'bitcast_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln10_5 = bitcast i64 %c_2_load" [./source/lab7_z2.cpp:10]   --->   Operation 222 'bitcast' 'bitcast_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [5/5] (8.56ns)   --->   "%temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5" [./source/lab7_z2.cpp:10]   --->   Operation 223 'dmul' 'temp_mult_2' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln10_6 = bitcast i64 %b_3_load" [./source/lab7_z2.cpp:10]   --->   Operation 224 'bitcast' 'bitcast_ln10_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln10_7 = bitcast i64 %c_3_load" [./source/lab7_z2.cpp:10]   --->   Operation 225 'bitcast' 'bitcast_ln10_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [5/5] (8.56ns)   --->   "%temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7" [./source/lab7_z2.cpp:10]   --->   Operation 226 'dmul' 'temp_mult_3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln10_8 = bitcast i64 %b_4_load" [./source/lab7_z2.cpp:10]   --->   Operation 227 'bitcast' 'bitcast_ln10_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln10_9 = bitcast i64 %c_4_load" [./source/lab7_z2.cpp:10]   --->   Operation 228 'bitcast' 'bitcast_ln10_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [5/5] (8.56ns)   --->   "%temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9" [./source/lab7_z2.cpp:10]   --->   Operation 229 'dmul' 'temp_mult_4' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln10_10 = bitcast i64 %b_5_load" [./source/lab7_z2.cpp:10]   --->   Operation 230 'bitcast' 'bitcast_ln10_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln10_11 = bitcast i64 %c_5_load" [./source/lab7_z2.cpp:10]   --->   Operation 231 'bitcast' 'bitcast_ln10_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [5/5] (8.56ns)   --->   "%temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11" [./source/lab7_z2.cpp:10]   --->   Operation 232 'dmul' 'temp_mult_5' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln10_12 = bitcast i64 %b_6_load" [./source/lab7_z2.cpp:10]   --->   Operation 233 'bitcast' 'bitcast_ln10_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln10_13 = bitcast i64 %c_6_load" [./source/lab7_z2.cpp:10]   --->   Operation 234 'bitcast' 'bitcast_ln10_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [5/5] (8.56ns)   --->   "%temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13" [./source/lab7_z2.cpp:10]   --->   Operation 235 'dmul' 'temp_mult_6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln10_14 = bitcast i64 %b_7_load" [./source/lab7_z2.cpp:10]   --->   Operation 236 'bitcast' 'bitcast_ln10_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln10_15 = bitcast i64 %c_7_load" [./source/lab7_z2.cpp:10]   --->   Operation 237 'bitcast' 'bitcast_ln10_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [5/5] (8.56ns)   --->   "%temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15" [./source/lab7_z2.cpp:10]   --->   Operation 238 'dmul' 'temp_mult_7' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln10_16 = bitcast i64 %b_8_load" [./source/lab7_z2.cpp:10]   --->   Operation 239 'bitcast' 'bitcast_ln10_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln10_17 = bitcast i64 %c_8_load" [./source/lab7_z2.cpp:10]   --->   Operation 240 'bitcast' 'bitcast_ln10_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [5/5] (8.56ns)   --->   "%temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17" [./source/lab7_z2.cpp:10]   --->   Operation 241 'dmul' 'temp_mult_8' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln10_18 = bitcast i64 %b_9_load" [./source/lab7_z2.cpp:10]   --->   Operation 242 'bitcast' 'bitcast_ln10_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln10_19 = bitcast i64 %c_9_load" [./source/lab7_z2.cpp:10]   --->   Operation 243 'bitcast' 'bitcast_ln10_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [5/5] (8.56ns)   --->   "%temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19" [./source/lab7_z2.cpp:10]   --->   Operation 244 'dmul' 'temp_mult_9' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln10_20 = bitcast i64 %b_10_load" [./source/lab7_z2.cpp:10]   --->   Operation 245 'bitcast' 'bitcast_ln10_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln10_21 = bitcast i64 %c_10_load" [./source/lab7_z2.cpp:10]   --->   Operation 246 'bitcast' 'bitcast_ln10_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [5/5] (8.56ns)   --->   "%temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21" [./source/lab7_z2.cpp:10]   --->   Operation 247 'dmul' 'temp_mult_10' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln10_22 = bitcast i64 %b_11_load" [./source/lab7_z2.cpp:10]   --->   Operation 248 'bitcast' 'bitcast_ln10_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln10_23 = bitcast i64 %c_11_load" [./source/lab7_z2.cpp:10]   --->   Operation 249 'bitcast' 'bitcast_ln10_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [5/5] (8.56ns)   --->   "%temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23" [./source/lab7_z2.cpp:10]   --->   Operation 250 'dmul' 'temp_mult_11' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln10_24 = bitcast i64 %b_12_load" [./source/lab7_z2.cpp:10]   --->   Operation 251 'bitcast' 'bitcast_ln10_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln10_25 = bitcast i64 %c_12_load" [./source/lab7_z2.cpp:10]   --->   Operation 252 'bitcast' 'bitcast_ln10_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [5/5] (8.56ns)   --->   "%temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25" [./source/lab7_z2.cpp:10]   --->   Operation 253 'dmul' 'temp_mult_12' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln10_26 = bitcast i64 %b_13_load" [./source/lab7_z2.cpp:10]   --->   Operation 254 'bitcast' 'bitcast_ln10_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln10_27 = bitcast i64 %c_13_load" [./source/lab7_z2.cpp:10]   --->   Operation 255 'bitcast' 'bitcast_ln10_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [5/5] (8.56ns)   --->   "%temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27" [./source/lab7_z2.cpp:10]   --->   Operation 256 'dmul' 'temp_mult_13' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln10_28 = bitcast i64 %b_14_load" [./source/lab7_z2.cpp:10]   --->   Operation 257 'bitcast' 'bitcast_ln10_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln10_29 = bitcast i64 %c_14_load" [./source/lab7_z2.cpp:10]   --->   Operation 258 'bitcast' 'bitcast_ln10_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [5/5] (8.56ns)   --->   "%temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29" [./source/lab7_z2.cpp:10]   --->   Operation 259 'dmul' 'temp_mult_14' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln10_30 = bitcast i64 %b_15_load" [./source/lab7_z2.cpp:10]   --->   Operation 260 'bitcast' 'bitcast_ln10_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln10_31 = bitcast i64 %c_15_load" [./source/lab7_z2.cpp:10]   --->   Operation 261 'bitcast' 'bitcast_ln10_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [5/5] (8.56ns)   --->   "%temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31" [./source/lab7_z2.cpp:10]   --->   Operation 262 'dmul' 'temp_mult_15' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 263 [4/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 263 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [4/5] (8.56ns)   --->   "%temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3" [./source/lab7_z2.cpp:10]   --->   Operation 264 'dmul' 'temp_mult_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [4/5] (8.56ns)   --->   "%temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5" [./source/lab7_z2.cpp:10]   --->   Operation 265 'dmul' 'temp_mult_2' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [4/5] (8.56ns)   --->   "%temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7" [./source/lab7_z2.cpp:10]   --->   Operation 266 'dmul' 'temp_mult_3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [4/5] (8.56ns)   --->   "%temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9" [./source/lab7_z2.cpp:10]   --->   Operation 267 'dmul' 'temp_mult_4' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [4/5] (8.56ns)   --->   "%temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11" [./source/lab7_z2.cpp:10]   --->   Operation 268 'dmul' 'temp_mult_5' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [4/5] (8.56ns)   --->   "%temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13" [./source/lab7_z2.cpp:10]   --->   Operation 269 'dmul' 'temp_mult_6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [4/5] (8.56ns)   --->   "%temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15" [./source/lab7_z2.cpp:10]   --->   Operation 270 'dmul' 'temp_mult_7' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [4/5] (8.56ns)   --->   "%temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17" [./source/lab7_z2.cpp:10]   --->   Operation 271 'dmul' 'temp_mult_8' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [4/5] (8.56ns)   --->   "%temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19" [./source/lab7_z2.cpp:10]   --->   Operation 272 'dmul' 'temp_mult_9' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [4/5] (8.56ns)   --->   "%temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21" [./source/lab7_z2.cpp:10]   --->   Operation 273 'dmul' 'temp_mult_10' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [4/5] (8.56ns)   --->   "%temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23" [./source/lab7_z2.cpp:10]   --->   Operation 274 'dmul' 'temp_mult_11' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [4/5] (8.56ns)   --->   "%temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25" [./source/lab7_z2.cpp:10]   --->   Operation 275 'dmul' 'temp_mult_12' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [4/5] (8.56ns)   --->   "%temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27" [./source/lab7_z2.cpp:10]   --->   Operation 276 'dmul' 'temp_mult_13' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [4/5] (8.56ns)   --->   "%temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29" [./source/lab7_z2.cpp:10]   --->   Operation 277 'dmul' 'temp_mult_14' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [4/5] (8.56ns)   --->   "%temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31" [./source/lab7_z2.cpp:10]   --->   Operation 278 'dmul' 'temp_mult_15' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 279 [3/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 279 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [3/5] (8.56ns)   --->   "%temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3" [./source/lab7_z2.cpp:10]   --->   Operation 280 'dmul' 'temp_mult_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [3/5] (8.56ns)   --->   "%temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5" [./source/lab7_z2.cpp:10]   --->   Operation 281 'dmul' 'temp_mult_2' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [3/5] (8.56ns)   --->   "%temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7" [./source/lab7_z2.cpp:10]   --->   Operation 282 'dmul' 'temp_mult_3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [3/5] (8.56ns)   --->   "%temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9" [./source/lab7_z2.cpp:10]   --->   Operation 283 'dmul' 'temp_mult_4' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [3/5] (8.56ns)   --->   "%temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11" [./source/lab7_z2.cpp:10]   --->   Operation 284 'dmul' 'temp_mult_5' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [3/5] (8.56ns)   --->   "%temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13" [./source/lab7_z2.cpp:10]   --->   Operation 285 'dmul' 'temp_mult_6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [3/5] (8.56ns)   --->   "%temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15" [./source/lab7_z2.cpp:10]   --->   Operation 286 'dmul' 'temp_mult_7' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [3/5] (8.56ns)   --->   "%temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17" [./source/lab7_z2.cpp:10]   --->   Operation 287 'dmul' 'temp_mult_8' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [3/5] (8.56ns)   --->   "%temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19" [./source/lab7_z2.cpp:10]   --->   Operation 288 'dmul' 'temp_mult_9' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [3/5] (8.56ns)   --->   "%temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21" [./source/lab7_z2.cpp:10]   --->   Operation 289 'dmul' 'temp_mult_10' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [3/5] (8.56ns)   --->   "%temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23" [./source/lab7_z2.cpp:10]   --->   Operation 290 'dmul' 'temp_mult_11' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [3/5] (8.56ns)   --->   "%temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25" [./source/lab7_z2.cpp:10]   --->   Operation 291 'dmul' 'temp_mult_12' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [3/5] (8.56ns)   --->   "%temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27" [./source/lab7_z2.cpp:10]   --->   Operation 292 'dmul' 'temp_mult_13' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [3/5] (8.56ns)   --->   "%temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29" [./source/lab7_z2.cpp:10]   --->   Operation 293 'dmul' 'temp_mult_14' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [3/5] (8.56ns)   --->   "%temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31" [./source/lab7_z2.cpp:10]   --->   Operation 294 'dmul' 'temp_mult_15' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 295 [2/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 295 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [2/5] (8.56ns)   --->   "%temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3" [./source/lab7_z2.cpp:10]   --->   Operation 296 'dmul' 'temp_mult_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [2/5] (8.56ns)   --->   "%temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5" [./source/lab7_z2.cpp:10]   --->   Operation 297 'dmul' 'temp_mult_2' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [2/5] (8.56ns)   --->   "%temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7" [./source/lab7_z2.cpp:10]   --->   Operation 298 'dmul' 'temp_mult_3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [2/5] (8.56ns)   --->   "%temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9" [./source/lab7_z2.cpp:10]   --->   Operation 299 'dmul' 'temp_mult_4' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [2/5] (8.56ns)   --->   "%temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11" [./source/lab7_z2.cpp:10]   --->   Operation 300 'dmul' 'temp_mult_5' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [2/5] (8.56ns)   --->   "%temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13" [./source/lab7_z2.cpp:10]   --->   Operation 301 'dmul' 'temp_mult_6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [2/5] (8.56ns)   --->   "%temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15" [./source/lab7_z2.cpp:10]   --->   Operation 302 'dmul' 'temp_mult_7' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [2/5] (8.56ns)   --->   "%temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17" [./source/lab7_z2.cpp:10]   --->   Operation 303 'dmul' 'temp_mult_8' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [2/5] (8.56ns)   --->   "%temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19" [./source/lab7_z2.cpp:10]   --->   Operation 304 'dmul' 'temp_mult_9' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [2/5] (8.56ns)   --->   "%temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21" [./source/lab7_z2.cpp:10]   --->   Operation 305 'dmul' 'temp_mult_10' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [2/5] (8.56ns)   --->   "%temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23" [./source/lab7_z2.cpp:10]   --->   Operation 306 'dmul' 'temp_mult_11' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [2/5] (8.56ns)   --->   "%temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25" [./source/lab7_z2.cpp:10]   --->   Operation 307 'dmul' 'temp_mult_12' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [2/5] (8.56ns)   --->   "%temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27" [./source/lab7_z2.cpp:10]   --->   Operation 308 'dmul' 'temp_mult_13' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [2/5] (8.56ns)   --->   "%temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29" [./source/lab7_z2.cpp:10]   --->   Operation 309 'dmul' 'temp_mult_14' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [2/5] (8.56ns)   --->   "%temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31" [./source/lab7_z2.cpp:10]   --->   Operation 310 'dmul' 'temp_mult_15' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 311 [1/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 311 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/5] (8.56ns)   --->   "%temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3" [./source/lab7_z2.cpp:10]   --->   Operation 312 'dmul' 'temp_mult_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/5] (8.56ns)   --->   "%temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5" [./source/lab7_z2.cpp:10]   --->   Operation 313 'dmul' 'temp_mult_2' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [1/5] (8.56ns)   --->   "%temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7" [./source/lab7_z2.cpp:10]   --->   Operation 314 'dmul' 'temp_mult_3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/5] (8.56ns)   --->   "%temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9" [./source/lab7_z2.cpp:10]   --->   Operation 315 'dmul' 'temp_mult_4' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/5] (8.56ns)   --->   "%temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11" [./source/lab7_z2.cpp:10]   --->   Operation 316 'dmul' 'temp_mult_5' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/5] (8.56ns)   --->   "%temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13" [./source/lab7_z2.cpp:10]   --->   Operation 317 'dmul' 'temp_mult_6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/5] (8.56ns)   --->   "%temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15" [./source/lab7_z2.cpp:10]   --->   Operation 318 'dmul' 'temp_mult_7' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/5] (8.56ns)   --->   "%temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17" [./source/lab7_z2.cpp:10]   --->   Operation 319 'dmul' 'temp_mult_8' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/5] (8.56ns)   --->   "%temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19" [./source/lab7_z2.cpp:10]   --->   Operation 320 'dmul' 'temp_mult_9' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/5] (8.56ns)   --->   "%temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21" [./source/lab7_z2.cpp:10]   --->   Operation 321 'dmul' 'temp_mult_10' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/5] (8.56ns)   --->   "%temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23" [./source/lab7_z2.cpp:10]   --->   Operation 322 'dmul' 'temp_mult_11' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/5] (8.56ns)   --->   "%temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25" [./source/lab7_z2.cpp:10]   --->   Operation 323 'dmul' 'temp_mult_12' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/5] (8.56ns)   --->   "%temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27" [./source/lab7_z2.cpp:10]   --->   Operation 324 'dmul' 'temp_mult_13' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/5] (8.56ns)   --->   "%temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29" [./source/lab7_z2.cpp:10]   --->   Operation 325 'dmul' 'temp_mult_14' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [1/5] (8.56ns)   --->   "%temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31" [./source/lab7_z2.cpp:10]   --->   Operation 326 'dmul' 'temp_mult_15' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z2.cpp:13]   --->   Operation 378 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab7_z2.cpp:8]   --->   Operation 327 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab7_z2.cpp:8]   --->   Operation 328 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %temp_mult" [./source/lab7_z2.cpp:11]   --->   Operation 329 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 330 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11, i3 %a_0_addr" [./source/lab7_z2.cpp:11]   --->   Operation 331 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i64 %temp_mult_1" [./source/lab7_z2.cpp:11]   --->   Operation 332 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 333 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_1, i3 %a_1_addr" [./source/lab7_z2.cpp:11]   --->   Operation 334 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln11_2 = bitcast i64 %temp_mult_2" [./source/lab7_z2.cpp:11]   --->   Operation 335 'bitcast' 'bitcast_ln11_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i64 %a_2, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 336 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_2, i3 %a_2_addr" [./source/lab7_z2.cpp:11]   --->   Operation 337 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln11_3 = bitcast i64 %temp_mult_3" [./source/lab7_z2.cpp:11]   --->   Operation 338 'bitcast' 'bitcast_ln11_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr i64 %a_3, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 339 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_3, i3 %a_3_addr" [./source/lab7_z2.cpp:11]   --->   Operation 340 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln11_4 = bitcast i64 %temp_mult_4" [./source/lab7_z2.cpp:11]   --->   Operation 341 'bitcast' 'bitcast_ln11_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr i64 %a_4, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 342 'getelementptr' 'a_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_4, i3 %a_4_addr" [./source/lab7_z2.cpp:11]   --->   Operation 343 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln11_5 = bitcast i64 %temp_mult_5" [./source/lab7_z2.cpp:11]   --->   Operation 344 'bitcast' 'bitcast_ln11_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr i64 %a_5, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 345 'getelementptr' 'a_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_5, i3 %a_5_addr" [./source/lab7_z2.cpp:11]   --->   Operation 346 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln11_6 = bitcast i64 %temp_mult_6" [./source/lab7_z2.cpp:11]   --->   Operation 347 'bitcast' 'bitcast_ln11_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr i64 %a_6, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 348 'getelementptr' 'a_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_6, i3 %a_6_addr" [./source/lab7_z2.cpp:11]   --->   Operation 349 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln11_7 = bitcast i64 %temp_mult_7" [./source/lab7_z2.cpp:11]   --->   Operation 350 'bitcast' 'bitcast_ln11_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr i64 %a_7, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 351 'getelementptr' 'a_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_7, i3 %a_7_addr" [./source/lab7_z2.cpp:11]   --->   Operation 352 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln11_8 = bitcast i64 %temp_mult_8" [./source/lab7_z2.cpp:11]   --->   Operation 353 'bitcast' 'bitcast_ln11_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr i64 %a_8, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 354 'getelementptr' 'a_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_8, i3 %a_8_addr" [./source/lab7_z2.cpp:11]   --->   Operation 355 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln11_9 = bitcast i64 %temp_mult_9" [./source/lab7_z2.cpp:11]   --->   Operation 356 'bitcast' 'bitcast_ln11_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr i64 %a_9, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 357 'getelementptr' 'a_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_9, i3 %a_9_addr" [./source/lab7_z2.cpp:11]   --->   Operation 358 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln11_10 = bitcast i64 %temp_mult_10" [./source/lab7_z2.cpp:11]   --->   Operation 359 'bitcast' 'bitcast_ln11_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr i64 %a_10, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 360 'getelementptr' 'a_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_10, i3 %a_10_addr" [./source/lab7_z2.cpp:11]   --->   Operation 361 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln11_11 = bitcast i64 %temp_mult_11" [./source/lab7_z2.cpp:11]   --->   Operation 362 'bitcast' 'bitcast_ln11_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr i64 %a_11, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 363 'getelementptr' 'a_11_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_11, i3 %a_11_addr" [./source/lab7_z2.cpp:11]   --->   Operation 364 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln11_12 = bitcast i64 %temp_mult_12" [./source/lab7_z2.cpp:11]   --->   Operation 365 'bitcast' 'bitcast_ln11_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr i64 %a_12, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 366 'getelementptr' 'a_12_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_12, i3 %a_12_addr" [./source/lab7_z2.cpp:11]   --->   Operation 367 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln11_13 = bitcast i64 %temp_mult_13" [./source/lab7_z2.cpp:11]   --->   Operation 368 'bitcast' 'bitcast_ln11_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr i64 %a_13, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 369 'getelementptr' 'a_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_13, i3 %a_13_addr" [./source/lab7_z2.cpp:11]   --->   Operation 370 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln11_14 = bitcast i64 %temp_mult_14" [./source/lab7_z2.cpp:11]   --->   Operation 371 'bitcast' 'bitcast_ln11_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr i64 %a_14, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 372 'getelementptr' 'a_14_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_14, i3 %a_14_addr" [./source/lab7_z2.cpp:11]   --->   Operation 373 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln11_15 = bitcast i64 %temp_mult_15" [./source/lab7_z2.cpp:11]   --->   Operation 374 'bitcast' 'bitcast_ln11_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr i64 %a_15, i64 0, i64 %zext_ln10" [./source/lab7_z2.cpp:11]   --->   Operation 375 'getelementptr' 'a_15_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (1.75ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_15, i3 %a_15_addr" [./source/lab7_z2.cpp:11]   --->   Operation 376 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx43.case.0"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.04ns
The critical path consists of the following:
	'alloca' operation ('i') [49]  (0 ns)
	'load' operation ('i', ./source/lab7_z2.cpp:8) on local variable 'i' [150]  (0 ns)
	'add' operation ('add_ln8', ./source/lab7_z2.cpp:8) [319]  (1.72 ns)
	'store' operation ('store_ln8', ./source/lab7_z2.cpp:8) of variable 'add_ln8', ./source/lab7_z2.cpp:8 on local variable 'i' [320]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('b_0_load', ./source/lab7_z2.cpp:10) on array 'b_0' [160]  (1.75 ns)

 <State 3>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [165]  (8.57 ns)

 <State 4>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [165]  (8.57 ns)

 <State 5>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [165]  (8.57 ns)

 <State 6>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [165]  (8.57 ns)

 <State 7>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [165]  (8.57 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln11', ./source/lab7_z2.cpp:11) of variable 'bitcast_ln11', ./source/lab7_z2.cpp:11 on array 'a_0' [168]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
