#OPTIONS:"|-layerid|0|-orig_srs|/home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork/proj_2_comp.srs|-prodtype|synplify_premier|-verification_mode|0|-infer_seqShift|-primux|-fixsmult|-dspmac|-nram|-divnmod|-continue_on_error|-nostructver|-I|/home/mwp8699/CE387-Assignments/final_project/syn/|-I|/vol/synopsys/fpga/O-2018.09-SP1/lib|-sysv|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|-encrypt|-pro|-distcompmode|-noobf|-auto_infer_blackbox|0|-proto|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-fast_synthesis|0|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_ver":1543382462
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v":1543381811
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v":1533714205
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v":1543381931
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh":1543382268
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":1709925999
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":1709926089
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":1709926019
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":1709926075
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":1709926689
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":1709926510
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709921900
0			"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" verilog
1			"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" verilog
2			"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" verilog
3			"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" verilog
4			"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" verilog
5			"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" verilog
6			"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" verilog
7			"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv" verilog
8			"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" verilog
9			"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv" verilog
10			"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" verilog
11			"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" verilog
12			"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" verilog
13			"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" verilog
14			"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" verilog
15			"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv" verilog
#Dependency Lists(Uses List)
0 0
1 0
2 0
3 0
4 0
5 4 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 5 0
15 13 10 14 7 6 9 8 2 3 11 12 1 0
#Dependency Lists(Users Of)
0 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0
1 15
2 15
3 15
4 5
5 14
6 15
7 15
8 15
9 15
10 15
11 15
12 15
13 15
14 15
15 -1
#Design Unit to File Association
module work fm_radio 15
module work demodulate 14
module work read_iq 13
module work gain 12
module work iir 11
module work fir_cmplx 10
module work demod_fir 9
module work fir 8
module work square 7
module work multiply 6
module work qarctan 5
module work div 4
module work sub 3
module work add 2
module work fifo 1
