
door-lock-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800428c  0800428c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800428c  0800428c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800428c  0800428c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800428c  0800428c  0001428c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004290  08004290  00014290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08004294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000084  08004318  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08004318  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4ae  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ec  00000000  00000000  0002f55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00031a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d48  00000000  00000000  00032870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b97  00000000  00000000  000335b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010cad  00000000  00000000  0004c14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bd18  00000000  00000000  0005cdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8b14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dcc  00000000  00000000  000e8b68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080040e0 	.word	0x080040e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080040e0 	.word	0x080040e0

0800014c <isButtonPress>:
// Mapping button (using OPEN_BUTTON_Pin for single button setup)
GPIO_TypeDef *BUTTON_PORT = GPIOA;
uint16_t BUTTON_PIN[NO_OF_BUTTONS] = { OPEN_BUTTON_Pin, OPEN_BUTTON_Pin,
		OPEN_BUTTON_Pin };  // TODO: Update when more buttons are connected

int isButtonPress(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPress+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPress+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPress+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPress+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000d0 	.word	0x200000d0

08000180 <isOpenPress>:

int isOpenPress() {
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
	return isButtonPress(OPEN);
 8000184:	2000      	movs	r0, #0
 8000186:	f7ff ffe1 	bl	800014c <isButtonPress>
 800018a:	4603      	mov	r3, r0
}
 800018c:	4618      	mov	r0, r3
 800018e:	bd80      	pop	{r7, pc}

08000190 <getKeyInput>:

void getKeyInput() {
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000196:	2300      	movs	r3, #0
 8000198:	607b      	str	r3, [r7, #4]
 800019a:	e053      	b.n	8000244 <getKeyInput+0xb4>
		KeyReg0[i] = KeyReg1[i];
 800019c:	4a2d      	ldr	r2, [pc, #180]	; (8000254 <getKeyInput+0xc4>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	492c      	ldr	r1, [pc, #176]	; (8000258 <getKeyInput+0xc8>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001ac:	4a2b      	ldr	r2, [pc, #172]	; (800025c <getKeyInput+0xcc>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4927      	ldr	r1, [pc, #156]	; (8000254 <getKeyInput+0xc4>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN[i]);
 80001bc:	4b28      	ldr	r3, [pc, #160]	; (8000260 <getKeyInput+0xd0>)
 80001be:	681a      	ldr	r2, [r3, #0]
 80001c0:	4928      	ldr	r1, [pc, #160]	; (8000264 <getKeyInput+0xd4>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001c8:	4619      	mov	r1, r3
 80001ca:	4610      	mov	r0, r2
 80001cc:	f001 fd1e 	bl	8001c0c <HAL_GPIO_ReadPin>
 80001d0:	4603      	mov	r3, r0
 80001d2:	4619      	mov	r1, r3
 80001d4:	4a21      	ldr	r2, [pc, #132]	; (800025c <getKeyInput+0xcc>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80001dc:	4a1e      	ldr	r2, [pc, #120]	; (8000258 <getKeyInput+0xc8>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e4:	491b      	ldr	r1, [pc, #108]	; (8000254 <getKeyInput+0xc4>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001ec:	429a      	cmp	r2, r3
 80001ee:	d126      	bne.n	800023e <getKeyInput+0xae>
 80001f0:	4a18      	ldr	r2, [pc, #96]	; (8000254 <getKeyInput+0xc4>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4918      	ldr	r1, [pc, #96]	; (800025c <getKeyInput+0xcc>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d11c      	bne.n	800023e <getKeyInput+0xae>
			if (KeyReg3[i] != KeyReg2[i]) {
 8000204:	4a18      	ldr	r2, [pc, #96]	; (8000268 <getKeyInput+0xd8>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4913      	ldr	r1, [pc, #76]	; (800025c <getKeyInput+0xcc>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d012      	beq.n	800023e <getKeyInput+0xae>
				KeyReg3[i] = KeyReg2[i];
 8000218:	4a10      	ldr	r2, [pc, #64]	; (800025c <getKeyInput+0xcc>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4911      	ldr	r1, [pc, #68]	; (8000268 <getKeyInput+0xd8>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESS_STATE) {
 8000228:	4a0c      	ldr	r2, [pc, #48]	; (800025c <getKeyInput+0xcc>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d104      	bne.n	800023e <getKeyInput+0xae>
					button_flag[i] = 1;
 8000234:	4a0d      	ldr	r2, [pc, #52]	; (800026c <getKeyInput+0xdc>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2101      	movs	r1, #1
 800023a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	3301      	adds	r3, #1
 8000242:	607b      	str	r3, [r7, #4]
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2b02      	cmp	r3, #2
 8000248:	dda8      	ble.n	800019c <getKeyInput+0xc>
				}
			}

		}
	}
}
 800024a:	bf00      	nop
 800024c:	bf00      	nop
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	200000ac 	.word	0x200000ac
 8000258:	200000a0 	.word	0x200000a0
 800025c:	200000b8 	.word	0x200000b8
 8000260:	20000000 	.word	0x20000000
 8000264:	20000004 	.word	0x20000004
 8000268:	200000c4 	.word	0x200000c4
 800026c:	200000d0 	.word	0x200000d0

08000270 <Buzzer_Run>:

/**
 * @brief Hàm chạy logic chính của còi báo động.
 * Hãy gọi hàm này liên tục trong vòng lặp while(1) của main.c
 */
void Buzzer_Run(void) { /* USER CODE END WHILE */
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
	//input pullup
	uint8_t doorState = HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port,
 8000276:	2102      	movs	r1, #2
 8000278:	4826      	ldr	r0, [pc, #152]	; (8000314 <Buzzer_Run+0xa4>)
 800027a:	f001 fcc7 	bl	8001c0c <HAL_GPIO_ReadPin>
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
			DOOR_SENSOR_Pin);

	if (doorState == GPIO_PIN_RESET) // khi nhan thi input = 0, khi nhan tuong duong voi mo cua
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d11a      	bne.n	80002be <Buzzer_Run+0x4e>
			{

		if (isDoorOpen == false) {
 8000288:	4b23      	ldr	r3, [pc, #140]	; (8000318 <Buzzer_Run+0xa8>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	f083 0301 	eor.w	r3, r3, #1
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	d006      	beq.n	80002a4 <Buzzer_Run+0x34>

			isDoorOpen = true;
 8000296:	4b20      	ldr	r3, [pc, #128]	; (8000318 <Buzzer_Run+0xa8>)
 8000298:	2201      	movs	r2, #1
 800029a:	701a      	strb	r2, [r3, #0]
			setTimer1(DOOR_TIMEOUT_TICKS);
 800029c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80002a0:	f001 f832 	bl	8001308 <setTimer1>
		}

		if (timer1_flag == 1) {
 80002a4:	4b1d      	ldr	r3, [pc, #116]	; (800031c <Buzzer_Run+0xac>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d11d      	bne.n	80002e8 <Buzzer_Run+0x78>

			isBuzzerActive = true;
 80002ac:	4b1c      	ldr	r3, [pc, #112]	; (8000320 <Buzzer_Run+0xb0>)
 80002ae:	2201      	movs	r2, #1
 80002b0:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(BUZZER_CTRL_GPIO_Port, BUZZER_CTRL_Pin,
 80002b2:	2200      	movs	r2, #0
 80002b4:	2140      	movs	r1, #64	; 0x40
 80002b6:	4817      	ldr	r0, [pc, #92]	; (8000314 <Buzzer_Run+0xa4>)
 80002b8:	f001 fcbf 	bl	8001c3a <HAL_GPIO_WritePin>
 80002bc:	e014      	b.n	80002e8 <Buzzer_Run+0x78>
		}

	} else // cua dongg
	{

		isDoorOpen = false;
 80002be:	4b16      	ldr	r3, [pc, #88]	; (8000318 <Buzzer_Run+0xa8>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	701a      	strb	r2, [r3, #0]
		setTimer1(0);      // Dừng bộ đếm
 80002c4:	2000      	movs	r0, #0
 80002c6:	f001 f81f 	bl	8001308 <setTimer1>
		timer1_flag = 0;
 80002ca:	4b14      	ldr	r3, [pc, #80]	; (800031c <Buzzer_Run+0xac>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]

		// Nếu buzzer đang kêu thì tắt
		if (isBuzzerActive == true) {
 80002d0:	4b13      	ldr	r3, [pc, #76]	; (8000320 <Buzzer_Run+0xb0>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d007      	beq.n	80002e8 <Buzzer_Run+0x78>
			isBuzzerActive = false;
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <Buzzer_Run+0xb0>)
 80002da:	2200      	movs	r2, #0
 80002dc:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(BUZZER_CTRL_GPIO_Port, BUZZER_CTRL_Pin,
 80002de:	2201      	movs	r2, #1
 80002e0:	2140      	movs	r1, #64	; 0x40
 80002e2:	480c      	ldr	r0, [pc, #48]	; (8000314 <Buzzer_Run+0xa4>)
 80002e4:	f001 fca9 	bl	8001c3a <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
		}
	}
	if (HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin) == 0) {
 80002e8:	2104      	movs	r1, #4
 80002ea:	480a      	ldr	r0, [pc, #40]	; (8000314 <Buzzer_Run+0xa4>)
 80002ec:	f001 fc8e 	bl	8001c0c <HAL_GPIO_ReadPin>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d10a      	bne.n	800030c <Buzzer_Run+0x9c>
		HAL_GPIO_WritePin(BUZZER_CTRL_GPIO_Port, BUZZER_CTRL_Pin, GPIO_PIN_SET);
 80002f6:	2201      	movs	r2, #1
 80002f8:	2140      	movs	r1, #64	; 0x40
 80002fa:	4806      	ldr	r0, [pc, #24]	; (8000314 <Buzzer_Run+0xa4>)
 80002fc:	f001 fc9d 	bl	8001c3a <HAL_GPIO_WritePin>
		timer1_flag = 0;
 8000300:	4b06      	ldr	r3, [pc, #24]	; (800031c <Buzzer_Run+0xac>)
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
		isBuzzerActive = false;
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <Buzzer_Run+0xb0>)
 8000308:	2200      	movs	r2, #0
 800030a:	701a      	strb	r2, [r3, #0]
	}

}
 800030c:	bf00      	nop
 800030e:	3708      	adds	r7, #8
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}
 8000314:	40010800 	.word	0x40010800
 8000318:	200000dc 	.word	0x200000dc
 800031c:	20000118 	.word	0x20000118
 8000320:	200000dd 	.word	0x200000dd

08000324 <isDoorClose>:

DoorState door_state = DOOR_LOCKED;
int open_timer = 0;

// Kiểm tra xem cửa có đóng không
int isDoorClose(){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin) == GPIO_PIN_SET);
 8000328:	2102      	movs	r1, #2
 800032a:	4805      	ldr	r0, [pc, #20]	; (8000340 <isDoorClose+0x1c>)
 800032c:	f001 fc6e 	bl	8001c0c <HAL_GPIO_ReadPin>
 8000330:	4603      	mov	r3, r0
 8000332:	2b01      	cmp	r3, #1
 8000334:	bf0c      	ite	eq
 8000336:	2301      	moveq	r3, #1
 8000338:	2300      	movne	r3, #0
 800033a:	b2db      	uxtb	r3, r3
}
 800033c:	4618      	mov	r0, r3
 800033e:	bd80      	pop	{r7, pc}
 8000340:	40010800 	.word	0x40010800

08000344 <isPasswordCorrect>:

int isPasswordCorrect() {
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	// TODO Kiểm tra mật khẩu có đúng không
	return password_is_correct_event();
 8000348:	f000 ffcc 	bl	80012e4 <password_is_correct_event>
 800034c:	4603      	mov	r3, r0
}
 800034e:	4618      	mov	r0, r3
 8000350:	bd80      	pop	{r7, pc}
	...

08000354 <unlock_door>:

// Mở khóa cửa (điều khiển solenoid)
void unlock_door() {
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SOLENOID_LOCK_GPIO_Port, SOLENOID_LOCK_Pin, GPIO_PIN_SET);
 8000358:	2201      	movs	r2, #1
 800035a:	2120      	movs	r1, #32
 800035c:	4802      	ldr	r0, [pc, #8]	; (8000368 <unlock_door+0x14>)
 800035e:	f001 fc6c 	bl	8001c3a <HAL_GPIO_WritePin>
}
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40010800 	.word	0x40010800

0800036c <lock_door>:

// Khóa cửa
void lock_door() {
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SOLENOID_LOCK_GPIO_Port, SOLENOID_LOCK_Pin, GPIO_PIN_RESET);
 8000370:	2200      	movs	r2, #0
 8000372:	2120      	movs	r1, #32
 8000374:	4802      	ldr	r0, [pc, #8]	; (8000380 <lock_door+0x14>)
 8000376:	f001 fc60 	bl	8001c3a <HAL_GPIO_WritePin>
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40010800 	.word	0x40010800

08000384 <alert>:

// Bật báo động
void alert() {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_CTRL_GPIO_Port, BUZZER_CTRL_Pin, GPIO_PIN_SET);
 8000388:	2201      	movs	r2, #1
 800038a:	2140      	movs	r1, #64	; 0x40
 800038c:	4802      	ldr	r0, [pc, #8]	; (8000398 <alert+0x14>)
 800038e:	f001 fc54 	bl	8001c3a <HAL_GPIO_WritePin>
}
 8000392:	bf00      	nop
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40010800 	.word	0x40010800

0800039c <stop_alert>:

// Tắt báo động
void stop_alert() {
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_CTRL_GPIO_Port, BUZZER_CTRL_Pin, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	2140      	movs	r1, #64	; 0x40
 80003a4:	4802      	ldr	r0, [pc, #8]	; (80003b0 <stop_alert+0x14>)
 80003a6:	f001 fc48 	bl	8001c3a <HAL_GPIO_WritePin>
}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	40010800 	.word	0x40010800

080003b4 <update_led>:


void update_led() {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
    switch (door_state) {
 80003b8:	4b14      	ldr	r3, [pc, #80]	; (800040c <update_led+0x58>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	2b03      	cmp	r3, #3
 80003be:	d01c      	beq.n	80003fa <update_led+0x46>
 80003c0:	2b03      	cmp	r3, #3
 80003c2:	dc1f      	bgt.n	8000404 <update_led+0x50>
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d002      	beq.n	80003ce <update_led+0x1a>
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d00b      	beq.n	80003e4 <update_led+0x30>
    case DOOR_ALARM:
        HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);  // RED LED blink
        break;
    case DOOR_WAIT_TO_CLOSE:
    default:
    	break;
 80003cc:	e01a      	b.n	8000404 <update_led+0x50>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);     // RED LED on
 80003ce:	2201      	movs	r2, #1
 80003d0:	2108      	movs	r1, #8
 80003d2:	480f      	ldr	r0, [pc, #60]	; (8000410 <update_led+0x5c>)
 80003d4:	f001 fc31 	bl	8001c3a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET); // GREEN LED off
 80003d8:	2200      	movs	r2, #0
 80003da:	2110      	movs	r1, #16
 80003dc:	480c      	ldr	r0, [pc, #48]	; (8000410 <update_led+0x5c>)
 80003de:	f001 fc2c 	bl	8001c3a <HAL_GPIO_WritePin>
        break;
 80003e2:	e010      	b.n	8000406 <update_led+0x52>
        HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2108      	movs	r1, #8
 80003e8:	4809      	ldr	r0, [pc, #36]	; (8000410 <update_led+0x5c>)
 80003ea:	f001 fc26 	bl	8001c3a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);   // GREEN LED on
 80003ee:	2201      	movs	r2, #1
 80003f0:	2110      	movs	r1, #16
 80003f2:	4807      	ldr	r0, [pc, #28]	; (8000410 <update_led+0x5c>)
 80003f4:	f001 fc21 	bl	8001c3a <HAL_GPIO_WritePin>
        break;
 80003f8:	e005      	b.n	8000406 <update_led+0x52>
        HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);  // RED LED blink
 80003fa:	2108      	movs	r1, #8
 80003fc:	4804      	ldr	r0, [pc, #16]	; (8000410 <update_led+0x5c>)
 80003fe:	f001 fc34 	bl	8001c6a <HAL_GPIO_TogglePin>
        break;
 8000402:	e000      	b.n	8000406 <update_led+0x52>
    	break;
 8000404:	bf00      	nop
    }
}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200000de 	.word	0x200000de
 8000410:	40010800 	.word	0x40010800

08000414 <door_fsm_run>:

void door_fsm_run(void){
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	switch(door_state){
 8000418:	4b2d      	ldr	r3, [pc, #180]	; (80004d0 <door_fsm_run+0xbc>)
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	2b03      	cmp	r3, #3
 800041e:	d03e      	beq.n	800049e <door_fsm_run+0x8a>
 8000420:	2b03      	cmp	r3, #3
 8000422:	dc4b      	bgt.n	80004bc <door_fsm_run+0xa8>
 8000424:	2b00      	cmp	r3, #0
 8000426:	d002      	beq.n	800042e <door_fsm_run+0x1a>
 8000428:	2b01      	cmp	r3, #1
 800042a:	d019      	beq.n	8000460 <door_fsm_run+0x4c>
 800042c:	e046      	b.n	80004bc <door_fsm_run+0xa8>
	case DOOR_LOCKED:
		lock_door();
 800042e:	f7ff ff9d 	bl	800036c <lock_door>
		if (isOpenPress() && isPasswordCorrect()){
 8000432:	f7ff fea5 	bl	8000180 <isOpenPress>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d045      	beq.n	80004c8 <door_fsm_run+0xb4>
 800043c:	f7ff ff82 	bl	8000344 <isPasswordCorrect>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d040      	beq.n	80004c8 <door_fsm_run+0xb4>
			door_state = DOOR_UNLOCKED;
 8000446:	4b22      	ldr	r3, [pc, #136]	; (80004d0 <door_fsm_run+0xbc>)
 8000448:	2201      	movs	r2, #1
 800044a:	701a      	strb	r2, [r3, #0]
			unlock_door();
 800044c:	f7ff ff82 	bl	8000354 <unlock_door>
			open_timer = TIMEOUT;
 8000450:	4b20      	ldr	r3, [pc, #128]	; (80004d4 <door_fsm_run+0xc0>)
 8000452:	2214      	movs	r2, #20
 8000454:	601a      	str	r2, [r3, #0]
			stop_alert();
 8000456:	f7ff ffa1 	bl	800039c <stop_alert>
			update_led();
 800045a:	f7ff ffab 	bl	80003b4 <update_led>
		}
		break;
 800045e:	e033      	b.n	80004c8 <door_fsm_run+0xb4>
	case DOOR_UNLOCKED:
		if (open_timer > 0){
 8000460:	4b1c      	ldr	r3, [pc, #112]	; (80004d4 <door_fsm_run+0xc0>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	2b00      	cmp	r3, #0
 8000466:	dd05      	ble.n	8000474 <door_fsm_run+0x60>
			open_timer--;
 8000468:	4b1a      	ldr	r3, [pc, #104]	; (80004d4 <door_fsm_run+0xc0>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	3b01      	subs	r3, #1
 800046e:	4a19      	ldr	r2, [pc, #100]	; (80004d4 <door_fsm_run+0xc0>)
 8000470:	6013      	str	r3, [r2, #0]
 8000472:	e011      	b.n	8000498 <door_fsm_run+0x84>

		} else {
			if (isDoorClose()){  // Door is closed
 8000474:	f7ff ff56 	bl	8000324 <isDoorClose>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d007      	beq.n	800048e <door_fsm_run+0x7a>
				door_state = DOOR_LOCKED;
 800047e:	4b14      	ldr	r3, [pc, #80]	; (80004d0 <door_fsm_run+0xbc>)
 8000480:	2200      	movs	r2, #0
 8000482:	701a      	strb	r2, [r3, #0]
				lock_door();
 8000484:	f7ff ff72 	bl	800036c <lock_door>
				stop_alert();
 8000488:	f7ff ff88 	bl	800039c <stop_alert>
 800048c:	e004      	b.n	8000498 <door_fsm_run+0x84>
			} else {  // Door is open after timeout
				door_state = DOOR_ALARM;
 800048e:	4b10      	ldr	r3, [pc, #64]	; (80004d0 <door_fsm_run+0xbc>)
 8000490:	2203      	movs	r2, #3
 8000492:	701a      	strb	r2, [r3, #0]
				alert();
 8000494:	f7ff ff76 	bl	8000384 <alert>
			}
		}
		update_led();
 8000498:	f7ff ff8c 	bl	80003b4 <update_led>
		break;
 800049c:	e015      	b.n	80004ca <door_fsm_run+0xb6>
	case DOOR_ALARM:
		if (isDoorClose()){
 800049e:	f7ff ff41 	bl	8000324 <isDoorClose>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d006      	beq.n	80004b6 <door_fsm_run+0xa2>
			door_state = DOOR_LOCKED;
 80004a8:	4b09      	ldr	r3, [pc, #36]	; (80004d0 <door_fsm_run+0xbc>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	701a      	strb	r2, [r3, #0]
			lock_door();
 80004ae:	f7ff ff5d 	bl	800036c <lock_door>
			stop_alert();
 80004b2:	f7ff ff73 	bl	800039c <stop_alert>
		}
		update_led();
 80004b6:	f7ff ff7d 	bl	80003b4 <update_led>
		break;
 80004ba:	e006      	b.n	80004ca <door_fsm_run+0xb6>
	default:
		door_state = DOOR_LOCKED;
 80004bc:	4b04      	ldr	r3, [pc, #16]	; (80004d0 <door_fsm_run+0xbc>)
 80004be:	2200      	movs	r2, #0
 80004c0:	701a      	strb	r2, [r3, #0]
		lock_door();
 80004c2:	f7ff ff53 	bl	800036c <lock_door>
		break;
 80004c6:	e000      	b.n	80004ca <door_fsm_run+0xb6>
		break;
 80004c8:	bf00      	nop
	}
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	200000de 	.word	0x200000de
 80004d4:	200000e0 	.word	0x200000e0

080004d8 <LCD_I2C_SendByte>:
static void LCD_I2C_SendData(uint8_t data);

/**
 * @brief Send a byte through I2C
 */
static void LCD_I2C_SendByte(uint8_t data) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af02      	add	r7, sp, #8
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
    if (g_hi2c == NULL) return;
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <LCD_I2C_SendByte+0x38>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d00e      	beq.n	8000508 <LCD_I2C_SendByte+0x30>
    
    HAL_I2C_Master_Transmit(g_hi2c, 
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <LCD_I2C_SendByte+0x38>)
 80004ec:	6818      	ldr	r0, [r3, #0]
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <LCD_I2C_SendByte+0x3c>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	b299      	uxth	r1, r3
 80004f8:	1dfa      	adds	r2, r7, #7
 80004fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	2301      	movs	r3, #1
 8000502:	f001 fd0f 	bl	8001f24 <HAL_I2C_Master_Transmit>
 8000506:	e000      	b.n	800050a <LCD_I2C_SendByte+0x32>
    if (g_hi2c == NULL) return;
 8000508:	bf00      	nop
                            (g_lcd_i2c_addr << 1), 
                            &data, 
                            1, 
                            LCD_I2C_TIMEOUT);
}
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	200000e4 	.word	0x200000e4
 8000514:	2000000b 	.word	0x2000000b

08000518 <LCD_I2C_SetAddress>:

/**
 * @brief Set I2C address at runtime
 */
void LCD_I2C_SetAddress(uint8_t addr) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
    g_lcd_i2c_addr = addr;
 8000522:	4a04      	ldr	r2, [pc, #16]	; (8000534 <LCD_I2C_SetAddress+0x1c>)
 8000524:	79fb      	ldrb	r3, [r7, #7]
 8000526:	7013      	strb	r3, [r2, #0]
}
 8000528:	bf00      	nop
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	2000000b 	.word	0x2000000b

08000538 <LCD_I2C_WriteBits>:
}

/**
 * @brief Write 4 bits with enable control
 */
static void LCD_I2C_WriteBits(uint8_t data, uint8_t en) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	4603      	mov	r3, r0
 8000540:	460a      	mov	r2, r1
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	4613      	mov	r3, r2
 8000546:	71bb      	strb	r3, [r7, #6]
    uint8_t bits = data & 0xF0;  /* Keep high nibble */
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	f023 030f 	bic.w	r3, r3, #15
 800054e:	73fb      	strb	r3, [r7, #15]
    
    if (en)
 8000550:	79bb      	ldrb	r3, [r7, #6]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d004      	beq.n	8000560 <LCD_I2C_WriteBits+0x28>
        bits |= (1 << LCD_EN_PIN);
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	f043 0304 	orr.w	r3, r3, #4
 800055c:	73fb      	strb	r3, [r7, #15]
 800055e:	e003      	b.n	8000568 <LCD_I2C_WriteBits+0x30>
    else
        bits &= ~(1 << LCD_EN_PIN);
 8000560:	7bfb      	ldrb	r3, [r7, #15]
 8000562:	f023 0304 	bic.w	r3, r3, #4
 8000566:	73fb      	strb	r3, [r7, #15]
    
    if (g_lcd_backlight_state)
 8000568:	4b0c      	ldr	r3, [pc, #48]	; (800059c <LCD_I2C_WriteBits+0x64>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d004      	beq.n	800057a <LCD_I2C_WriteBits+0x42>
        bits |= (1 << LCD_BACKLIGHT_PIN);
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	73fb      	strb	r3, [r7, #15]
 8000578:	e003      	b.n	8000582 <LCD_I2C_WriteBits+0x4a>
    else
        bits &= ~(1 << LCD_BACKLIGHT_PIN);
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	f023 0308 	bic.w	r3, r3, #8
 8000580:	73fb      	strb	r3, [r7, #15]
    
    /* RW = 0 (write mode - ALWAYS write, never read) */
    bits &= ~(1 << LCD_RW_PIN);
 8000582:	7bfb      	ldrb	r3, [r7, #15]
 8000584:	f023 0302 	bic.w	r3, r3, #2
 8000588:	73fb      	strb	r3, [r7, #15]
    
    LCD_I2C_SendByte(bits);
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	4618      	mov	r0, r3
 800058e:	f7ff ffa3 	bl	80004d8 <LCD_I2C_SendByte>
}
 8000592:	bf00      	nop
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	2000000a 	.word	0x2000000a

080005a0 <LCD_I2C_PulseEnable>:

/**
 * @brief Pulse enable pin
 */
static void LCD_I2C_PulseEnable(uint8_t data) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
    LCD_I2C_WriteBits(data, 1);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	2101      	movs	r1, #1
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff ffc2 	bl	8000538 <LCD_I2C_WriteBits>
    HAL_Delay(1);
 80005b4:	2001      	movs	r0, #1
 80005b6:	f001 f873 	bl	80016a0 <HAL_Delay>
    LCD_I2C_WriteBits(data, 0);
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ffba 	bl	8000538 <LCD_I2C_WriteBits>
    HAL_Delay(1);
 80005c4:	2001      	movs	r0, #1
 80005c6:	f001 f86b 	bl	80016a0 <HAL_Delay>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}

080005d2 <LCD_I2C_SendCommand>:

/**
 * @brief Send command to LCD (4-bit mode)
 */
static void LCD_I2C_SendCommand(uint8_t cmd) {
 80005d2:	b580      	push	{r7, lr}
 80005d4:	b084      	sub	sp, #16
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	4603      	mov	r3, r0
 80005da:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (cmd >> 4) & 0x0F;
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	091b      	lsrs	r3, r3, #4
 80005e0:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble = cmd & 0x0F;
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	f003 030f 	and.w	r3, r3, #15
 80005e8:	73bb      	strb	r3, [r7, #14]
    
    /* Set RS = 0 for command */
    uint8_t byte_high = (high_nibble << 4);
 80005ea:	7bfb      	ldrb	r3, [r7, #15]
 80005ec:	011b      	lsls	r3, r3, #4
 80005ee:	737b      	strb	r3, [r7, #13]
    uint8_t byte_low = (low_nibble << 4);
 80005f0:	7bbb      	ldrb	r3, [r7, #14]
 80005f2:	011b      	lsls	r3, r3, #4
 80005f4:	733b      	strb	r3, [r7, #12]
    
    /* Send high nibble */
    LCD_I2C_PulseEnable(byte_high);
 80005f6:	7b7b      	ldrb	r3, [r7, #13]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f7ff ffd1 	bl	80005a0 <LCD_I2C_PulseEnable>
    /* Send low nibble */
    LCD_I2C_PulseEnable(byte_low);
 80005fe:	7b3b      	ldrb	r3, [r7, #12]
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff ffcd 	bl	80005a0 <LCD_I2C_PulseEnable>
    
    HAL_Delay(2);  /* Wait for command execution */
 8000606:	2002      	movs	r0, #2
 8000608:	f001 f84a 	bl	80016a0 <HAL_Delay>
}
 800060c:	bf00      	nop
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <LCD_I2C_SendData>:

/**
 * @brief Send data to LCD (4-bit mode)
 */
static void LCD_I2C_SendData(uint8_t data) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (data >> 4) & 0x0F;
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble = data & 0x0F;
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	f003 030f 	and.w	r3, r3, #15
 800062a:	73bb      	strb	r3, [r7, #14]
    
    /* Set RS = 1 for data */
    uint8_t byte_high = ((high_nibble << 4) | (1 << LCD_RS_PIN));
 800062c:	7bfb      	ldrb	r3, [r7, #15]
 800062e:	011b      	lsls	r3, r3, #4
 8000630:	b25b      	sxtb	r3, r3
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	b25b      	sxtb	r3, r3
 8000638:	737b      	strb	r3, [r7, #13]
    uint8_t byte_low = ((low_nibble << 4) | (1 << LCD_RS_PIN));
 800063a:	7bbb      	ldrb	r3, [r7, #14]
 800063c:	011b      	lsls	r3, r3, #4
 800063e:	b25b      	sxtb	r3, r3
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	b25b      	sxtb	r3, r3
 8000646:	733b      	strb	r3, [r7, #12]
    
    /* Send high nibble */
    LCD_I2C_PulseEnable(byte_high);
 8000648:	7b7b      	ldrb	r3, [r7, #13]
 800064a:	4618      	mov	r0, r3
 800064c:	f7ff ffa8 	bl	80005a0 <LCD_I2C_PulseEnable>
    /* Send low nibble */
    LCD_I2C_PulseEnable(byte_low);
 8000650:	7b3b      	ldrb	r3, [r7, #12]
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff ffa4 	bl	80005a0 <LCD_I2C_PulseEnable>
    
    HAL_Delay(1);
 8000658:	2001      	movs	r0, #1
 800065a:	f001 f821 	bl	80016a0 <HAL_Delay>
}
 800065e:	bf00      	nop
 8000660:	3710      	adds	r7, #16
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <LCD_I2C_Init>:

/**
 * @brief Initialize I2C LCD
 */
HAL_StatusTypeDef LCD_I2C_Init(I2C_HandleTypeDef *hi2c) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d101      	bne.n	800067a <LCD_I2C_Init+0x12>
        return HAL_ERROR;
 8000676:	2301      	movs	r3, #1
 8000678:	e056      	b.n	8000728 <LCD_I2C_Init+0xc0>
    }
    
    g_hi2c = hi2c;
 800067a:	4a2d      	ldr	r2, [pc, #180]	; (8000730 <LCD_I2C_Init+0xc8>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6013      	str	r3, [r2, #0]
    g_lcd_backlight_state = 1;
 8000680:	4b2c      	ldr	r3, [pc, #176]	; (8000734 <LCD_I2C_Init+0xcc>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
    
    /* Wait for power to stabilize - critical! */
    HAL_Delay(100);
 8000686:	2064      	movs	r0, #100	; 0x64
 8000688:	f001 f80a 	bl	80016a0 <HAL_Delay>
    
    /* Send initialization byte with backlight on */
    uint8_t init_byte = (1 << LCD_BACKLIGHT_PIN);
 800068c:	2308      	movs	r3, #8
 800068e:	72fb      	strb	r3, [r7, #11]
    LCD_I2C_SendByte(init_byte);
 8000690:	7afb      	ldrb	r3, [r7, #11]
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ff20 	bl	80004d8 <LCD_I2C_SendByte>
    HAL_Delay(50);
 8000698:	2032      	movs	r0, #50	; 0x32
 800069a:	f001 f801 	bl	80016a0 <HAL_Delay>
    
    /* 4-bit initialization sequence - must do 3 times */
    for (int attempt = 0; attempt < 3; attempt++) {
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	e014      	b.n	80006ce <LCD_I2C_Init+0x66>
        uint8_t byte = (0x3 << 4) | (1 << LCD_BACKLIGHT_PIN);
 80006a4:	2338      	movs	r3, #56	; 0x38
 80006a6:	727b      	strb	r3, [r7, #9]
        LCD_I2C_WriteBits(byte, 1);  /* EN high */
 80006a8:	7a7b      	ldrb	r3, [r7, #9]
 80006aa:	2101      	movs	r1, #1
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ff43 	bl	8000538 <LCD_I2C_WriteBits>
        HAL_Delay(5);
 80006b2:	2005      	movs	r0, #5
 80006b4:	f000 fff4 	bl	80016a0 <HAL_Delay>
        LCD_I2C_WriteBits(byte, 0);  /* EN low */
 80006b8:	7a7b      	ldrb	r3, [r7, #9]
 80006ba:	2100      	movs	r1, #0
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff3b 	bl	8000538 <LCD_I2C_WriteBits>
        HAL_Delay(5);
 80006c2:	2005      	movs	r0, #5
 80006c4:	f000 ffec 	bl	80016a0 <HAL_Delay>
    for (int attempt = 0; attempt < 3; attempt++) {
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	3301      	adds	r3, #1
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	dde7      	ble.n	80006a4 <LCD_I2C_Init+0x3c>
    }
    
    /* Set 4-bit mode */
    uint8_t byte = (0x2 << 4) | (1 << LCD_BACKLIGHT_PIN);
 80006d4:	2328      	movs	r3, #40	; 0x28
 80006d6:	72bb      	strb	r3, [r7, #10]
    LCD_I2C_WriteBits(byte, 1);
 80006d8:	7abb      	ldrb	r3, [r7, #10]
 80006da:	2101      	movs	r1, #1
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ff2b 	bl	8000538 <LCD_I2C_WriteBits>
    HAL_Delay(5);
 80006e2:	2005      	movs	r0, #5
 80006e4:	f000 ffdc 	bl	80016a0 <HAL_Delay>
    LCD_I2C_WriteBits(byte, 0);
 80006e8:	7abb      	ldrb	r3, [r7, #10]
 80006ea:	2100      	movs	r1, #0
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff23 	bl	8000538 <LCD_I2C_WriteBits>
    HAL_Delay(5);
 80006f2:	2005      	movs	r0, #5
 80006f4:	f000 ffd4 	bl	80016a0 <HAL_Delay>
    
    /* Function Set: 4-bit, 2 lines, 5x8 dots */
    LCD_I2C_SendCommand(LCD_CMD_FUNCTION_SET | LCD_4BIT_MODE | LCD_2LINE | LCD_5x8DOTS);
 80006f8:	2028      	movs	r0, #40	; 0x28
 80006fa:	f7ff ff6a 	bl	80005d2 <LCD_I2C_SendCommand>
    HAL_Delay(5);
 80006fe:	2005      	movs	r0, #5
 8000700:	f000 ffce 	bl	80016a0 <HAL_Delay>
    
    /* Display Control: ON, Cursor OFF, Blink OFF */
    LCD_I2C_SendCommand(LCD_CMD_DISPLAY_CONTROL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF);
 8000704:	200c      	movs	r0, #12
 8000706:	f7ff ff64 	bl	80005d2 <LCD_I2C_SendCommand>
    HAL_Delay(5);
 800070a:	2005      	movs	r0, #5
 800070c:	f000 ffc8 	bl	80016a0 <HAL_Delay>
    
    /* Entry Mode: Increment, No Shift */
    LCD_I2C_SendCommand(LCD_CMD_ENTRY_MODE_SET | LCD_ENTRY_INCREMENT | LCD_ENTRY_SHIFT_OFF);
 8000710:	2006      	movs	r0, #6
 8000712:	f7ff ff5e 	bl	80005d2 <LCD_I2C_SendCommand>
    HAL_Delay(5);
 8000716:	2005      	movs	r0, #5
 8000718:	f000 ffc2 	bl	80016a0 <HAL_Delay>
    
    /* Clear Display */
    LCD_I2C_Clear();
 800071c:	f000 f80c 	bl	8000738 <LCD_I2C_Clear>
    HAL_Delay(10);
 8000720:	200a      	movs	r0, #10
 8000722:	f000 ffbd 	bl	80016a0 <HAL_Delay>
    
    return HAL_OK;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	200000e4 	.word	0x200000e4
 8000734:	2000000a 	.word	0x2000000a

08000738 <LCD_I2C_Clear>:

/**
 * @brief Clear LCD display
 */
void LCD_I2C_Clear(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
    LCD_I2C_SendCommand(LCD_CMD_CLEAR_DISPLAY);
 800073c:	2001      	movs	r0, #1
 800073e:	f7ff ff48 	bl	80005d2 <LCD_I2C_SendCommand>
    HAL_Delay(2);  /* Clear command needs >1.52ms */
 8000742:	2002      	movs	r0, #2
 8000744:	f000 ffac 	bl	80016a0 <HAL_Delay>
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <LCD_I2C_SetCursor>:

/**
 * @brief Set cursor position
 */
void LCD_I2C_SetCursor(uint8_t row, uint8_t col) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	4613      	mov	r3, r2
 800075a:	71bb      	strb	r3, [r7, #6]
    uint8_t addr;
    
    if (row == 0) {
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d102      	bne.n	8000768 <LCD_I2C_SetCursor+0x1c>
        addr = 0x00 + col;  /* First line: 0x00-0x0F */
 8000762:	79bb      	ldrb	r3, [r7, #6]
 8000764:	73fb      	strb	r3, [r7, #15]
 8000766:	e002      	b.n	800076e <LCD_I2C_SetCursor+0x22>
    } else {
        addr = 0x40 + col;  /* Second line: 0x40-0x4F */
 8000768:	79bb      	ldrb	r3, [r7, #6]
 800076a:	3340      	adds	r3, #64	; 0x40
 800076c:	73fb      	strb	r3, [r7, #15]
    }
    
    LCD_I2C_SendCommand(LCD_CMD_SET_DDRAM_ADDR | addr);
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000774:	b2db      	uxtb	r3, r3
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ff2b 	bl	80005d2 <LCD_I2C_SendCommand>
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <LCD_I2C_Print>:

/**
 * @brief Print string on LCD
 */
void LCD_I2C_Print(const char *str) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d00c      	beq.n	80007ac <LCD_I2C_Print+0x28>
    
    while (*str) {
 8000792:	e006      	b.n	80007a2 <LCD_I2C_Print+0x1e>
        LCD_I2C_SendData((uint8_t)*str++);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	1c5a      	adds	r2, r3, #1
 8000798:	607a      	str	r2, [r7, #4]
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ff39 	bl	8000614 <LCD_I2C_SendData>
    while (*str) {
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d1f4      	bne.n	8000794 <LCD_I2C_Print+0x10>
 80007aa:	e000      	b.n	80007ae <LCD_I2C_Print+0x2a>
    if (str == NULL) return;
 80007ac:	bf00      	nop
    }
}
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ba:	f000 ff0f 	bl	80015dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007be:	f000 f8a5 	bl	800090c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c2:	f000 f959 	bl	8000a78 <MX_GPIO_Init>
  MX_I2C1_Init();
 80007c6:	f000 f8dd 	bl	8000984 <MX_I2C1_Init>
  MX_TIM2_Init();
 80007ca:	f000 f909 	bl	80009e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80007ce:	4848      	ldr	r0, [pc, #288]	; (80008f0 <main+0x13c>)
 80007d0:	f002 fc78 	bl	80030c4 <HAL_TIM_Base_Start_IT>

	HAL_Delay(500);  /* Wait for system stabilization */
 80007d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007d8:	f000 ff62 	bl	80016a0 <HAL_Delay>
	
	/* I2C Address Scan - Find LCD I2C device */
	uint8_t found_address = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	75fb      	strb	r3, [r7, #23]
	
	/* Try PCF8574 range first (0x20-0x27) */
	for(uint8_t addr = 0x20; addr <= 0x27; addr++) {
 80007e0:	2320      	movs	r3, #32
 80007e2:	75bb      	strb	r3, [r7, #22]
 80007e4:	e011      	b.n	800080a <main+0x56>
		if(HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 1, 100) == HAL_OK) {
 80007e6:	7dbb      	ldrb	r3, [r7, #22]
 80007e8:	b29b      	uxth	r3, r3
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	b299      	uxth	r1, r3
 80007ee:	2364      	movs	r3, #100	; 0x64
 80007f0:	2201      	movs	r2, #1
 80007f2:	4840      	ldr	r0, [pc, #256]	; (80008f4 <main+0x140>)
 80007f4:	f001 fc94 	bl	8002120 <HAL_I2C_IsDeviceReady>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d102      	bne.n	8000804 <main+0x50>
			found_address = addr;
 80007fe:	7dbb      	ldrb	r3, [r7, #22]
 8000800:	75fb      	strb	r3, [r7, #23]
			break;
 8000802:	e005      	b.n	8000810 <main+0x5c>
	for(uint8_t addr = 0x20; addr <= 0x27; addr++) {
 8000804:	7dbb      	ldrb	r3, [r7, #22]
 8000806:	3301      	adds	r3, #1
 8000808:	75bb      	strb	r3, [r7, #22]
 800080a:	7dbb      	ldrb	r3, [r7, #22]
 800080c:	2b27      	cmp	r3, #39	; 0x27
 800080e:	d9ea      	bls.n	80007e6 <main+0x32>
		}
	}
	
	/* If not found, try PCF8574A range (0x38-0x3F) */
	if(found_address == 0) {
 8000810:	7dfb      	ldrb	r3, [r7, #23]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d117      	bne.n	8000846 <main+0x92>
		for(uint8_t addr = 0x38; addr <= 0x3F; addr++) {
 8000816:	2338      	movs	r3, #56	; 0x38
 8000818:	757b      	strb	r3, [r7, #21]
 800081a:	e011      	b.n	8000840 <main+0x8c>
			if(HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 1, 100) == HAL_OK) {
 800081c:	7d7b      	ldrb	r3, [r7, #21]
 800081e:	b29b      	uxth	r3, r3
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	b299      	uxth	r1, r3
 8000824:	2364      	movs	r3, #100	; 0x64
 8000826:	2201      	movs	r2, #1
 8000828:	4832      	ldr	r0, [pc, #200]	; (80008f4 <main+0x140>)
 800082a:	f001 fc79 	bl	8002120 <HAL_I2C_IsDeviceReady>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d102      	bne.n	800083a <main+0x86>
				found_address = addr;
 8000834:	7d7b      	ldrb	r3, [r7, #21]
 8000836:	75fb      	strb	r3, [r7, #23]
				break;
 8000838:	e005      	b.n	8000846 <main+0x92>
		for(uint8_t addr = 0x38; addr <= 0x3F; addr++) {
 800083a:	7d7b      	ldrb	r3, [r7, #21]
 800083c:	3301      	adds	r3, #1
 800083e:	757b      	strb	r3, [r7, #21]
 8000840:	7d7b      	ldrb	r3, [r7, #21]
 8000842:	2b3f      	cmp	r3, #63	; 0x3f
 8000844:	d9ea      	bls.n	800081c <main+0x68>
			}
		}
	}
	
	/* If found, set address and initialize LCD */
	if(found_address != 0) {
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d02b      	beq.n	80008a4 <main+0xf0>
		LCD_I2C_SetAddress(found_address);
 800084c:	7dfb      	ldrb	r3, [r7, #23]
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fe62 	bl	8000518 <LCD_I2C_SetAddress>
		LCD_I2C_Init(&hi2c1);
 8000854:	4827      	ldr	r0, [pc, #156]	; (80008f4 <main+0x140>)
 8000856:	f7ff ff07 	bl	8000668 <LCD_I2C_Init>
		
		LCD_I2C_Clear();
 800085a:	f7ff ff6d 	bl	8000738 <LCD_I2C_Clear>
		LCD_I2C_SetCursor(0, 0);
 800085e:	2100      	movs	r1, #0
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff ff73 	bl	800074c <LCD_I2C_SetCursor>
		LCD_I2C_Print("LCD Found!");
 8000866:	4824      	ldr	r0, [pc, #144]	; (80008f8 <main+0x144>)
 8000868:	f7ff ff8c 	bl	8000784 <LCD_I2C_Print>
		LCD_I2C_SetCursor(1, 0);
 800086c:	2100      	movs	r1, #0
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff ff6c 	bl	800074c <LCD_I2C_SetCursor>
		
		char addr_str[16];
		sprintf(addr_str, "0x%02X", found_address);
 8000874:	7dfa      	ldrb	r2, [r7, #23]
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	4920      	ldr	r1, [pc, #128]	; (80008fc <main+0x148>)
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fff6 	bl	800386c <siprintf>
		LCD_I2C_Print(addr_str);
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff7e 	bl	8000784 <LCD_I2C_Print>
		HAL_Delay(2000);
 8000888:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800088c:	f000 ff08 	bl	80016a0 <HAL_Delay>
		
		LCD_I2C_Clear();
 8000890:	f7ff ff52 	bl	8000738 <LCD_I2C_Clear>
		LCD_I2C_SetCursor(0, 0);
 8000894:	2100      	movs	r1, #0
 8000896:	2000      	movs	r0, #0
 8000898:	f7ff ff58 	bl	800074c <LCD_I2C_SetCursor>
		LCD_I2C_Print("Door Lock Ready");
 800089c:	4818      	ldr	r0, [pc, #96]	; (8000900 <main+0x14c>)
 800089e:	f7ff ff71 	bl	8000784 <LCD_I2C_Print>
 80008a2:	e016      	b.n	80008d2 <main+0x11e>
	} else {
		/* LCD not responding - initialize with default address anyway */
		LCD_I2C_Init(&hi2c1);
 80008a4:	4813      	ldr	r0, [pc, #76]	; (80008f4 <main+0x140>)
 80008a6:	f7ff fedf 	bl	8000668 <LCD_I2C_Init>
		LCD_I2C_Clear();
 80008aa:	f7ff ff45 	bl	8000738 <LCD_I2C_Clear>
		LCD_I2C_SetCursor(0, 0);
 80008ae:	2100      	movs	r1, #0
 80008b0:	2000      	movs	r0, #0
 80008b2:	f7ff ff4b 	bl	800074c <LCD_I2C_SetCursor>
		LCD_I2C_Print("LCD Not Found!");
 80008b6:	4813      	ldr	r0, [pc, #76]	; (8000904 <main+0x150>)
 80008b8:	f7ff ff64 	bl	8000784 <LCD_I2C_Print>
		LCD_I2C_SetCursor(1, 0);
 80008bc:	2100      	movs	r1, #0
 80008be:	2001      	movs	r0, #1
 80008c0:	f7ff ff44 	bl	800074c <LCD_I2C_SetCursor>
		LCD_I2C_Print("Check I2C wire");
 80008c4:	4810      	ldr	r0, [pc, #64]	; (8000908 <main+0x154>)
 80008c6:	f7ff ff5d 	bl	8000784 <LCD_I2C_Print>
		HAL_Delay(3000);
 80008ca:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80008ce:	f000 fee7 	bl	80016a0 <HAL_Delay>
	}
	
	password_init();
 80008d2:	f000 fb55 	bl	8000f80 <password_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		getKeyInput();
 80008d6:	f7ff fc5b 	bl	8000190 <getKeyInput>
		password_fsm_run();
 80008da:	f000 fb91 	bl	8001000 <password_fsm_run>
		door_fsm_run();
 80008de:	f7ff fd99 	bl	8000414 <door_fsm_run>
		Buzzer_Run();
 80008e2:	f7ff fcc5 	bl	8000270 <Buzzer_Run>

		// Giữ lại delay để giảm tải CPU
		HAL_Delay(10);
 80008e6:	200a      	movs	r0, #10
 80008e8:	f000 feda 	bl	80016a0 <HAL_Delay>
		getKeyInput();
 80008ec:	e7f3      	b.n	80008d6 <main+0x122>
 80008ee:	bf00      	nop
 80008f0:	20000184 	.word	0x20000184
 80008f4:	20000130 	.word	0x20000130
 80008f8:	080040f8 	.word	0x080040f8
 80008fc:	08004104 	.word	0x08004104
 8000900:	0800410c 	.word	0x0800410c
 8000904:	0800411c 	.word	0x0800411c
 8000908:	0800412c 	.word	0x0800412c

0800090c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b090      	sub	sp, #64	; 0x40
 8000910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000912:	f107 0318 	add.w	r3, r7, #24
 8000916:	2228      	movs	r2, #40	; 0x28
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f002 ff9e 	bl	800385c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
 800092c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092e:	2302      	movs	r3, #2
 8000930:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000932:	2301      	movs	r3, #1
 8000934:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000936:	2310      	movs	r3, #16
 8000938:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093a:	2300      	movs	r3, #0
 800093c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093e:	f107 0318 	add.w	r3, r7, #24
 8000942:	4618      	mov	r0, r3
 8000944:	f001 ff74 	bl	8002830 <HAL_RCC_OscConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800094e:	f000 f8f5 	bl	8000b3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000952:	230f      	movs	r3, #15
 8000954:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f002 f9e0 	bl	8002d30 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000976:	f000 f8e1 	bl	8000b3c <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3740      	adds	r7, #64	; 0x40
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <MX_I2C1_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	; (80009d8 <MX_I2C1_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <MX_I2C1_Init+0x50>)
 8000990:	4a12      	ldr	r2, [pc, #72]	; (80009dc <MX_I2C1_Init+0x58>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009c2:	f001 f96b 	bl	8001c9c <HAL_I2C_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 f8b6 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000130 	.word	0x20000130
 80009d8:	40005400 	.word	0x40005400
 80009dc:	000186a0 	.word	0x000186a0

080009e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f4:	463b      	mov	r3, r7
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009fc:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <MX_TIM2_Init+0x94>)
 80009fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000a04:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a06:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a14:	2209      	movs	r2, #9
 8000a16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a18:	4b16      	ldr	r3, [pc, #88]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a24:	4813      	ldr	r0, [pc, #76]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a26:	f002 fafd 	bl	8003024 <HAL_TIM_Base_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a30:	f000 f884 	bl	8000b3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a3a:	f107 0308 	add.w	r3, r7, #8
 8000a3e:	4619      	mov	r1, r3
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a42:	f002 fc81 	bl	8003348 <HAL_TIM_ConfigClockSource>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a4c:	f000 f876 	bl	8000b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a50:	2300      	movs	r3, #0
 8000a52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_TIM2_Init+0x94>)
 8000a5e:	f002 fe63 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a68:	f000 f868 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000184 	.word	0x20000184

08000a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	f107 0308 	add.w	r3, r7, #8
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	4b23      	ldr	r3, [pc, #140]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	4a22      	ldr	r2, [pc, #136]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000a92:	f043 0304 	orr.w	r3, r3, #4
 8000a96:	6193      	str	r3, [r2, #24]
 8000a98:	4b20      	ldr	r3, [pc, #128]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	f003 0304 	and.w	r3, r3, #4
 8000aa0:	607b      	str	r3, [r7, #4]
 8000aa2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa4:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	4a1c      	ldr	r2, [pc, #112]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000aaa:	f043 0308 	orr.w	r3, r3, #8
 8000aae:	6193      	str	r3, [r2, #24]
 8000ab0:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_GPIO_Init+0xa4>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	f003 0308 	and.w	r3, r3, #8
 8000ab8:	603b      	str	r3, [r7, #0]
 8000aba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|GREEN_LED_Pin|SOLENOID_LOCK_Pin|BUZZER_CTRL_Pin, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2178      	movs	r1, #120	; 0x78
 8000ac0:	4817      	ldr	r0, [pc, #92]	; (8000b20 <MX_GPIO_Init+0xa8>)
 8000ac2:	f001 f8ba 	bl	8001c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OPEN_BUTTON_Pin DOOR_SENSOR_Pin MUTE_BUTTON_Pin */
  GPIO_InitStruct.Pin = OPEN_BUTTON_Pin|DOOR_SENSOR_Pin|MUTE_BUTTON_Pin;
 8000ac6:	2307      	movs	r3, #7
 8000ac8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0308 	add.w	r3, r7, #8
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4811      	ldr	r0, [pc, #68]	; (8000b20 <MX_GPIO_Init+0xa8>)
 8000ada:	f000 ff13 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin GREEN_LED_Pin SOLENOID_LOCK_Pin BUZZER_CTRL_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|GREEN_LED_Pin|SOLENOID_LOCK_Pin|BUZZER_CTRL_Pin;
 8000ade:	2378      	movs	r3, #120	; 0x78
 8000ae0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2302      	movs	r3, #2
 8000aec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 0308 	add.w	r3, r7, #8
 8000af2:	4619      	mov	r1, r3
 8000af4:	480a      	ldr	r0, [pc, #40]	; (8000b20 <MX_GPIO_Init+0xa8>)
 8000af6:	f000 ff05 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pins : KPD_R1_Pin KPD_R2_Pin KPD_R3_Pin KPD_R4_Pin
                           KPD_C1_Pin KPD_C2_Pin KPD_C3_Pin */
  GPIO_InitStruct.Pin = KPD_R1_Pin|KPD_R2_Pin|KPD_R3_Pin|KPD_R4_Pin
 8000afa:	f240 133f 	movw	r3, #319	; 0x13f
 8000afe:	60bb      	str	r3, [r7, #8]
                          |KPD_C1_Pin|KPD_C2_Pin|KPD_C3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4805      	ldr	r0, [pc, #20]	; (8000b24 <MX_GPIO_Init+0xac>)
 8000b10:	f000 fef8 	bl	8001904 <HAL_GPIO_Init>

}
 8000b14:	bf00      	nop
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	40010800 	.word	0x40010800
 8000b24:	40010c00 	.word	0x40010c00

08000b28 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

	timerRun();
 8000b30:	f000 fbfe 	bl	8001330 <timerRun>

}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b40:	b672      	cpsid	i
}
 8000b42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b44:	e7fe      	b.n	8000b44 <Error_Handler+0x8>

08000b46 <lcd_show_message>:
#define COL3_Pin         KPD_C3_Pin


/* ====== LCD helper ====== */

static void lcd_show_message(const char *line1, const char *line2) {
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
 8000b4e:	6039      	str	r1, [r7, #0]
    LCD_I2C_Clear();
 8000b50:	f7ff fdf2 	bl	8000738 <LCD_I2C_Clear>
    LCD_I2C_SetCursor(0, 0);
 8000b54:	2100      	movs	r1, #0
 8000b56:	2000      	movs	r0, #0
 8000b58:	f7ff fdf8 	bl	800074c <LCD_I2C_SetCursor>
    LCD_I2C_Print(line1);
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff fe11 	bl	8000784 <LCD_I2C_Print>
    LCD_I2C_SetCursor(1, 0);
 8000b62:	2100      	movs	r1, #0
 8000b64:	2001      	movs	r0, #1
 8000b66:	f7ff fdf1 	bl	800074c <LCD_I2C_SetCursor>
    LCD_I2C_Print(line2);
 8000b6a:	6838      	ldr	r0, [r7, #0]
 8000b6c:	f7ff fe0a 	bl	8000784 <LCD_I2C_Print>
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <lcd_show_password_mask>:

// Hiển thị dạng PASS: **** trên dòng 2
static void lcd_show_password_mask(void) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
    char buf[17];
    memset(buf, 0, sizeof(buf));
 8000b7e:	463b      	mov	r3, r7
 8000b80:	2211      	movs	r2, #17
 8000b82:	2100      	movs	r1, #0
 8000b84:	4618      	mov	r0, r3
 8000b86:	f002 fe69 	bl	800385c <memset>

    // Ví dụ: "PASS: ****" hoặc "PASS: 12**"
    strcpy(buf, "PASS: ");
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	4a1b      	ldr	r2, [pc, #108]	; (8000bfc <lcd_show_password_mask+0x84>)
 8000b8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b92:	6018      	str	r0, [r3, #0]
 8000b94:	3304      	adds	r3, #4
 8000b96:	8019      	strh	r1, [r3, #0]
 8000b98:	3302      	adds	r3, #2
 8000b9a:	0c0a      	lsrs	r2, r1, #16
 8000b9c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	e019      	b.n	8000bd8 <lcd_show_password_mask+0x60>
        if (i < digits_entered) {
 8000ba4:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <lcd_show_password_mask+0x88>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	4293      	cmp	r3, r2
 8000bae:	da08      	bge.n	8000bc2 <lcd_show_password_mask+0x4a>
            buf[6 + i] = '*';   // ẩn số thật, chỉ hiện *
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	3306      	adds	r3, #6
 8000bb4:	f107 0218 	add.w	r2, r7, #24
 8000bb8:	4413      	add	r3, r2
 8000bba:	222a      	movs	r2, #42	; 0x2a
 8000bbc:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000bc0:	e007      	b.n	8000bd2 <lcd_show_password_mask+0x5a>
        } else {
            buf[6 + i] = '_';   // chưa nhập
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	3306      	adds	r3, #6
 8000bc6:	f107 0218 	add.w	r2, r7, #24
 8000bca:	4413      	add	r3, r2
 8000bcc:	225f      	movs	r2, #95	; 0x5f
 8000bce:	f803 2c18 	strb.w	r2, [r3, #-24]
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	2b03      	cmp	r3, #3
 8000bdc:	dde2      	ble.n	8000ba4 <lcd_show_password_mask+0x2c>
        }
    }
    buf[6 + PASSWORD_LENGTH] = '\0';
 8000bde:	2300      	movs	r3, #0
 8000be0:	72bb      	strb	r3, [r7, #10]

    LCD_I2C_SetCursor(1, 0);
 8000be2:	2100      	movs	r1, #0
 8000be4:	2001      	movs	r0, #1
 8000be6:	f7ff fdb1 	bl	800074c <LCD_I2C_SetCursor>
    LCD_I2C_Print(buf);
 8000bea:	463b      	mov	r3, r7
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fdc9 	bl	8000784 <LCD_I2C_Print>
}
 8000bf2:	bf00      	nop
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	0800413c 	.word	0x0800413c
 8000c00:	200000ec 	.word	0x200000ec

08000c04 <pw_clear_input>:

/* ====== Password helper ====== */

static void pw_clear_input(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	e007      	b.n	8000c20 <pw_clear_input+0x1c>
        input_pw[i] = 0;
 8000c10:	4a09      	ldr	r2, [pc, #36]	; (8000c38 <pw_clear_input+0x34>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b03      	cmp	r3, #3
 8000c24:	ddf4      	ble.n	8000c10 <pw_clear_input+0xc>
    }
    digits_entered = 0;
 8000c26:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <pw_clear_input+0x38>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
    lcd_show_password_mask();
 8000c2c:	f7ff ffa4 	bl	8000b78 <lcd_show_password_mask>
}
 8000c30:	bf00      	nop
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200000e8 	.word	0x200000e8
 8000c3c:	200000ec 	.word	0x200000ec

08000c40 <pw_shift_and_append>:

static void pw_shift_and_append(uint8_t digit) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
    // Dịch trái và thêm digit mới vào bên phải
    input_pw[0] = input_pw[1];
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c4c:	785a      	ldrb	r2, [r3, #1]
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c50:	701a      	strb	r2, [r3, #0]
    input_pw[1] = input_pw[2];
 8000c52:	4b0d      	ldr	r3, [pc, #52]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c54:	789a      	ldrb	r2, [r3, #2]
 8000c56:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c58:	705a      	strb	r2, [r3, #1]
    input_pw[2] = input_pw[3];
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c5c:	78da      	ldrb	r2, [r3, #3]
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c60:	709a      	strb	r2, [r3, #2]
    input_pw[3] = digit;
 8000c62:	4a09      	ldr	r2, [pc, #36]	; (8000c88 <pw_shift_and_append+0x48>)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	70d3      	strb	r3, [r2, #3]

    if (digits_entered < PASSWORD_LENGTH) {
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <pw_shift_and_append+0x4c>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d805      	bhi.n	8000c7c <pw_shift_and_append+0x3c>
        digits_entered++;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <pw_shift_and_append+0x4c>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	3301      	adds	r3, #1
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <pw_shift_and_append+0x4c>)
 8000c7a:	701a      	strb	r2, [r3, #0]
    }
    lcd_show_password_mask();
 8000c7c:	f7ff ff7c 	bl	8000b78 <lcd_show_password_mask>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200000e8 	.word	0x200000e8
 8000c8c:	200000ec 	.word	0x200000ec

08000c90 <pw_compare>:

static int pw_compare(const uint8_t *a, const uint8_t *b) {
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	e00e      	b.n	8000cbe <pw_compare+0x2e>
        if (a[i] != b[i]) return 0;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	781a      	ldrb	r2, [r3, #0]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	6839      	ldr	r1, [r7, #0]
 8000cac:	440b      	add	r3, r1
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d001      	beq.n	8000cb8 <pw_compare+0x28>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e006      	b.n	8000cc6 <pw_compare+0x36>
    for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	2b03      	cmp	r3, #3
 8000cc2:	dded      	ble.n	8000ca0 <pw_compare+0x10>
    }
    return 1;
 8000cc4:	2301      	movs	r3, #1
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3714      	adds	r7, #20
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <keypad_read_raw_key>:
 *   -3   : '#'
 *   -1   : không có phím
 */


static int keypad_read_raw_key(void) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
    int key = -1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	617b      	str	r3, [r7, #20]

    // Mặc định: tất cả ROW = HIGH
    HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2101      	movs	r1, #1
 8000ce0:	486c      	ldr	r0, [pc, #432]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000ce2:	f000 ffaa 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	2102      	movs	r1, #2
 8000cea:	486a      	ldr	r0, [pc, #424]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000cec:	f000 ffa5 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	2104      	movs	r1, #4
 8000cf4:	4867      	ldr	r0, [pc, #412]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000cf6:	f000 ffa0 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	4865      	ldr	r0, [pc, #404]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d00:	f000 ff9b 	bl	8001c3a <HAL_GPIO_WritePin>

    for (int row = 0; row < 4; row++) {
 8000d04:	2300      	movs	r3, #0
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	e0a5      	b.n	8000e56 <keypad_read_raw_key+0x186>
        // Set tất cả hàng = HIGH
        HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_SET);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4861      	ldr	r0, [pc, #388]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d10:	f000 ff93 	bl	8001c3a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2102      	movs	r1, #2
 8000d18:	485e      	ldr	r0, [pc, #376]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d1a:	f000 ff8e 	bl	8001c3a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2104      	movs	r1, #4
 8000d22:	485c      	ldr	r0, [pc, #368]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d24:	f000 ff89 	bl	8001c3a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	2108      	movs	r1, #8
 8000d2c:	4859      	ldr	r0, [pc, #356]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d2e:	f000 ff84 	bl	8001c3a <HAL_GPIO_WritePin>
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	2b03      	cmp	r3, #3
 8000d36:	d823      	bhi.n	8000d80 <keypad_read_raw_key+0xb0>
 8000d38:	a201      	add	r2, pc, #4	; (adr r2, 8000d40 <keypad_read_raw_key+0x70>)
 8000d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3e:	bf00      	nop
 8000d40:	08000d51 	.word	0x08000d51
 8000d44:	08000d5d 	.word	0x08000d5d
 8000d48:	08000d69 	.word	0x08000d69
 8000d4c:	08000d75 	.word	0x08000d75

        // Kéo hàng hiện tại xuống LOW
        switch (row) {
        case 0:
            HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2101      	movs	r1, #1
 8000d54:	484f      	ldr	r0, [pc, #316]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d56:	f000 ff70 	bl	8001c3a <HAL_GPIO_WritePin>
            break;
 8000d5a:	e011      	b.n	8000d80 <keypad_read_raw_key+0xb0>
        case 1:
            HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_RESET);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2102      	movs	r1, #2
 8000d60:	484c      	ldr	r0, [pc, #304]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d62:	f000 ff6a 	bl	8001c3a <HAL_GPIO_WritePin>
            break;
 8000d66:	e00b      	b.n	8000d80 <keypad_read_raw_key+0xb0>
        case 2:
            HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	4849      	ldr	r0, [pc, #292]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d6e:	f000 ff64 	bl	8001c3a <HAL_GPIO_WritePin>
            break;
 8000d72:	e005      	b.n	8000d80 <keypad_read_raw_key+0xb0>
        case 3:
            HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2108      	movs	r1, #8
 8000d78:	4846      	ldr	r0, [pc, #280]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d7a:	f000 ff5e 	bl	8001c3a <HAL_GPIO_WritePin>
            break;
 8000d7e:	bf00      	nop
        }

        // Đọc các cột (active-low)
        int c1 = (HAL_GPIO_ReadPin(COL1_GPIO_Port, COL1_Pin) == GPIO_PIN_RESET);
 8000d80:	2110      	movs	r1, #16
 8000d82:	4844      	ldr	r0, [pc, #272]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d84:	f000 ff42 	bl	8001c0c <HAL_GPIO_ReadPin>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	bf0c      	ite	eq
 8000d8e:	2301      	moveq	r3, #1
 8000d90:	2300      	movne	r3, #0
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	60bb      	str	r3, [r7, #8]
        int c2 = (HAL_GPIO_ReadPin(COL2_GPIO_Port, COL2_Pin) == GPIO_PIN_RESET);
 8000d96:	2120      	movs	r1, #32
 8000d98:	483e      	ldr	r0, [pc, #248]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000d9a:	f000 ff37 	bl	8001c0c <HAL_GPIO_ReadPin>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	bf0c      	ite	eq
 8000da4:	2301      	moveq	r3, #1
 8000da6:	2300      	movne	r3, #0
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	607b      	str	r3, [r7, #4]
        int c3 = (HAL_GPIO_ReadPin(COL3_GPIO_Port, COL3_Pin) == GPIO_PIN_RESET);
 8000dac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db0:	4838      	ldr	r0, [pc, #224]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000db2:	f000 ff2b 	bl	8001c0c <HAL_GPIO_ReadPin>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	bf0c      	ite	eq
 8000dbc:	2301      	moveq	r3, #1
 8000dbe:	2300      	movne	r3, #0
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	603b      	str	r3, [r7, #0]

        if (c1 || c2 || c3) {
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d105      	bne.n	8000dd6 <keypad_read_raw_key+0x106>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d102      	bne.n	8000dd6 <keypad_read_raw_key+0x106>
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d03c      	beq.n	8000e50 <keypad_read_raw_key+0x180>
            int col = -1;
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	60fb      	str	r3, [r7, #12]
            if (c1) col = 0;
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d002      	beq.n	8000de8 <keypad_read_raw_key+0x118>
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	e00a      	b.n	8000dfe <keypad_read_raw_key+0x12e>
            else if (c2) col = 1;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <keypad_read_raw_key+0x124>
 8000dee:	2301      	movs	r3, #1
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	e004      	b.n	8000dfe <keypad_read_raw_key+0x12e>
            else if (c3) col = 2;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <keypad_read_raw_key+0x12e>
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	60fb      	str	r3, [r7, #12]
            // Map (row, col) -> key
            // row 0: 1 2 3
            // row 1: 4 5 6
            // row 2: 7 8 9
            // row 3: * 0 #
            if (row == 0) {
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d103      	bne.n	8000e0c <keypad_read_raw_key+0x13c>
                key = col + 1;          // 1..3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	3301      	adds	r3, #1
 8000e08:	617b      	str	r3, [r7, #20]
                    key = 0;            // '0'
                } else if (col == 2) {
                    key = -3;           // '#'
                }
            }
            break;
 8000e0a:	e029      	b.n	8000e60 <keypad_read_raw_key+0x190>
            } else if (row == 1) {
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d103      	bne.n	8000e1a <keypad_read_raw_key+0x14a>
                key = col + 4;          // 4..6
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	3304      	adds	r3, #4
 8000e16:	617b      	str	r3, [r7, #20]
            break;
 8000e18:	e022      	b.n	8000e60 <keypad_read_raw_key+0x190>
            } else if (row == 2) {
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d103      	bne.n	8000e28 <keypad_read_raw_key+0x158>
                key = col + 7;          // 7..9
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	3307      	adds	r3, #7
 8000e24:	617b      	str	r3, [r7, #20]
            break;
 8000e26:	e01b      	b.n	8000e60 <keypad_read_raw_key+0x190>
                if (col == 0) {
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d103      	bne.n	8000e36 <keypad_read_raw_key+0x166>
                    key = -2;           // '*'
 8000e2e:	f06f 0301 	mvn.w	r3, #1
 8000e32:	617b      	str	r3, [r7, #20]
            break;
 8000e34:	e014      	b.n	8000e60 <keypad_read_raw_key+0x190>
                } else if (col == 1) {
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d102      	bne.n	8000e42 <keypad_read_raw_key+0x172>
                    key = 0;            // '0'
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
            break;
 8000e40:	e00e      	b.n	8000e60 <keypad_read_raw_key+0x190>
                } else if (col == 2) {
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d10b      	bne.n	8000e60 <keypad_read_raw_key+0x190>
                    key = -3;           // '#'
 8000e48:	f06f 0302 	mvn.w	r3, #2
 8000e4c:	617b      	str	r3, [r7, #20]
            break;
 8000e4e:	e007      	b.n	8000e60 <keypad_read_raw_key+0x190>
    for (int row = 0; row < 4; row++) {
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	3301      	adds	r3, #1
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	f77f af56 	ble.w	8000d0a <keypad_read_raw_key+0x3a>
 8000e5e:	e000      	b.n	8000e62 <keypad_read_raw_key+0x192>
            break;
 8000e60:	bf00      	nop
        }
    }

    // Set lại tất cả hàng = HIGH
    HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2101      	movs	r1, #1
 8000e66:	480b      	ldr	r0, [pc, #44]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000e68:	f000 fee7 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_SET);
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	2102      	movs	r1, #2
 8000e70:	4808      	ldr	r0, [pc, #32]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000e72:	f000 fee2 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	2104      	movs	r1, #4
 8000e7a:	4806      	ldr	r0, [pc, #24]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000e7c:	f000 fedd 	bl	8001c3a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2108      	movs	r1, #8
 8000e84:	4803      	ldr	r0, [pc, #12]	; (8000e94 <keypad_read_raw_key+0x1c4>)
 8000e86:	f000 fed8 	bl	8001c3a <HAL_GPIO_WritePin>

    return key;
 8000e8a:	697b      	ldr	r3, [r7, #20]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3718      	adds	r7, #24
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40010c00 	.word	0x40010c00

08000e98 <keypad_poll_new_digit>:
static uint8_t last_digit_event = 0;
static int clear_event_pending  = 0;
static int change_mode_request  = 0;

// Poll keypad, phát sinh event số & clear & change-mode
static int keypad_poll_new_digit(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
    int k = keypad_read_raw_key();  // 0..9, -2(*), -3(#), -1
 8000e9e:	f7ff ff17 	bl	8000cd0 <keypad_read_raw_key>
 8000ea2:	6078      	str	r0, [r7, #4]

    if (k != -1) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eaa:	d022      	beq.n	8000ef2 <keypad_poll_new_digit+0x5a>
        if (!keypad_was_pressed) {
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <keypad_poll_new_digit+0x6c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d121      	bne.n	8000ef8 <keypad_poll_new_digit+0x60>
            // sườn lên: nhấn mới
            keypad_was_pressed = 1;
 8000eb4:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <keypad_poll_new_digit+0x6c>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]

            if (k >= 0 && k <= 9) {
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	db08      	blt.n	8000ed2 <keypad_poll_new_digit+0x3a>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b09      	cmp	r3, #9
 8000ec4:	dc05      	bgt.n	8000ed2 <keypad_poll_new_digit+0x3a>
                last_digit_event = (uint8_t)k;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <keypad_poll_new_digit+0x70>)
 8000ecc:	701a      	strb	r2, [r3, #0]
                return 1;   // có digit mới
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e013      	b.n	8000efa <keypad_poll_new_digit+0x62>
            } else if (k == -2) {
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f113 0f02 	cmn.w	r3, #2
 8000ed8:	d103      	bne.n	8000ee2 <keypad_poll_new_digit+0x4a>
                // '*': CLEAR
                clear_event_pending = 1;
 8000eda:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <keypad_poll_new_digit+0x74>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	e00a      	b.n	8000ef8 <keypad_poll_new_digit+0x60>
            } else if (k == -3) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f113 0f03 	cmn.w	r3, #3
 8000ee8:	d106      	bne.n	8000ef8 <keypad_poll_new_digit+0x60>
                // '#': yêu cầu đổi mật khẩu
                change_mode_request = 1;
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <keypad_poll_new_digit+0x78>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e002      	b.n	8000ef8 <keypad_poll_new_digit+0x60>
            }
        }
    } else {
        keypad_was_pressed = 0;
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <keypad_poll_new_digit+0x6c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
    }

    return 0;   // không có digit mới
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000104 	.word	0x20000104
 8000f08:	20000108 	.word	0x20000108
 8000f0c:	2000010c 	.word	0x2000010c
 8000f10:	20000110 	.word	0x20000110

08000f14 <is_enter_pressed>:

static int is_enter_pressed(void) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
    return keypad_poll_new_digit();
 8000f18:	f7ff ffbe 	bl	8000e98 <keypad_poll_new_digit>
 8000f1c:	4603      	mov	r3, r0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	bd80      	pop	{r7, pc}
	...

08000f24 <read_digit_from_input>:

static uint8_t read_digit_from_input(void) {
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
    return last_digit_event;
 8000f28:	4b02      	ldr	r3, [pc, #8]	; (8000f34 <read_digit_from_input+0x10>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	20000108 	.word	0x20000108

08000f38 <is_clear_pressed>:

static int is_clear_pressed(void) {
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
    if (clear_event_pending) {
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <is_clear_pressed+0x20>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d004      	beq.n	8000f4e <is_clear_pressed+0x16>
        clear_event_pending = 0;
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <is_clear_pressed+0x20>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
        return 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e000      	b.n	8000f50 <is_clear_pressed+0x18>
    }
    return 0;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	2000010c 	.word	0x2000010c

08000f5c <is_change_mode_requested>:

static int is_change_mode_requested(void) {
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
    if (change_mode_request) {
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <is_change_mode_requested+0x20>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <is_change_mode_requested+0x16>
        change_mode_request = 0;
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <is_change_mode_requested+0x20>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
        return 1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <is_change_mode_requested+0x18>
    }
    return 0;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr
 8000f7c:	20000110 	.word	0x20000110

08000f80 <password_init>:

/* ====== API public ====== */

void password_init(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    pw_state  = PW_STATE_INPUT;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <password_init+0x58>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
    pw_mode   = PW_MODE_NORMAL;
 8000f8a:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <password_init+0x5c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]

    wrong_attempts       = 0;
 8000f90:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <password_init+0x60>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
    lock_until_tick      = 0;
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <password_init+0x64>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
    current_lock_time_ms = INITIAL_LOCK_TIME_MS;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <password_init+0x68>)
 8000f9e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000fa2:	601a      	str	r2, [r3, #0]

    pw_correct_flag      = 0;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <password_init+0x6c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
    intruder_alarm_flag  = 0;
 8000faa:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <password_init+0x70>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]

    // Mật khẩu mặc định
    current_pw[0] = 1;
 8000fb0:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <password_init+0x74>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	701a      	strb	r2, [r3, #0]
    current_pw[1] = 2;
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <password_init+0x74>)
 8000fb8:	2202      	movs	r2, #2
 8000fba:	705a      	strb	r2, [r3, #1]
    current_pw[2] = 3;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <password_init+0x74>)
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	709a      	strb	r2, [r3, #2]
    current_pw[3] = 4;
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <password_init+0x74>)
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	70da      	strb	r2, [r3, #3]

    lcd_show_message("Enter password", "");
 8000fc8:	490b      	ldr	r1, [pc, #44]	; (8000ff8 <password_init+0x78>)
 8000fca:	480c      	ldr	r0, [pc, #48]	; (8000ffc <password_init+0x7c>)
 8000fcc:	f7ff fdbb 	bl	8000b46 <lcd_show_message>
    pw_clear_input();
 8000fd0:	f7ff fe18 	bl	8000c04 <pw_clear_input>
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	200000f4 	.word	0x200000f4
 8000fdc:	200000f5 	.word	0x200000f5
 8000fe0:	200000f6 	.word	0x200000f6
 8000fe4:	200000f8 	.word	0x200000f8
 8000fe8:	20000010 	.word	0x20000010
 8000fec:	200000fc 	.word	0x200000fc
 8000ff0:	20000100 	.word	0x20000100
 8000ff4:	2000000c 	.word	0x2000000c
 8000ff8:	08004144 	.word	0x08004144
 8000ffc:	08004148 	.word	0x08004148

08001000 <password_fsm_run>:

void password_fsm_run(void) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001006:	f000 fb41 	bl	800168c <HAL_GetTick>
 800100a:	6038      	str	r0, [r7, #0]

    // Nếu đang LOCKED: xử lý riêng
    if (pw_state == PW_STATE_LOCKED) {
 800100c:	4b98      	ldr	r3, [pc, #608]	; (8001270 <password_fsm_run+0x270>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b02      	cmp	r3, #2
 8001012:	d114      	bne.n	800103e <password_fsm_run+0x3e>
        if (now >= lock_until_tick) {
 8001014:	4b97      	ldr	r3, [pc, #604]	; (8001274 <password_fsm_run+0x274>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	683a      	ldr	r2, [r7, #0]
 800101a:	429a      	cmp	r2, r3
 800101c:	f0c0 8123 	bcc.w	8001266 <password_fsm_run+0x266>
            // Hết thời gian khóa
            pw_state = PW_STATE_INPUT;
 8001020:	4b93      	ldr	r3, [pc, #588]	; (8001270 <password_fsm_run+0x270>)
 8001022:	2200      	movs	r2, #0
 8001024:	701a      	strb	r2, [r3, #0]
            wrong_attempts = 0;
 8001026:	4b94      	ldr	r3, [pc, #592]	; (8001278 <password_fsm_run+0x278>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
            intruder_alarm_flag = 0; // hết báo xâm nhập
 800102c:	4b93      	ldr	r3, [pc, #588]	; (800127c <password_fsm_run+0x27c>)
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
            lcd_show_message("Enter password", "");
 8001032:	4993      	ldr	r1, [pc, #588]	; (8001280 <password_fsm_run+0x280>)
 8001034:	4893      	ldr	r0, [pc, #588]	; (8001284 <password_fsm_run+0x284>)
 8001036:	f7ff fd86 	bl	8000b46 <lcd_show_message>
            pw_clear_input();
 800103a:	f7ff fde3 	bl	8000c04 <pw_clear_input>
        }
    }

    // Khi không bị LOCKED:
    // Có thể chuyển mode đổi mật khẩu nếu nhấn '#'
    if (pw_state == PW_STATE_INPUT && pw_mode == PW_MODE_NORMAL) {
 800103e:	4b8c      	ldr	r3, [pc, #560]	; (8001270 <password_fsm_run+0x270>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d111      	bne.n	800106a <password_fsm_run+0x6a>
 8001046:	4b90      	ldr	r3, [pc, #576]	; (8001288 <password_fsm_run+0x288>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d10d      	bne.n	800106a <password_fsm_run+0x6a>
        if (is_change_mode_requested()) {
 800104e:	f7ff ff85 	bl	8000f5c <is_change_mode_requested>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d008      	beq.n	800106a <password_fsm_run+0x6a>
            // Chỉ cho đổi pass khi không bị khóa
            pw_mode = PW_MODE_CHANGE_OLD;
 8001058:	4b8b      	ldr	r3, [pc, #556]	; (8001288 <password_fsm_run+0x288>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
            lcd_show_message("Change password", "Old pass:");
 800105e:	498b      	ldr	r1, [pc, #556]	; (800128c <password_fsm_run+0x28c>)
 8001060:	488b      	ldr	r0, [pc, #556]	; (8001290 <password_fsm_run+0x290>)
 8001062:	f7ff fd70 	bl	8000b46 <lcd_show_message>
            pw_clear_input();
 8001066:	f7ff fdcd 	bl	8000c04 <pw_clear_input>
        }
    }

    // Xử lý CLEAR ở mọi mode khi đang nhập
    if (pw_state == PW_STATE_INPUT) {
 800106a:	4b81      	ldr	r3, [pc, #516]	; (8001270 <password_fsm_run+0x270>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d106      	bne.n	8001080 <password_fsm_run+0x80>
        if (is_clear_pressed()) {
 8001072:	f7ff ff61 	bl	8000f38 <is_clear_pressed>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <password_fsm_run+0x80>
            pw_clear_input();
 800107c:	f7ff fdc2 	bl	8000c04 <pw_clear_input>
        }
    }

    // Xử lý nhập digit
    if (pw_state == PW_STATE_INPUT) {
 8001080:	4b7b      	ldr	r3, [pc, #492]	; (8001270 <password_fsm_run+0x270>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d118      	bne.n	80010ba <password_fsm_run+0xba>
        if (is_enter_pressed()) {
 8001088:	f7ff ff44 	bl	8000f14 <is_enter_pressed>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d013      	beq.n	80010ba <password_fsm_run+0xba>
            uint8_t digit = read_digit_from_input();
 8001092:	f7ff ff47 	bl	8000f24 <read_digit_from_input>
 8001096:	4603      	mov	r3, r0
 8001098:	73fb      	strb	r3, [r7, #15]
            if (digit > 9) digit = 9;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	2b09      	cmp	r3, #9
 800109e:	d901      	bls.n	80010a4 <password_fsm_run+0xa4>
 80010a0:	2309      	movs	r3, #9
 80010a2:	73fb      	strb	r3, [r7, #15]
            pw_shift_and_append(digit);
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fdca 	bl	8000c40 <pw_shift_and_append>

            if (digits_entered >= PASSWORD_LENGTH) {
 80010ac:	4b79      	ldr	r3, [pc, #484]	; (8001294 <password_fsm_run+0x294>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d902      	bls.n	80010ba <password_fsm_run+0xba>
                pw_state = PW_STATE_CHECK;
 80010b4:	4b6e      	ldr	r3, [pc, #440]	; (8001270 <password_fsm_run+0x270>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (pw_state == PW_STATE_CHECK) {
 80010ba:	4b6d      	ldr	r3, [pc, #436]	; (8001270 <password_fsm_run+0x270>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	f040 80d2 	bne.w	8001268 <password_fsm_run+0x268>
        switch (pw_mode) {
 80010c4:	4b70      	ldr	r3, [pc, #448]	; (8001288 <password_fsm_run+0x288>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b03      	cmp	r3, #3
 80010ca:	f200 80c3 	bhi.w	8001254 <password_fsm_run+0x254>
 80010ce:	a201      	add	r2, pc, #4	; (adr r2, 80010d4 <password_fsm_run+0xd4>)
 80010d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d4:	080010e5 	.word	0x080010e5
 80010d8:	0800117f 	.word	0x0800117f
 80010dc:	080011c1 	.word	0x080011c1
 80010e0:	080011ff 	.word	0x080011ff
        case PW_MODE_NORMAL:
            // Kiểm tra mật khẩu để mở cửa
            if (pw_compare(input_pw, current_pw)) {
 80010e4:	496c      	ldr	r1, [pc, #432]	; (8001298 <password_fsm_run+0x298>)
 80010e6:	486d      	ldr	r0, [pc, #436]	; (800129c <password_fsm_run+0x29c>)
 80010e8:	f7ff fdd2 	bl	8000c90 <pw_compare>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d016      	beq.n	8001120 <password_fsm_run+0x120>
                // ĐÚNG MẬT KHẨU
                pw_correct_flag      = 1;
 80010f2:	4b6b      	ldr	r3, [pc, #428]	; (80012a0 <password_fsm_run+0x2a0>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	601a      	str	r2, [r3, #0]
                wrong_attempts       = 0;
 80010f8:	4b5f      	ldr	r3, [pc, #380]	; (8001278 <password_fsm_run+0x278>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
                current_lock_time_ms = INITIAL_LOCK_TIME_MS;
 80010fe:	4b69      	ldr	r3, [pc, #420]	; (80012a4 <password_fsm_run+0x2a4>)
 8001100:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001104:	601a      	str	r2, [r3, #0]
                lcd_show_message("Password OK", "Door unlocked");
 8001106:	4968      	ldr	r1, [pc, #416]	; (80012a8 <password_fsm_run+0x2a8>)
 8001108:	4868      	ldr	r0, [pc, #416]	; (80012ac <password_fsm_run+0x2ac>)
 800110a:	f7ff fd1c 	bl	8000b46 <lcd_show_message>
                // Chờ door FSM xử lý mở cửa, sau đó mình quay về nhập bình thường
                pw_mode  = PW_MODE_NORMAL;
 800110e:	4b5e      	ldr	r3, [pc, #376]	; (8001288 <password_fsm_run+0x288>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
                pw_state = PW_STATE_INPUT;
 8001114:	4b56      	ldr	r3, [pc, #344]	; (8001270 <password_fsm_run+0x270>)
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]
                pw_clear_input();
 800111a:	f7ff fd73 	bl	8000c04 <pw_clear_input>
                } else {
                    lcd_show_message("Wrong password", "Try again");
                    pw_state = PW_STATE_INPUT;
                }
            }
            break;
 800111e:	e0a3      	b.n	8001268 <password_fsm_run+0x268>
                wrong_attempts++;
 8001120:	4b55      	ldr	r3, [pc, #340]	; (8001278 <password_fsm_run+0x278>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b53      	ldr	r3, [pc, #332]	; (8001278 <password_fsm_run+0x278>)
 800112a:	701a      	strb	r2, [r3, #0]
                pw_clear_input();
 800112c:	f7ff fd6a 	bl	8000c04 <pw_clear_input>
                if (wrong_attempts >= MAX_WRONG_ATTEMPTS) {
 8001130:	4b51      	ldr	r3, [pc, #324]	; (8001278 <password_fsm_run+0x278>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d91a      	bls.n	800116e <password_fsm_run+0x16e>
                    pw_state = PW_STATE_LOCKED;
 8001138:	4b4d      	ldr	r3, [pc, #308]	; (8001270 <password_fsm_run+0x270>)
 800113a:	2202      	movs	r2, #2
 800113c:	701a      	strb	r2, [r3, #0]
                    lock_until_tick = now + current_lock_time_ms;
 800113e:	4b59      	ldr	r3, [pc, #356]	; (80012a4 <password_fsm_run+0x2a4>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	4413      	add	r3, r2
 8001146:	4a4b      	ldr	r2, [pc, #300]	; (8001274 <password_fsm_run+0x274>)
 8001148:	6013      	str	r3, [r2, #0]
                    intruder_alarm_flag = 1;   // báo xâm nhập
 800114a:	4b4c      	ldr	r3, [pc, #304]	; (800127c <password_fsm_run+0x27c>)
 800114c:	2201      	movs	r2, #1
 800114e:	601a      	str	r2, [r3, #0]
                    if (current_lock_time_ms < 5 * 60000U) {
 8001150:	4b54      	ldr	r3, [pc, #336]	; (80012a4 <password_fsm_run+0x2a4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a56      	ldr	r2, [pc, #344]	; (80012b0 <password_fsm_run+0x2b0>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d804      	bhi.n	8001164 <password_fsm_run+0x164>
                        current_lock_time_ms *= 2;
 800115a:	4b52      	ldr	r3, [pc, #328]	; (80012a4 <password_fsm_run+0x2a4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	4a50      	ldr	r2, [pc, #320]	; (80012a4 <password_fsm_run+0x2a4>)
 8001162:	6013      	str	r3, [r2, #0]
                    lcd_show_message("LOCKED!", "Too many tries");
 8001164:	4953      	ldr	r1, [pc, #332]	; (80012b4 <password_fsm_run+0x2b4>)
 8001166:	4854      	ldr	r0, [pc, #336]	; (80012b8 <password_fsm_run+0x2b8>)
 8001168:	f7ff fced 	bl	8000b46 <lcd_show_message>
            break;
 800116c:	e07c      	b.n	8001268 <password_fsm_run+0x268>
                    lcd_show_message("Wrong password", "Try again");
 800116e:	4953      	ldr	r1, [pc, #332]	; (80012bc <password_fsm_run+0x2bc>)
 8001170:	4853      	ldr	r0, [pc, #332]	; (80012c0 <password_fsm_run+0x2c0>)
 8001172:	f7ff fce8 	bl	8000b46 <lcd_show_message>
                    pw_state = PW_STATE_INPUT;
 8001176:	4b3e      	ldr	r3, [pc, #248]	; (8001270 <password_fsm_run+0x270>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
            break;
 800117c:	e074      	b.n	8001268 <password_fsm_run+0x268>

        case PW_MODE_CHANGE_OLD:
            // Kiểm tra mật khẩu cũ
            if (pw_compare(input_pw, current_pw)) {
 800117e:	4946      	ldr	r1, [pc, #280]	; (8001298 <password_fsm_run+0x298>)
 8001180:	4846      	ldr	r0, [pc, #280]	; (800129c <password_fsm_run+0x29c>)
 8001182:	f7ff fd85 	bl	8000c90 <pw_compare>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00c      	beq.n	80011a6 <password_fsm_run+0x1a6>
                // Mật khẩu cũ đúng -> nhập mật khẩu mới lần 1
                pw_mode  = PW_MODE_CHANGE_NEW1;
 800118c:	4b3e      	ldr	r3, [pc, #248]	; (8001288 <password_fsm_run+0x288>)
 800118e:	2202      	movs	r2, #2
 8001190:	701a      	strb	r2, [r3, #0]
                pw_state = PW_STATE_INPUT;
 8001192:	4b37      	ldr	r3, [pc, #220]	; (8001270 <password_fsm_run+0x270>)
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]
                lcd_show_message("New password:", "");
 8001198:	4939      	ldr	r1, [pc, #228]	; (8001280 <password_fsm_run+0x280>)
 800119a:	484a      	ldr	r0, [pc, #296]	; (80012c4 <password_fsm_run+0x2c4>)
 800119c:	f7ff fcd3 	bl	8000b46 <lcd_show_message>
                pw_clear_input();
 80011a0:	f7ff fd30 	bl	8000c04 <pw_clear_input>
                // Có thể tính đây là 1 lần sai như NORMAL, hoặc bỏ qua
                pw_mode  = PW_MODE_NORMAL;
                pw_state = PW_STATE_INPUT;
                pw_clear_input();
            }
            break;
 80011a4:	e060      	b.n	8001268 <password_fsm_run+0x268>
                lcd_show_message("Wrong old pass", "Cancel change");
 80011a6:	4948      	ldr	r1, [pc, #288]	; (80012c8 <password_fsm_run+0x2c8>)
 80011a8:	4848      	ldr	r0, [pc, #288]	; (80012cc <password_fsm_run+0x2cc>)
 80011aa:	f7ff fccc 	bl	8000b46 <lcd_show_message>
                pw_mode  = PW_MODE_NORMAL;
 80011ae:	4b36      	ldr	r3, [pc, #216]	; (8001288 <password_fsm_run+0x288>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
                pw_state = PW_STATE_INPUT;
 80011b4:	4b2e      	ldr	r3, [pc, #184]	; (8001270 <password_fsm_run+0x270>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
                pw_clear_input();
 80011ba:	f7ff fd23 	bl	8000c04 <pw_clear_input>
            break;
 80011be:	e053      	b.n	8001268 <password_fsm_run+0x268>

        case PW_MODE_CHANGE_NEW1:
            // Lưu mật khẩu mới lần 1
            for (int i = 0; i < PASSWORD_LENGTH; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	e00b      	b.n	80011de <password_fsm_run+0x1de>
                new_pw_candidate[i] = input_pw[i];
 80011c6:	4a35      	ldr	r2, [pc, #212]	; (800129c <password_fsm_run+0x29c>)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	4413      	add	r3, r2
 80011cc:	7819      	ldrb	r1, [r3, #0]
 80011ce:	4a40      	ldr	r2, [pc, #256]	; (80012d0 <password_fsm_run+0x2d0>)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	4413      	add	r3, r2
 80011d4:	460a      	mov	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < PASSWORD_LENGTH; i++) {
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	3301      	adds	r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	2b03      	cmp	r3, #3
 80011e2:	ddf0      	ble.n	80011c6 <password_fsm_run+0x1c6>
            }
            pw_mode  = PW_MODE_CHANGE_NEW2;
 80011e4:	4b28      	ldr	r3, [pc, #160]	; (8001288 <password_fsm_run+0x288>)
 80011e6:	2203      	movs	r2, #3
 80011e8:	701a      	strb	r2, [r3, #0]
            pw_state = PW_STATE_INPUT;
 80011ea:	4b21      	ldr	r3, [pc, #132]	; (8001270 <password_fsm_run+0x270>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
            lcd_show_message("Again new pass", "");
 80011f0:	4923      	ldr	r1, [pc, #140]	; (8001280 <password_fsm_run+0x280>)
 80011f2:	4838      	ldr	r0, [pc, #224]	; (80012d4 <password_fsm_run+0x2d4>)
 80011f4:	f7ff fca7 	bl	8000b46 <lcd_show_message>
            pw_clear_input();
 80011f8:	f7ff fd04 	bl	8000c04 <pw_clear_input>
            break;
 80011fc:	e034      	b.n	8001268 <password_fsm_run+0x268>

        case PW_MODE_CHANGE_NEW2:
            // So sánh với lần 1
            if (pw_compare(input_pw, new_pw_candidate)) {
 80011fe:	4934      	ldr	r1, [pc, #208]	; (80012d0 <password_fsm_run+0x2d0>)
 8001200:	4826      	ldr	r0, [pc, #152]	; (800129c <password_fsm_run+0x29c>)
 8001202:	f7ff fd45 	bl	8000c90 <pw_compare>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d016      	beq.n	800123a <password_fsm_run+0x23a>
                // Đổi mật khẩu thành công
                for (int i = 0; i < PASSWORD_LENGTH; i++) {
 800120c:	2300      	movs	r3, #0
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	e00b      	b.n	800122a <password_fsm_run+0x22a>
                    current_pw[i] = new_pw_candidate[i];
 8001212:	4a2f      	ldr	r2, [pc, #188]	; (80012d0 <password_fsm_run+0x2d0>)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4413      	add	r3, r2
 8001218:	7819      	ldrb	r1, [r3, #0]
 800121a:	4a1f      	ldr	r2, [pc, #124]	; (8001298 <password_fsm_run+0x298>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4413      	add	r3, r2
 8001220:	460a      	mov	r2, r1
 8001222:	701a      	strb	r2, [r3, #0]
                for (int i = 0; i < PASSWORD_LENGTH; i++) {
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b03      	cmp	r3, #3
 800122e:	ddf0      	ble.n	8001212 <password_fsm_run+0x212>
                }
                lcd_show_message("Change OK", "");
 8001230:	4913      	ldr	r1, [pc, #76]	; (8001280 <password_fsm_run+0x280>)
 8001232:	4829      	ldr	r0, [pc, #164]	; (80012d8 <password_fsm_run+0x2d8>)
 8001234:	f7ff fc87 	bl	8000b46 <lcd_show_message>
 8001238:	e003      	b.n	8001242 <password_fsm_run+0x242>
            } else {
                lcd_show_message("Not matched", "Pass unchanged");
 800123a:	4928      	ldr	r1, [pc, #160]	; (80012dc <password_fsm_run+0x2dc>)
 800123c:	4828      	ldr	r0, [pc, #160]	; (80012e0 <password_fsm_run+0x2e0>)
 800123e:	f7ff fc82 	bl	8000b46 <lcd_show_message>
            }
            pw_mode  = PW_MODE_NORMAL;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <password_fsm_run+0x288>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
            pw_state = PW_STATE_INPUT;
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <password_fsm_run+0x270>)
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
            pw_clear_input();
 800124e:	f7ff fcd9 	bl	8000c04 <pw_clear_input>
            break;
 8001252:	e009      	b.n	8001268 <password_fsm_run+0x268>

        default:
            pw_mode  = PW_MODE_NORMAL;
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <password_fsm_run+0x288>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
            pw_state = PW_STATE_INPUT;
 800125a:	4b05      	ldr	r3, [pc, #20]	; (8001270 <password_fsm_run+0x270>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
            pw_clear_input();
 8001260:	f7ff fcd0 	bl	8000c04 <pw_clear_input>
            break;
 8001264:	e000      	b.n	8001268 <password_fsm_run+0x268>
            return;
 8001266:	bf00      	nop
        }
    }
}
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200000f4 	.word	0x200000f4
 8001274:	200000f8 	.word	0x200000f8
 8001278:	200000f6 	.word	0x200000f6
 800127c:	20000100 	.word	0x20000100
 8001280:	08004144 	.word	0x08004144
 8001284:	08004148 	.word	0x08004148
 8001288:	200000f5 	.word	0x200000f5
 800128c:	08004158 	.word	0x08004158
 8001290:	08004164 	.word	0x08004164
 8001294:	200000ec 	.word	0x200000ec
 8001298:	2000000c 	.word	0x2000000c
 800129c:	200000e8 	.word	0x200000e8
 80012a0:	200000fc 	.word	0x200000fc
 80012a4:	20000010 	.word	0x20000010
 80012a8:	08004174 	.word	0x08004174
 80012ac:	08004184 	.word	0x08004184
 80012b0:	000493df 	.word	0x000493df
 80012b4:	08004190 	.word	0x08004190
 80012b8:	080041a0 	.word	0x080041a0
 80012bc:	080041a8 	.word	0x080041a8
 80012c0:	080041b4 	.word	0x080041b4
 80012c4:	080041c4 	.word	0x080041c4
 80012c8:	080041d4 	.word	0x080041d4
 80012cc:	080041e4 	.word	0x080041e4
 80012d0:	200000f0 	.word	0x200000f0
 80012d4:	080041f4 	.word	0x080041f4
 80012d8:	08004204 	.word	0x08004204
 80012dc:	08004210 	.word	0x08004210
 80012e0:	08004220 	.word	0x08004220

080012e4 <password_is_correct_event>:

int password_is_correct_event(void) {
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
    if (pw_correct_flag) {
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <password_is_correct_event+0x20>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d004      	beq.n	80012fa <password_is_correct_event+0x16>
        pw_correct_flag = 0;
 80012f0:	4b04      	ldr	r3, [pc, #16]	; (8001304 <password_is_correct_event+0x20>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
        return 1;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <password_is_correct_event+0x18>
    }
    return 0;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	200000fc 	.word	0x200000fc

08001308 <setTimer1>:

// Timer for button debounce
int timer_debounce_counter = 0;
int timer_debounce_flag = 0;

void setTimer1(int duration){
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001310:	4a05      	ldr	r2, [pc, #20]	; (8001328 <setTimer1+0x20>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001316:	4b05      	ldr	r3, [pc, #20]	; (800132c <setTimer1+0x24>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000114 	.word	0x20000114
 800132c:	20000118 	.word	0x20000118

08001330 <timerRun>:
void setTimerDebounce(int duration){
	timer_debounce_counter = duration;
	timer_debounce_flag = 0;
}

void timerRun(){
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
	// Timer 1
	if (timer1_counter > 0){
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <timerRun+0x4c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	dd0b      	ble.n	8001354 <timerRun+0x24>
		timer1_counter--;
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <timerRun+0x4c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	3b01      	subs	r3, #1
 8001342:	4a0e      	ldr	r2, [pc, #56]	; (800137c <timerRun+0x4c>)
 8001344:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 8001346:	4b0d      	ldr	r3, [pc, #52]	; (800137c <timerRun+0x4c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	dc02      	bgt.n	8001354 <timerRun+0x24>
			timer1_flag = 1;
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <timerRun+0x50>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]
		}
	}
	
	// Debounce Timer
	if (timer_debounce_counter > 0){
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <timerRun+0x54>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	dd0b      	ble.n	8001374 <timerRun+0x44>
		timer_debounce_counter--;
 800135c:	4b09      	ldr	r3, [pc, #36]	; (8001384 <timerRun+0x54>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	4a08      	ldr	r2, [pc, #32]	; (8001384 <timerRun+0x54>)
 8001364:	6013      	str	r3, [r2, #0]
		if (timer_debounce_counter <= 0){
 8001366:	4b07      	ldr	r3, [pc, #28]	; (8001384 <timerRun+0x54>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dc02      	bgt.n	8001374 <timerRun+0x44>
			timer_debounce_flag = 1;
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <timerRun+0x58>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	20000114 	.word	0x20000114
 8001380:	20000118 	.word	0x20000118
 8001384:	2000011c 	.word	0x2000011c
 8001388:	20000120 	.word	0x20000120

0800138c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <HAL_MspInit+0x5c>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	4a14      	ldr	r2, [pc, #80]	; (80013e8 <HAL_MspInit+0x5c>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6193      	str	r3, [r2, #24]
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <HAL_MspInit+0x5c>)
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013aa:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <HAL_MspInit+0x5c>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <HAL_MspInit+0x5c>)
 80013b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b4:	61d3      	str	r3, [r2, #28]
 80013b6:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <HAL_MspInit+0x5c>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013c2:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <HAL_MspInit+0x60>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	4a04      	ldr	r2, [pc, #16]	; (80013ec <HAL_MspInit+0x60>)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40010000 	.word	0x40010000

080013f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a15      	ldr	r2, [pc, #84]	; (8001460 <HAL_I2C_MspInit+0x70>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d123      	bne.n	8001458 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001410:	4b14      	ldr	r3, [pc, #80]	; (8001464 <HAL_I2C_MspInit+0x74>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	4a13      	ldr	r2, [pc, #76]	; (8001464 <HAL_I2C_MspInit+0x74>)
 8001416:	f043 0308 	orr.w	r3, r3, #8
 800141a:	6193      	str	r3, [r2, #24]
 800141c:	4b11      	ldr	r3, [pc, #68]	; (8001464 <HAL_I2C_MspInit+0x74>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	f003 0308 	and.w	r3, r3, #8
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001428:	23c0      	movs	r3, #192	; 0xc0
 800142a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142c:	2312      	movs	r3, #18
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001430:	2303      	movs	r3, #3
 8001432:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	4619      	mov	r1, r3
 800143a:	480b      	ldr	r0, [pc, #44]	; (8001468 <HAL_I2C_MspInit+0x78>)
 800143c:	f000 fa62 	bl	8001904 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001440:	4b08      	ldr	r3, [pc, #32]	; (8001464 <HAL_I2C_MspInit+0x74>)
 8001442:	69db      	ldr	r3, [r3, #28]
 8001444:	4a07      	ldr	r2, [pc, #28]	; (8001464 <HAL_I2C_MspInit+0x74>)
 8001446:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800144a:	61d3      	str	r3, [r2, #28]
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <HAL_I2C_MspInit+0x74>)
 800144e:	69db      	ldr	r3, [r3, #28]
 8001450:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001458:	bf00      	nop
 800145a:	3720      	adds	r7, #32
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40005400 	.word	0x40005400
 8001464:	40021000 	.word	0x40021000
 8001468:	40010c00 	.word	0x40010c00

0800146c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800147c:	d113      	bne.n	80014a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800147e:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_TIM_Base_MspInit+0x44>)
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <HAL_TIM_Base_MspInit+0x44>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	61d3      	str	r3, [r2, #28]
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_TIM_Base_MspInit+0x44>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	201c      	movs	r0, #28
 800149c:	f000 f9fb 	bl	8001896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014a0:	201c      	movs	r0, #28
 80014a2:	f000 fa14 	bl	80018ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000

080014b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <NMI_Handler+0x4>

080014ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <MemManage_Handler+0x4>

080014c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ca:	e7fe      	b.n	80014ca <BusFault_Handler+0x4>

080014cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <UsageFault_Handler+0x4>

080014d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014fa:	f000 f8b5 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001508:	4802      	ldr	r0, [pc, #8]	; (8001514 <TIM2_IRQHandler+0x10>)
 800150a:	f001 fe2d 	bl	8003168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000184 	.word	0x20000184

08001518 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001520:	4a14      	ldr	r2, [pc, #80]	; (8001574 <_sbrk+0x5c>)
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <_sbrk+0x60>)
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800152c:	4b13      	ldr	r3, [pc, #76]	; (800157c <_sbrk+0x64>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001534:	4b11      	ldr	r3, [pc, #68]	; (800157c <_sbrk+0x64>)
 8001536:	4a12      	ldr	r2, [pc, #72]	; (8001580 <_sbrk+0x68>)
 8001538:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	429a      	cmp	r2, r3
 8001546:	d207      	bcs.n	8001558 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001548:	f002 f95e 	bl	8003808 <__errno>
 800154c:	4603      	mov	r3, r0
 800154e:	220c      	movs	r2, #12
 8001550:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	e009      	b.n	800156c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	4a05      	ldr	r2, [pc, #20]	; (800157c <_sbrk+0x64>)
 8001568:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800156a:	68fb      	ldr	r3, [r7, #12]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20005000 	.word	0x20005000
 8001578:	00000400 	.word	0x00000400
 800157c:	20000124 	.word	0x20000124
 8001580:	200001e0 	.word	0x200001e0

08001584 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001590:	f7ff fff8 	bl	8001584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001594:	480b      	ldr	r0, [pc, #44]	; (80015c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001596:	490c      	ldr	r1, [pc, #48]	; (80015c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001598:	4a0c      	ldr	r2, [pc, #48]	; (80015cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800159c:	e002      	b.n	80015a4 <LoopCopyDataInit>

0800159e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800159e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a2:	3304      	adds	r3, #4

080015a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a8:	d3f9      	bcc.n	800159e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015aa:	4a09      	ldr	r2, [pc, #36]	; (80015d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015ac:	4c09      	ldr	r4, [pc, #36]	; (80015d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b0:	e001      	b.n	80015b6 <LoopFillZerobss>

080015b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b4:	3204      	adds	r2, #4

080015b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b8:	d3fb      	bcc.n	80015b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ba:	f002 f92b 	bl	8003814 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015be:	f7ff f8f9 	bl	80007b4 <main>
  bx lr
 80015c2:	4770      	bx	lr
  ldr r0, =_sdata
 80015c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80015cc:	08004294 	.word	0x08004294
  ldr r2, =_sbss
 80015d0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80015d4:	200001e0 	.word	0x200001e0

080015d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015d8:	e7fe      	b.n	80015d8 <ADC1_2_IRQHandler>
	...

080015dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <HAL_Init+0x28>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a07      	ldr	r2, [pc, #28]	; (8001604 <HAL_Init+0x28>)
 80015e6:	f043 0310 	orr.w	r3, r3, #16
 80015ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f000 f947 	bl	8001880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015f2:	200f      	movs	r0, #15
 80015f4:	f000 f808 	bl	8001608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f8:	f7ff fec8 	bl	800138c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40022000 	.word	0x40022000

08001608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_InitTick+0x54>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_InitTick+0x58>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f95f 	bl	80018ea <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e00e      	b.n	8001654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d80a      	bhi.n	8001652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163c:	2200      	movs	r2, #0
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f000 f927 	bl	8001896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001648:	4a06      	ldr	r2, [pc, #24]	; (8001664 <HAL_InitTick+0x5c>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000014 	.word	0x20000014
 8001660:	2000001c 	.word	0x2000001c
 8001664:	20000018 	.word	0x20000018

08001668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_IncTick+0x1c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HAL_IncTick+0x20>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a03      	ldr	r2, [pc, #12]	; (8001688 <HAL_IncTick+0x20>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	2000001c 	.word	0x2000001c
 8001688:	200001cc 	.word	0x200001cc

0800168c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return uwTick;
 8001690:	4b02      	ldr	r3, [pc, #8]	; (800169c <HAL_GetTick+0x10>)
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	200001cc 	.word	0x200001cc

080016a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a8:	f7ff fff0 	bl	800168c <HAL_GetTick>
 80016ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b8:	d005      	beq.n	80016c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_Delay+0x44>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4413      	add	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c6:	bf00      	nop
 80016c8:	f7ff ffe0 	bl	800168c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d8f7      	bhi.n	80016c8 <HAL_Delay+0x28>
  {
  }
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	2000001c 	.word	0x2000001c

080016e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <__NVIC_SetPriorityGrouping+0x44>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171a:	4a04      	ldr	r2, [pc, #16]	; (800172c <__NVIC_SetPriorityGrouping+0x44>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	60d3      	str	r3, [r2, #12]
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	db0b      	blt.n	8001776 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	f003 021f 	and.w	r2, r3, #31
 8001764:	4906      	ldr	r1, [pc, #24]	; (8001780 <__NVIC_EnableIRQ+0x34>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	e000e100 	.word	0xe000e100

08001784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	6039      	str	r1, [r7, #0]
 800178e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	db0a      	blt.n	80017ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	b2da      	uxtb	r2, r3
 800179c:	490c      	ldr	r1, [pc, #48]	; (80017d0 <__NVIC_SetPriority+0x4c>)
 800179e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a2:	0112      	lsls	r2, r2, #4
 80017a4:	b2d2      	uxtb	r2, r2
 80017a6:	440b      	add	r3, r1
 80017a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017ac:	e00a      	b.n	80017c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4908      	ldr	r1, [pc, #32]	; (80017d4 <__NVIC_SetPriority+0x50>)
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	f003 030f 	and.w	r3, r3, #15
 80017ba:	3b04      	subs	r3, #4
 80017bc:	0112      	lsls	r2, r2, #4
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	440b      	add	r3, r1
 80017c2:	761a      	strb	r2, [r3, #24]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000e100 	.word	0xe000e100
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017d8:	b480      	push	{r7}
 80017da:	b089      	sub	sp, #36	; 0x24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	f1c3 0307 	rsb	r3, r3, #7
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	bf28      	it	cs
 80017f6:	2304      	movcs	r3, #4
 80017f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3304      	adds	r3, #4
 80017fe:	2b06      	cmp	r3, #6
 8001800:	d902      	bls.n	8001808 <NVIC_EncodePriority+0x30>
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3b03      	subs	r3, #3
 8001806:	e000      	b.n	800180a <NVIC_EncodePriority+0x32>
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800180c:	f04f 32ff 	mov.w	r2, #4294967295
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43da      	mvns	r2, r3
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	401a      	ands	r2, r3
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001820:	f04f 31ff 	mov.w	r1, #4294967295
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	fa01 f303 	lsl.w	r3, r1, r3
 800182a:	43d9      	mvns	r1, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001830:	4313      	orrs	r3, r2
         );
}
 8001832:	4618      	mov	r0, r3
 8001834:	3724      	adds	r7, #36	; 0x24
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3b01      	subs	r3, #1
 8001848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800184c:	d301      	bcc.n	8001852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800184e:	2301      	movs	r3, #1
 8001850:	e00f      	b.n	8001872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001852:	4a0a      	ldr	r2, [pc, #40]	; (800187c <SysTick_Config+0x40>)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3b01      	subs	r3, #1
 8001858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800185a:	210f      	movs	r1, #15
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f7ff ff90 	bl	8001784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <SysTick_Config+0x40>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800186a:	4b04      	ldr	r3, [pc, #16]	; (800187c <SysTick_Config+0x40>)
 800186c:	2207      	movs	r2, #7
 800186e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	e000e010 	.word	0xe000e010

08001880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ff2d 	bl	80016e8 <__NVIC_SetPriorityGrouping>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001896:	b580      	push	{r7, lr}
 8001898:	b086      	sub	sp, #24
 800189a:	af00      	add	r7, sp, #0
 800189c:	4603      	mov	r3, r0
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018a8:	f7ff ff42 	bl	8001730 <__NVIC_GetPriorityGrouping>
 80018ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	6978      	ldr	r0, [r7, #20]
 80018b4:	f7ff ff90 	bl	80017d8 <NVIC_EncodePriority>
 80018b8:	4602      	mov	r2, r0
 80018ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff5f 	bl	8001784 <__NVIC_SetPriority>
}
 80018c6:	bf00      	nop
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	4603      	mov	r3, r0
 80018d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff35 	bl	800174c <__NVIC_EnableIRQ>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffa2 	bl	800183c <SysTick_Config>
 80018f8:	4603      	mov	r3, r0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001904:	b480      	push	{r7}
 8001906:	b08b      	sub	sp, #44	; 0x2c
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800190e:	2300      	movs	r3, #0
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001916:	e169      	b.n	8001bec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001918:	2201      	movs	r2, #1
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	4013      	ands	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	429a      	cmp	r2, r3
 8001932:	f040 8158 	bne.w	8001be6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4a9a      	ldr	r2, [pc, #616]	; (8001ba4 <HAL_GPIO_Init+0x2a0>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d05e      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001940:	4a98      	ldr	r2, [pc, #608]	; (8001ba4 <HAL_GPIO_Init+0x2a0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d875      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001946:	4a98      	ldr	r2, [pc, #608]	; (8001ba8 <HAL_GPIO_Init+0x2a4>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d058      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 800194c:	4a96      	ldr	r2, [pc, #600]	; (8001ba8 <HAL_GPIO_Init+0x2a4>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d86f      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001952:	4a96      	ldr	r2, [pc, #600]	; (8001bac <HAL_GPIO_Init+0x2a8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d052      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001958:	4a94      	ldr	r2, [pc, #592]	; (8001bac <HAL_GPIO_Init+0x2a8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d869      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800195e:	4a94      	ldr	r2, [pc, #592]	; (8001bb0 <HAL_GPIO_Init+0x2ac>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d04c      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001964:	4a92      	ldr	r2, [pc, #584]	; (8001bb0 <HAL_GPIO_Init+0x2ac>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d863      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800196a:	4a92      	ldr	r2, [pc, #584]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d046      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001970:	4a90      	ldr	r2, [pc, #576]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d85d      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001976:	2b12      	cmp	r3, #18
 8001978:	d82a      	bhi.n	80019d0 <HAL_GPIO_Init+0xcc>
 800197a:	2b12      	cmp	r3, #18
 800197c:	d859      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800197e:	a201      	add	r2, pc, #4	; (adr r2, 8001984 <HAL_GPIO_Init+0x80>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	080019ff 	.word	0x080019ff
 8001988:	080019d9 	.word	0x080019d9
 800198c:	080019eb 	.word	0x080019eb
 8001990:	08001a2d 	.word	0x08001a2d
 8001994:	08001a33 	.word	0x08001a33
 8001998:	08001a33 	.word	0x08001a33
 800199c:	08001a33 	.word	0x08001a33
 80019a0:	08001a33 	.word	0x08001a33
 80019a4:	08001a33 	.word	0x08001a33
 80019a8:	08001a33 	.word	0x08001a33
 80019ac:	08001a33 	.word	0x08001a33
 80019b0:	08001a33 	.word	0x08001a33
 80019b4:	08001a33 	.word	0x08001a33
 80019b8:	08001a33 	.word	0x08001a33
 80019bc:	08001a33 	.word	0x08001a33
 80019c0:	08001a33 	.word	0x08001a33
 80019c4:	08001a33 	.word	0x08001a33
 80019c8:	080019e1 	.word	0x080019e1
 80019cc:	080019f5 	.word	0x080019f5
 80019d0:	4a79      	ldr	r2, [pc, #484]	; (8001bb8 <HAL_GPIO_Init+0x2b4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d013      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019d6:	e02c      	b.n	8001a32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	623b      	str	r3, [r7, #32]
          break;
 80019de:	e029      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	3304      	adds	r3, #4
 80019e6:	623b      	str	r3, [r7, #32]
          break;
 80019e8:	e024      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	3308      	adds	r3, #8
 80019f0:	623b      	str	r3, [r7, #32]
          break;
 80019f2:	e01f      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	330c      	adds	r3, #12
 80019fa:	623b      	str	r3, [r7, #32]
          break;
 80019fc:	e01a      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d102      	bne.n	8001a0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a06:	2304      	movs	r3, #4
 8001a08:	623b      	str	r3, [r7, #32]
          break;
 8001a0a:	e013      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d105      	bne.n	8001a20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a14:	2308      	movs	r3, #8
 8001a16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69fa      	ldr	r2, [r7, #28]
 8001a1c:	611a      	str	r2, [r3, #16]
          break;
 8001a1e:	e009      	b.n	8001a34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a20:	2308      	movs	r3, #8
 8001a22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69fa      	ldr	r2, [r7, #28]
 8001a28:	615a      	str	r2, [r3, #20]
          break;
 8001a2a:	e003      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
          break;
 8001a30:	e000      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          break;
 8001a32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	2bff      	cmp	r3, #255	; 0xff
 8001a38:	d801      	bhi.n	8001a3e <HAL_GPIO_Init+0x13a>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	e001      	b.n	8001a42 <HAL_GPIO_Init+0x13e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3304      	adds	r3, #4
 8001a42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2bff      	cmp	r3, #255	; 0xff
 8001a48:	d802      	bhi.n	8001a50 <HAL_GPIO_Init+0x14c>
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	e002      	b.n	8001a56 <HAL_GPIO_Init+0x152>
 8001a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a52:	3b08      	subs	r3, #8
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	210f      	movs	r1, #15
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	fa01 f303 	lsl.w	r3, r1, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	401a      	ands	r2, r3
 8001a68:	6a39      	ldr	r1, [r7, #32]
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a70:	431a      	orrs	r2, r3
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 80b1 	beq.w	8001be6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a84:	4b4d      	ldr	r3, [pc, #308]	; (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a4c      	ldr	r2, [pc, #304]	; (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b4a      	ldr	r3, [pc, #296]	; (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a9c:	4a48      	ldr	r2, [pc, #288]	; (8001bc0 <HAL_GPIO_Init+0x2bc>)
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	220f      	movs	r2, #15
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	4013      	ands	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a40      	ldr	r2, [pc, #256]	; (8001bc4 <HAL_GPIO_Init+0x2c0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d013      	beq.n	8001af0 <HAL_GPIO_Init+0x1ec>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a3f      	ldr	r2, [pc, #252]	; (8001bc8 <HAL_GPIO_Init+0x2c4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00d      	beq.n	8001aec <HAL_GPIO_Init+0x1e8>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a3e      	ldr	r2, [pc, #248]	; (8001bcc <HAL_GPIO_Init+0x2c8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d007      	beq.n	8001ae8 <HAL_GPIO_Init+0x1e4>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a3d      	ldr	r2, [pc, #244]	; (8001bd0 <HAL_GPIO_Init+0x2cc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d101      	bne.n	8001ae4 <HAL_GPIO_Init+0x1e0>
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e006      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	e004      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e002      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001af0:	2300      	movs	r3, #0
 8001af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001af4:	f002 0203 	and.w	r2, r2, #3
 8001af8:	0092      	lsls	r2, r2, #2
 8001afa:	4093      	lsls	r3, r2
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b02:	492f      	ldr	r1, [pc, #188]	; (8001bc0 <HAL_GPIO_Init+0x2bc>)
 8001b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b06:	089b      	lsrs	r3, r3, #2
 8001b08:	3302      	adds	r3, #2
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	492c      	ldr	r1, [pc, #176]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	608b      	str	r3, [r1, #8]
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	4928      	ldr	r1, [pc, #160]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d006      	beq.n	8001b52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b44:	4b23      	ldr	r3, [pc, #140]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	4922      	ldr	r1, [pc, #136]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	60cb      	str	r3, [r1, #12]
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b52:	4b20      	ldr	r3, [pc, #128]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	491e      	ldr	r1, [pc, #120]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b6c:	4b19      	ldr	r3, [pc, #100]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	4918      	ldr	r1, [pc, #96]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	604b      	str	r3, [r1, #4]
 8001b78:	e006      	b.n	8001b88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b7a:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	4914      	ldr	r1, [pc, #80]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d021      	beq.n	8001bd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	490e      	ldr	r1, [pc, #56]	; (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	600b      	str	r3, [r1, #0]
 8001ba0:	e021      	b.n	8001be6 <HAL_GPIO_Init+0x2e2>
 8001ba2:	bf00      	nop
 8001ba4:	10320000 	.word	0x10320000
 8001ba8:	10310000 	.word	0x10310000
 8001bac:	10220000 	.word	0x10220000
 8001bb0:	10210000 	.word	0x10210000
 8001bb4:	10120000 	.word	0x10120000
 8001bb8:	10110000 	.word	0x10110000
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000
 8001bc4:	40010800 	.word	0x40010800
 8001bc8:	40010c00 	.word	0x40010c00
 8001bcc:	40011000 	.word	0x40011000
 8001bd0:	40011400 	.word	0x40011400
 8001bd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <HAL_GPIO_Init+0x304>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	4909      	ldr	r1, [pc, #36]	; (8001c08 <HAL_GPIO_Init+0x304>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	3301      	adds	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f47f ae8e 	bne.w	8001918 <HAL_GPIO_Init+0x14>
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	bf00      	nop
 8001c00:	372c      	adds	r7, #44	; 0x2c
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	40010400 	.word	0x40010400

08001c0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
 8001c28:	e001      	b.n	8001c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	460b      	mov	r3, r1
 8001c44:	807b      	strh	r3, [r7, #2]
 8001c46:	4613      	mov	r3, r2
 8001c48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c4a:	787b      	ldrb	r3, [r7, #1]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c50:	887a      	ldrh	r2, [r7, #2]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c56:	e003      	b.n	8001c60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c58:	887b      	ldrh	r3, [r7, #2]
 8001c5a:	041a      	lsls	r2, r3, #16
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	611a      	str	r2, [r3, #16]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bc80      	pop	{r7}
 8001c68:	4770      	bx	lr

08001c6a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b085      	sub	sp, #20
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
 8001c72:	460b      	mov	r3, r1
 8001c74:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c7c:	887a      	ldrh	r2, [r7, #2]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4013      	ands	r3, r2
 8001c82:	041a      	lsls	r2, r3, #16
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	43d9      	mvns	r1, r3
 8001c88:	887b      	ldrh	r3, [r7, #2]
 8001c8a:	400b      	ands	r3, r1
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	611a      	str	r2, [r3, #16]
}
 8001c92:	bf00      	nop
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e12b      	b.n	8001f06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d106      	bne.n	8001cc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff fb94 	bl	80013f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2224      	movs	r2, #36	; 0x24
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f022 0201 	bic.w	r2, r2, #1
 8001cde:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d00:	f001 f95e 	bl	8002fc0 <HAL_RCC_GetPCLK1Freq>
 8001d04:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a81      	ldr	r2, [pc, #516]	; (8001f10 <HAL_I2C_Init+0x274>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d807      	bhi.n	8001d20 <HAL_I2C_Init+0x84>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4a80      	ldr	r2, [pc, #512]	; (8001f14 <HAL_I2C_Init+0x278>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	bf94      	ite	ls
 8001d18:	2301      	movls	r3, #1
 8001d1a:	2300      	movhi	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	e006      	b.n	8001d2e <HAL_I2C_Init+0x92>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4a7d      	ldr	r2, [pc, #500]	; (8001f18 <HAL_I2C_Init+0x27c>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	bf94      	ite	ls
 8001d28:	2301      	movls	r3, #1
 8001d2a:	2300      	movhi	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e0e7      	b.n	8001f06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	4a78      	ldr	r2, [pc, #480]	; (8001f1c <HAL_I2C_Init+0x280>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	0c9b      	lsrs	r3, r3, #18
 8001d40:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4a6a      	ldr	r2, [pc, #424]	; (8001f10 <HAL_I2C_Init+0x274>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d802      	bhi.n	8001d70 <HAL_I2C_Init+0xd4>
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	e009      	b.n	8001d84 <HAL_I2C_Init+0xe8>
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	4a69      	ldr	r2, [pc, #420]	; (8001f20 <HAL_I2C_Init+0x284>)
 8001d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d80:	099b      	lsrs	r3, r3, #6
 8001d82:	3301      	adds	r3, #1
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	495c      	ldr	r1, [pc, #368]	; (8001f10 <HAL_I2C_Init+0x274>)
 8001da0:	428b      	cmp	r3, r1
 8001da2:	d819      	bhi.n	8001dd8 <HAL_I2C_Init+0x13c>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	1e59      	subs	r1, r3, #1
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	fbb1 f3f3 	udiv	r3, r1, r3
 8001db2:	1c59      	adds	r1, r3, #1
 8001db4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001db8:	400b      	ands	r3, r1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00a      	beq.n	8001dd4 <HAL_I2C_Init+0x138>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1e59      	subs	r1, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dcc:	3301      	adds	r3, #1
 8001dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dd2:	e051      	b.n	8001e78 <HAL_I2C_Init+0x1dc>
 8001dd4:	2304      	movs	r3, #4
 8001dd6:	e04f      	b.n	8001e78 <HAL_I2C_Init+0x1dc>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d111      	bne.n	8001e04 <HAL_I2C_Init+0x168>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1e58      	subs	r0, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6859      	ldr	r1, [r3, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	440b      	add	r3, r1
 8001dee:	fbb0 f3f3 	udiv	r3, r0, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	bf0c      	ite	eq
 8001dfc:	2301      	moveq	r3, #1
 8001dfe:	2300      	movne	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	e012      	b.n	8001e2a <HAL_I2C_Init+0x18e>
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1e58      	subs	r0, r3, #1
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6859      	ldr	r1, [r3, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	0099      	lsls	r1, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_I2C_Init+0x196>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e022      	b.n	8001e78 <HAL_I2C_Init+0x1dc>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10e      	bne.n	8001e58 <HAL_I2C_Init+0x1bc>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1e58      	subs	r0, r3, #1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	460b      	mov	r3, r1
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	440b      	add	r3, r1
 8001e48:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e56:	e00f      	b.n	8001e78 <HAL_I2C_Init+0x1dc>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1e58      	subs	r0, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6859      	ldr	r1, [r3, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	0099      	lsls	r1, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e6e:	3301      	adds	r3, #1
 8001e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	6809      	ldr	r1, [r1, #0]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69da      	ldr	r2, [r3, #28]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	431a      	orrs	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ea6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6911      	ldr	r1, [r2, #16]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	68d2      	ldr	r2, [r2, #12]
 8001eb2:	4311      	orrs	r1, r2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695a      	ldr	r2, [r3, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	000186a0 	.word	0x000186a0
 8001f14:	001e847f 	.word	0x001e847f
 8001f18:	003d08ff 	.word	0x003d08ff
 8001f1c:	431bde83 	.word	0x431bde83
 8001f20:	10624dd3 	.word	0x10624dd3

08001f24 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	607a      	str	r2, [r7, #4]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	460b      	mov	r3, r1
 8001f32:	817b      	strh	r3, [r7, #10]
 8001f34:	4613      	mov	r3, r2
 8001f36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f38:	f7ff fba8 	bl	800168c <HAL_GetTick>
 8001f3c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b20      	cmp	r3, #32
 8001f48:	f040 80e0 	bne.w	800210c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	2319      	movs	r3, #25
 8001f52:	2201      	movs	r2, #1
 8001f54:	4970      	ldr	r1, [pc, #448]	; (8002118 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 fa92 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f62:	2302      	movs	r3, #2
 8001f64:	e0d3      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d101      	bne.n	8001f74 <HAL_I2C_Master_Transmit+0x50>
 8001f70:	2302      	movs	r3, #2
 8001f72:	e0cc      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d007      	beq.n	8001f9a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f042 0201 	orr.w	r2, r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fa8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2221      	movs	r2, #33	; 0x21
 8001fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2210      	movs	r2, #16
 8001fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	893a      	ldrh	r2, [r7, #8]
 8001fca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	4a50      	ldr	r2, [pc, #320]	; (800211c <HAL_I2C_Master_Transmit+0x1f8>)
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fdc:	8979      	ldrh	r1, [r7, #10]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	6a3a      	ldr	r2, [r7, #32]
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 f9ca 	bl	800237c <I2C_MasterRequestWrite>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e08d      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002008:	e066      	b.n	80020d8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	6a39      	ldr	r1, [r7, #32]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 fb50 	bl	80026b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00d      	beq.n	8002036 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	2b04      	cmp	r3, #4
 8002020:	d107      	bne.n	8002032 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002030:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e06b      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203a:	781a      	ldrb	r2, [r3, #0]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002046:	1c5a      	adds	r2, r3, #1
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b01      	subs	r3, #1
 8002054:	b29a      	uxth	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205e:	3b01      	subs	r3, #1
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	2b04      	cmp	r3, #4
 8002072:	d11b      	bne.n	80020ac <HAL_I2C_Master_Transmit+0x188>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002078:	2b00      	cmp	r3, #0
 800207a:	d017      	beq.n	80020ac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002080:	781a      	ldrb	r2, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002096:	b29b      	uxth	r3, r3
 8002098:	3b01      	subs	r3, #1
 800209a:	b29a      	uxth	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	6a39      	ldr	r1, [r7, #32]
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 fb47 	bl	8002744 <I2C_WaitOnBTFFlagUntilTimeout>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00d      	beq.n	80020d8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	2b04      	cmp	r3, #4
 80020c2:	d107      	bne.n	80020d4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020d2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e01a      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d194      	bne.n	800200a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2220      	movs	r2, #32
 80020f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800210c:	2302      	movs	r3, #2
  }
}
 800210e:	4618      	mov	r0, r3
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	00100002 	.word	0x00100002
 800211c:	ffff0000 	.word	0xffff0000

08002120 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af02      	add	r7, sp, #8
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	603b      	str	r3, [r7, #0]
 800212c:	460b      	mov	r3, r1
 800212e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff faac 	bl	800168c <HAL_GetTick>
 8002134:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b20      	cmp	r3, #32
 8002144:	f040 8111 	bne.w	800236a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	2319      	movs	r3, #25
 800214e:	2201      	movs	r2, #1
 8002150:	4988      	ldr	r1, [pc, #544]	; (8002374 <HAL_I2C_IsDeviceReady+0x254>)
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f994 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800215e:	2302      	movs	r3, #2
 8002160:	e104      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_I2C_IsDeviceReady+0x50>
 800216c:	2302      	movs	r3, #2
 800216e:	e0fd      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b01      	cmp	r3, #1
 8002184:	d007      	beq.n	8002196 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f042 0201 	orr.w	r2, r2, #1
 8002194:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2224      	movs	r2, #36	; 0x24
 80021aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4a70      	ldr	r2, [pc, #448]	; (8002378 <HAL_I2C_IsDeviceReady+0x258>)
 80021b8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021c8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 f952 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00d      	beq.n	80021fe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021f0:	d103      	bne.n	80021fa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e0b6      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021fe:	897b      	ldrh	r3, [r7, #10]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800220c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800220e:	f7ff fa3d 	bl	800168c <HAL_GetTick>
 8002212:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b02      	cmp	r3, #2
 8002220:	bf0c      	ite	eq
 8002222:	2301      	moveq	r3, #1
 8002224:	2300      	movne	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002238:	bf0c      	ite	eq
 800223a:	2301      	moveq	r3, #1
 800223c:	2300      	movne	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002242:	e025      	b.n	8002290 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002244:	f7ff fa22 	bl	800168c <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d302      	bcc.n	800225a <HAL_I2C_IsDeviceReady+0x13a>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d103      	bne.n	8002262 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	22a0      	movs	r2, #160	; 0xa0
 800225e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b02      	cmp	r3, #2
 800226e:	bf0c      	ite	eq
 8002270:	2301      	moveq	r3, #1
 8002272:	2300      	movne	r3, #0
 8002274:	b2db      	uxtb	r3, r3
 8002276:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002286:	bf0c      	ite	eq
 8002288:	2301      	moveq	r3, #1
 800228a:	2300      	movne	r3, #0
 800228c:	b2db      	uxtb	r3, r3
 800228e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2ba0      	cmp	r3, #160	; 0xa0
 800229a:	d005      	beq.n	80022a8 <HAL_I2C_IsDeviceReady+0x188>
 800229c:	7dfb      	ldrb	r3, [r7, #23]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d102      	bne.n	80022a8 <HAL_I2C_IsDeviceReady+0x188>
 80022a2:	7dbb      	ldrb	r3, [r7, #22]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0cd      	beq.n	8002244 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2220      	movs	r2, #32
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d129      	bne.n	8002312 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022cc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	9300      	str	r3, [sp, #0]
 80022e8:	2319      	movs	r3, #25
 80022ea:	2201      	movs	r2, #1
 80022ec:	4921      	ldr	r1, [pc, #132]	; (8002374 <HAL_I2C_IsDeviceReady+0x254>)
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f000 f8c6 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e036      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2220      	movs	r2, #32
 8002302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	e02c      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002320:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800232a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	2319      	movs	r3, #25
 8002332:	2201      	movs	r2, #1
 8002334:	490f      	ldr	r1, [pc, #60]	; (8002374 <HAL_I2C_IsDeviceReady+0x254>)
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 f8a2 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e012      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	3301      	adds	r3, #1
 800234a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	429a      	cmp	r2, r3
 8002352:	f4ff af32 	bcc.w	80021ba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2220      	movs	r2, #32
 800235a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800236a:	2302      	movs	r3, #2
  }
}
 800236c:	4618      	mov	r0, r3
 800236e:	3720      	adds	r7, #32
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	00100002 	.word	0x00100002
 8002378:	ffff0000 	.word	0xffff0000

0800237c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af02      	add	r7, sp, #8
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	460b      	mov	r3, r1
 800238a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002390:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d006      	beq.n	80023a6 <I2C_MasterRequestWrite+0x2a>
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d003      	beq.n	80023a6 <I2C_MasterRequestWrite+0x2a>
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80023a4:	d108      	bne.n	80023b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e00b      	b.n	80023d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	2b12      	cmp	r3, #18
 80023be:	d107      	bne.n	80023d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f84f 	bl	8002480 <I2C_WaitOnFlagUntilTimeout>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00d      	beq.n	8002404 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023f6:	d103      	bne.n	8002400 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e035      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800240c:	d108      	bne.n	8002420 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800240e:	897b      	ldrh	r3, [r7, #10]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	461a      	mov	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	e01b      	b.n	8002458 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002420:	897b      	ldrh	r3, [r7, #10]
 8002422:	11db      	asrs	r3, r3, #7
 8002424:	b2db      	uxtb	r3, r3
 8002426:	f003 0306 	and.w	r3, r3, #6
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f063 030f 	orn	r3, r3, #15
 8002430:	b2da      	uxtb	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	490e      	ldr	r1, [pc, #56]	; (8002478 <I2C_MasterRequestWrite+0xfc>)
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f000 f898 	bl	8002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e010      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800244e:	897b      	ldrh	r3, [r7, #10]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	4907      	ldr	r1, [pc, #28]	; (800247c <I2C_MasterRequestWrite+0x100>)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f888 	bl	8002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	00010008 	.word	0x00010008
 800247c:	00010002 	.word	0x00010002

08002480 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	4613      	mov	r3, r2
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002490:	e048      	b.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002498:	d044      	beq.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249a:	f7ff f8f7 	bl	800168c <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d302      	bcc.n	80024b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d139      	bne.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d10d      	bne.n	80024d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	695b      	ldr	r3, [r3, #20]
 80024c0:	43da      	mvns	r2, r3
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	4013      	ands	r3, r2
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	bf0c      	ite	eq
 80024cc:	2301      	moveq	r3, #1
 80024ce:	2300      	movne	r3, #0
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461a      	mov	r2, r3
 80024d4:	e00c      	b.n	80024f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	43da      	mvns	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	4013      	ands	r3, r2
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	bf0c      	ite	eq
 80024e8:	2301      	moveq	r3, #1
 80024ea:	2300      	movne	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	461a      	mov	r2, r3
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d116      	bne.n	8002524 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2220      	movs	r2, #32
 8002500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	f043 0220 	orr.w	r2, r3, #32
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e023      	b.n	800256c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	0c1b      	lsrs	r3, r3, #16
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d10d      	bne.n	800254a <I2C_WaitOnFlagUntilTimeout+0xca>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	43da      	mvns	r2, r3
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	4013      	ands	r3, r2
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	bf0c      	ite	eq
 8002540:	2301      	moveq	r3, #1
 8002542:	2300      	movne	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	461a      	mov	r2, r3
 8002548:	e00c      	b.n	8002564 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	43da      	mvns	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	4013      	ands	r3, r2
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	461a      	mov	r2, r3
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	429a      	cmp	r2, r3
 8002568:	d093      	beq.n	8002492 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002582:	e071      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002592:	d123      	bne.n	80025dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f043 0204 	orr.w	r2, r3, #4
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e067      	b.n	80026ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e2:	d041      	beq.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e4:	f7ff f852 	bl	800168c <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d302      	bcc.n	80025fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d136      	bne.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	0c1b      	lsrs	r3, r3, #16
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b01      	cmp	r3, #1
 8002602:	d10c      	bne.n	800261e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4013      	ands	r3, r2
 8002610:	b29b      	uxth	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	bf14      	ite	ne
 8002616:	2301      	movne	r3, #1
 8002618:	2300      	moveq	r3, #0
 800261a:	b2db      	uxtb	r3, r3
 800261c:	e00b      	b.n	8002636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	43da      	mvns	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4013      	ands	r3, r2
 800262a:	b29b      	uxth	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf14      	ite	ne
 8002630:	2301      	movne	r3, #1
 8002632:	2300      	moveq	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d016      	beq.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002654:	f043 0220 	orr.w	r2, r3, #32
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e021      	b.n	80026ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	0c1b      	lsrs	r3, r3, #16
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d10c      	bne.n	800268c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	43da      	mvns	r2, r3
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	4013      	ands	r3, r2
 800267e:	b29b      	uxth	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e00b      	b.n	80026a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	4013      	ands	r3, r2
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	bf14      	ite	ne
 800269e:	2301      	movne	r3, #1
 80026a0:	2300      	moveq	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f47f af6d 	bne.w	8002584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026c0:	e034      	b.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f886 	bl	80027d4 <I2C_IsAcknowledgeFailed>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e034      	b.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d8:	d028      	beq.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026da:	f7fe ffd7 	bl	800168c <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d302      	bcc.n	80026f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d11d      	bne.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fa:	2b80      	cmp	r3, #128	; 0x80
 80026fc:	d016      	beq.n	800272c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f043 0220 	orr.w	r2, r3, #32
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e007      	b.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002736:	2b80      	cmp	r3, #128	; 0x80
 8002738:	d1c3      	bne.n	80026c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002750:	e034      	b.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f83e 	bl	80027d4 <I2C_IsAcknowledgeFailed>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e034      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d028      	beq.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276a:	f7fe ff8f 	bl	800168c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	429a      	cmp	r2, r3
 8002778:	d302      	bcc.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d11d      	bne.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b04      	cmp	r3, #4
 800278c:	d016      	beq.n	80027bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	f043 0220 	orr.w	r2, r3, #32
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e007      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	2b04      	cmp	r3, #4
 80027c8:	d1c3      	bne.n	8002752 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ea:	d11b      	bne.n	8002824 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	f043 0204 	orr.w	r2, r3, #4
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e26c      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8087 	beq.w	800295e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002850:	4b92      	ldr	r3, [pc, #584]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 030c 	and.w	r3, r3, #12
 8002858:	2b04      	cmp	r3, #4
 800285a:	d00c      	beq.n	8002876 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800285c:	4b8f      	ldr	r3, [pc, #572]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 030c 	and.w	r3, r3, #12
 8002864:	2b08      	cmp	r3, #8
 8002866:	d112      	bne.n	800288e <HAL_RCC_OscConfig+0x5e>
 8002868:	4b8c      	ldr	r3, [pc, #560]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002874:	d10b      	bne.n	800288e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002876:	4b89      	ldr	r3, [pc, #548]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d06c      	beq.n	800295c <HAL_RCC_OscConfig+0x12c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d168      	bne.n	800295c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e246      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002896:	d106      	bne.n	80028a6 <HAL_RCC_OscConfig+0x76>
 8002898:	4b80      	ldr	r3, [pc, #512]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a7f      	ldr	r2, [pc, #508]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800289e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a2:	6013      	str	r3, [r2, #0]
 80028a4:	e02e      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x98>
 80028ae:	4b7b      	ldr	r3, [pc, #492]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a7a      	ldr	r2, [pc, #488]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	4b78      	ldr	r3, [pc, #480]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a77      	ldr	r2, [pc, #476]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e01d      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0xbc>
 80028d2:	4b72      	ldr	r3, [pc, #456]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a71      	ldr	r2, [pc, #452]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	4b6f      	ldr	r3, [pc, #444]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a6e      	ldr	r2, [pc, #440]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e00b      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028ec:	4b6b      	ldr	r3, [pc, #428]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a6a      	ldr	r2, [pc, #424]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b68      	ldr	r3, [pc, #416]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a67      	ldr	r2, [pc, #412]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002902:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d013      	beq.n	8002934 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7fe febe 	bl	800168c <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002914:	f7fe feba 	bl	800168c <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	; 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e1fa      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002926:	4b5d      	ldr	r3, [pc, #372]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0xe4>
 8002932:	e014      	b.n	800295e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002934:	f7fe feaa 	bl	800168c <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293c:	f7fe fea6 	bl	800168c <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	; 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e1e6      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294e:	4b53      	ldr	r3, [pc, #332]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0x10c>
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d063      	beq.n	8002a32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800296a:	4b4c      	ldr	r3, [pc, #304]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002976:	4b49      	ldr	r3, [pc, #292]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b08      	cmp	r3, #8
 8002980:	d11c      	bne.n	80029bc <HAL_RCC_OscConfig+0x18c>
 8002982:	4b46      	ldr	r3, [pc, #280]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d116      	bne.n	80029bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	4b43      	ldr	r3, [pc, #268]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x176>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d001      	beq.n	80029a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e1ba      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b3d      	ldr	r3, [pc, #244]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4939      	ldr	r1, [pc, #228]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c4:	4b36      	ldr	r3, [pc, #216]	; (8002aa0 <HAL_RCC_OscConfig+0x270>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ca:	f7fe fe5f 	bl	800168c <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d2:	f7fe fe5b 	bl	800168c <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e19b      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	4b2d      	ldr	r3, [pc, #180]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f0:	4b2a      	ldr	r3, [pc, #168]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	4927      	ldr	r1, [pc, #156]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	4b26      	ldr	r3, [pc, #152]	; (8002aa0 <HAL_RCC_OscConfig+0x270>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fe3e 	bl	800168c <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a14:	f7fe fe3a 	bl	800168c <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e17a      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	4b1d      	ldr	r3, [pc, #116]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d03a      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d019      	beq.n	8002a7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a46:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <HAL_RCC_OscConfig+0x274>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe fe1e 	bl	800168c <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a54:	f7fe fe1a 	bl	800168c <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e15a      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a72:	2001      	movs	r0, #1
 8002a74:	f000 fab8 	bl	8002fe8 <RCC_Delay>
 8002a78:	e01c      	b.n	8002ab4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	; (8002aa4 <HAL_RCC_OscConfig+0x274>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a80:	f7fe fe04 	bl	800168c <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a86:	e00f      	b.n	8002aa8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a88:	f7fe fe00 	bl	800168c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d908      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e140      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	42420000 	.word	0x42420000
 8002aa4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa8:	4b9e      	ldr	r3, [pc, #632]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e9      	bne.n	8002a88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 80a6 	beq.w	8002c0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4b97      	ldr	r3, [pc, #604]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10d      	bne.n	8002aee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad2:	4b94      	ldr	r3, [pc, #592]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	4a93      	ldr	r2, [pc, #588]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002adc:	61d3      	str	r3, [r2, #28]
 8002ade:	4b91      	ldr	r3, [pc, #580]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	4b8e      	ldr	r3, [pc, #568]	; (8002d28 <HAL_RCC_OscConfig+0x4f8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d118      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afa:	4b8b      	ldr	r3, [pc, #556]	; (8002d28 <HAL_RCC_OscConfig+0x4f8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a8a      	ldr	r2, [pc, #552]	; (8002d28 <HAL_RCC_OscConfig+0x4f8>)
 8002b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b06:	f7fe fdc1 	bl	800168c <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0e:	f7fe fdbd 	bl	800168c <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b64      	cmp	r3, #100	; 0x64
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e0fd      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b20:	4b81      	ldr	r3, [pc, #516]	; (8002d28 <HAL_RCC_OscConfig+0x4f8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0f0      	beq.n	8002b0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x312>
 8002b34:	4b7b      	ldr	r3, [pc, #492]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4a7a      	ldr	r2, [pc, #488]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6213      	str	r3, [r2, #32]
 8002b40:	e02d      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x334>
 8002b4a:	4b76      	ldr	r3, [pc, #472]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	4a75      	ldr	r2, [pc, #468]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	6213      	str	r3, [r2, #32]
 8002b56:	4b73      	ldr	r3, [pc, #460]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	4a72      	ldr	r2, [pc, #456]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b5c:	f023 0304 	bic.w	r3, r3, #4
 8002b60:	6213      	str	r3, [r2, #32]
 8002b62:	e01c      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2b05      	cmp	r3, #5
 8002b6a:	d10c      	bne.n	8002b86 <HAL_RCC_OscConfig+0x356>
 8002b6c:	4b6d      	ldr	r3, [pc, #436]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a6c      	ldr	r2, [pc, #432]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	6213      	str	r3, [r2, #32]
 8002b78:	4b6a      	ldr	r3, [pc, #424]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4a69      	ldr	r2, [pc, #420]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6213      	str	r3, [r2, #32]
 8002b84:	e00b      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b86:	4b67      	ldr	r3, [pc, #412]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4a66      	ldr	r2, [pc, #408]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	6213      	str	r3, [r2, #32]
 8002b92:	4b64      	ldr	r3, [pc, #400]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	4a63      	ldr	r2, [pc, #396]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002b98:	f023 0304 	bic.w	r3, r3, #4
 8002b9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d015      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba6:	f7fe fd71 	bl	800168c <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bac:	e00a      	b.n	8002bc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bae:	f7fe fd6d 	bl	800168c <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e0ab      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc4:	4b57      	ldr	r3, [pc, #348]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0ee      	beq.n	8002bae <HAL_RCC_OscConfig+0x37e>
 8002bd0:	e014      	b.n	8002bfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd2:	f7fe fd5b 	bl	800168c <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bda:	f7fe fd57 	bl	800168c <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e095      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bf0:	4b4c      	ldr	r3, [pc, #304]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1ee      	bne.n	8002bda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d105      	bne.n	8002c0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c02:	4b48      	ldr	r3, [pc, #288]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4a47      	ldr	r2, [pc, #284]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8081 	beq.w	8002d1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c18:	4b42      	ldr	r3, [pc, #264]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 030c 	and.w	r3, r3, #12
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d061      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d146      	bne.n	8002cba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2c:	4b3f      	ldr	r3, [pc, #252]	; (8002d2c <HAL_RCC_OscConfig+0x4fc>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c32:	f7fe fd2b 	bl	800168c <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3a:	f7fe fd27 	bl	800168c <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e067      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c4c:	4b35      	ldr	r3, [pc, #212]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1f0      	bne.n	8002c3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c60:	d108      	bne.n	8002c74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c62:	4b30      	ldr	r3, [pc, #192]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	492d      	ldr	r1, [pc, #180]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c74:	4b2b      	ldr	r3, [pc, #172]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a19      	ldr	r1, [r3, #32]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c84:	430b      	orrs	r3, r1
 8002c86:	4927      	ldr	r1, [pc, #156]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c8c:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <HAL_RCC_OscConfig+0x4fc>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c92:	f7fe fcfb 	bl	800168c <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c9a:	f7fe fcf7 	bl	800168c <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e037      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cac:	4b1d      	ldr	r3, [pc, #116]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x46a>
 8002cb8:	e02f      	b.n	8002d1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <HAL_RCC_OscConfig+0x4fc>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fce4 	bl	800168c <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fe fce0 	bl	800168c <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e020      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cda:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x498>
 8002ce6:	e018      	b.n	8002d1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d101      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e013      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cf4:	4b0b      	ldr	r3, [pc, #44]	; (8002d24 <HAL_RCC_OscConfig+0x4f4>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d106      	bne.n	8002d16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d001      	beq.n	8002d1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000
 8002d28:	40007000 	.word	0x40007000
 8002d2c:	42420060 	.word	0x42420060

08002d30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0d0      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d44:	4b6a      	ldr	r3, [pc, #424]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d910      	bls.n	8002d74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d52:	4b67      	ldr	r3, [pc, #412]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 0207 	bic.w	r2, r3, #7
 8002d5a:	4965      	ldr	r1, [pc, #404]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d62:	4b63      	ldr	r3, [pc, #396]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0b8      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d020      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d8c:	4b59      	ldr	r3, [pc, #356]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	4a58      	ldr	r2, [pc, #352]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d005      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002da4:	4b53      	ldr	r3, [pc, #332]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	4a52      	ldr	r2, [pc, #328]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002dae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db0:	4b50      	ldr	r3, [pc, #320]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	494d      	ldr	r1, [pc, #308]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d040      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d107      	bne.n	8002de6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d115      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e07f      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d107      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dee:	4b41      	ldr	r3, [pc, #260]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d109      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e073      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfe:	4b3d      	ldr	r3, [pc, #244]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e06b      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e0e:	4b39      	ldr	r3, [pc, #228]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f023 0203 	bic.w	r2, r3, #3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	4936      	ldr	r1, [pc, #216]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e20:	f7fe fc34 	bl	800168c <HAL_GetTick>
 8002e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e28:	f7fe fc30 	bl	800168c <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e053      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3e:	4b2d      	ldr	r3, [pc, #180]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 020c 	and.w	r2, r3, #12
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d1eb      	bne.n	8002e28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e50:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d210      	bcs.n	8002e80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5e:	4b24      	ldr	r3, [pc, #144]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f023 0207 	bic.w	r2, r3, #7
 8002e66:	4922      	ldr	r1, [pc, #136]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6e:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d001      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e032      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d008      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e8c:	4b19      	ldr	r3, [pc, #100]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	4916      	ldr	r1, [pc, #88]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d009      	beq.n	8002ebe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	490e      	ldr	r1, [pc, #56]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ebe:	f000 f821 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	091b      	lsrs	r3, r3, #4
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	490a      	ldr	r1, [pc, #40]	; (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ed0:	5ccb      	ldrb	r3, [r1, r3]
 8002ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed6:	4a09      	ldr	r2, [pc, #36]	; (8002efc <HAL_RCC_ClockConfig+0x1cc>)
 8002ed8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eda:	4b09      	ldr	r3, [pc, #36]	; (8002f00 <HAL_RCC_ClockConfig+0x1d0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fb92 	bl	8001608 <HAL_InitTick>

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40022000 	.word	0x40022000
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	0800422c 	.word	0x0800422c
 8002efc:	20000014 	.word	0x20000014
 8002f00:	20000018 	.word	0x20000018

08002f04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	2300      	movs	r3, #0
 8002f18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f1e:	4b1e      	ldr	r3, [pc, #120]	; (8002f98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d002      	beq.n	8002f34 <HAL_RCC_GetSysClockFreq+0x30>
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d003      	beq.n	8002f3a <HAL_RCC_GetSysClockFreq+0x36>
 8002f32:	e027      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f34:	4b19      	ldr	r3, [pc, #100]	; (8002f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f36:	613b      	str	r3, [r7, #16]
      break;
 8002f38:	e027      	b.n	8002f8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	0c9b      	lsrs	r3, r3, #18
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	4a17      	ldr	r2, [pc, #92]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f44:	5cd3      	ldrb	r3, [r2, r3]
 8002f46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d010      	beq.n	8002f74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f52:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	0c5b      	lsrs	r3, r3, #17
 8002f58:	f003 0301 	and.w	r3, r3, #1
 8002f5c:	4a11      	ldr	r2, [pc, #68]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f5e:	5cd3      	ldrb	r3, [r2, r3]
 8002f60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a0d      	ldr	r2, [pc, #52]	; (8002f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f66:	fb02 f203 	mul.w	r2, r2, r3
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	e004      	b.n	8002f7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	613b      	str	r3, [r7, #16]
      break;
 8002f82:	e002      	b.n	8002f8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f84:	4b05      	ldr	r3, [pc, #20]	; (8002f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f86:	613b      	str	r3, [r7, #16]
      break;
 8002f88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f8a:	693b      	ldr	r3, [r7, #16]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	371c      	adds	r7, #28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bc80      	pop	{r7}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	007a1200 	.word	0x007a1200
 8002fa0:	08004244 	.word	0x08004244
 8002fa4:	08004254 	.word	0x08004254
 8002fa8:	003d0900 	.word	0x003d0900

08002fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fb0:	4b02      	ldr	r3, [pc, #8]	; (8002fbc <HAL_RCC_GetHCLKFreq+0x10>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	20000014 	.word	0x20000014

08002fc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fc4:	f7ff fff2 	bl	8002fac <HAL_RCC_GetHCLKFreq>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	4903      	ldr	r1, [pc, #12]	; (8002fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fd6:	5ccb      	ldrb	r3, [r1, r3]
 8002fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	0800423c 	.word	0x0800423c

08002fe8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	; (800301c <RCC_Delay+0x34>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a0a      	ldr	r2, [pc, #40]	; (8003020 <RCC_Delay+0x38>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0a5b      	lsrs	r3, r3, #9
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003004:	bf00      	nop
  }
  while (Delay --);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1e5a      	subs	r2, r3, #1
 800300a:	60fa      	str	r2, [r7, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f9      	bne.n	8003004 <RCC_Delay+0x1c>
}
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	20000014 	.word	0x20000014
 8003020:	10624dd3 	.word	0x10624dd3

08003024 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e041      	b.n	80030ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d106      	bne.n	8003050 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fe fa0e 	bl	800146c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3304      	adds	r3, #4
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f000 fa5c 	bl	8003520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d001      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e03a      	b.n	8003152 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a18      	ldr	r2, [pc, #96]	; (800315c <HAL_TIM_Base_Start_IT+0x98>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00e      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003106:	d009      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a14      	ldr	r2, [pc, #80]	; (8003160 <HAL_TIM_Base_Start_IT+0x9c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d004      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a13      	ldr	r2, [pc, #76]	; (8003164 <HAL_TIM_Base_Start_IT+0xa0>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d111      	bne.n	8003140 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b06      	cmp	r3, #6
 800312c:	d010      	beq.n	8003150 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313e:	e007      	b.n	8003150 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	40012c00 	.word	0x40012c00
 8003160:	40000400 	.word	0x40000400
 8003164:	40000800 	.word	0x40000800

08003168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d020      	beq.n	80031cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0202 	mvn.w	r2, #2
 800319c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f998 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 80031b8:	e005      	b.n	80031c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f98b 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f99a 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d020      	beq.n	8003218 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01b      	beq.n	8003218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0204 	mvn.w	r2, #4
 80031e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2202      	movs	r2, #2
 80031ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f972 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 8003204:	e005      	b.n	8003212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f965 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 f974 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d020      	beq.n	8003264 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0208 	mvn.w	r2, #8
 8003234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2204      	movs	r2, #4
 800323a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f94c 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 8003250:	e005      	b.n	800325e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f93f 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f94e 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0310 	and.w	r3, r3, #16
 800326a:	2b00      	cmp	r3, #0
 800326c:	d020      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01b      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0210 	mvn.w	r2, #16
 8003280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2208      	movs	r2, #8
 8003286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f926 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f919 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f928 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00c      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0201 	mvn.w	r2, #1
 80032cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7fd fc2a 	bl	8000b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00c      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 fa7f 	bl	80037f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00c      	beq.n	800331c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003308:	2b00      	cmp	r3, #0
 800330a:	d007      	beq.n	800331c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f8f8 	bl	800350c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00c      	beq.n	8003340 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f003 0320 	and.w	r3, r3, #32
 800332c:	2b00      	cmp	r3, #0
 800332e:	d007      	beq.n	8003340 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0220 	mvn.w	r2, #32
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fa52 	bl	80037e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003340:	bf00      	nop
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_TIM_ConfigClockSource+0x1c>
 8003360:	2302      	movs	r3, #2
 8003362:	e0b4      	b.n	80034ce <HAL_TIM_ConfigClockSource+0x186>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800338a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800339c:	d03e      	beq.n	800341c <HAL_TIM_ConfigClockSource+0xd4>
 800339e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a2:	f200 8087 	bhi.w	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033aa:	f000 8086 	beq.w	80034ba <HAL_TIM_ConfigClockSource+0x172>
 80033ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b2:	d87f      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033b4:	2b70      	cmp	r3, #112	; 0x70
 80033b6:	d01a      	beq.n	80033ee <HAL_TIM_ConfigClockSource+0xa6>
 80033b8:	2b70      	cmp	r3, #112	; 0x70
 80033ba:	d87b      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033bc:	2b60      	cmp	r3, #96	; 0x60
 80033be:	d050      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x11a>
 80033c0:	2b60      	cmp	r3, #96	; 0x60
 80033c2:	d877      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033c4:	2b50      	cmp	r3, #80	; 0x50
 80033c6:	d03c      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0xfa>
 80033c8:	2b50      	cmp	r3, #80	; 0x50
 80033ca:	d873      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033cc:	2b40      	cmp	r3, #64	; 0x40
 80033ce:	d058      	beq.n	8003482 <HAL_TIM_ConfigClockSource+0x13a>
 80033d0:	2b40      	cmp	r3, #64	; 0x40
 80033d2:	d86f      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033d4:	2b30      	cmp	r3, #48	; 0x30
 80033d6:	d064      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033d8:	2b30      	cmp	r3, #48	; 0x30
 80033da:	d86b      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d060      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d867      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d05c      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033e8:	2b10      	cmp	r3, #16
 80033ea:	d05a      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033ec:	e062      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6818      	ldr	r0, [r3, #0]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6899      	ldr	r1, [r3, #8]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f000 f974 	bl	80036ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003410:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	609a      	str	r2, [r3, #8]
      break;
 800341a:	e04f      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	6899      	ldr	r1, [r3, #8]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f000 f95d 	bl	80036ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800343e:	609a      	str	r2, [r3, #8]
      break;
 8003440:	e03c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6859      	ldr	r1, [r3, #4]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	461a      	mov	r2, r3
 8003450:	f000 f8d4 	bl	80035fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2150      	movs	r1, #80	; 0x50
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f92b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 8003460:	e02c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6859      	ldr	r1, [r3, #4]
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	461a      	mov	r2, r3
 8003470:	f000 f8f2 	bl	8003658 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2160      	movs	r1, #96	; 0x60
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f91b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 8003480:	e01c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6859      	ldr	r1, [r3, #4]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	461a      	mov	r2, r3
 8003490:	f000 f8b4 	bl	80035fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2140      	movs	r1, #64	; 0x40
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f90b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 80034a0:	e00c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4619      	mov	r1, r3
 80034ac:	4610      	mov	r0, r2
 80034ae:	f000 f902 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 80034b2:	e003      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
      break;
 80034b8:	e000      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b083      	sub	sp, #12
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr
	...

08003520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a2f      	ldr	r2, [pc, #188]	; (80035f0 <TIM_Base_SetConfig+0xd0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d00b      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800353e:	d007      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a2c      	ldr	r2, [pc, #176]	; (80035f4 <TIM_Base_SetConfig+0xd4>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d003      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a2b      	ldr	r2, [pc, #172]	; (80035f8 <TIM_Base_SetConfig+0xd8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d108      	bne.n	8003562 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a22      	ldr	r2, [pc, #136]	; (80035f0 <TIM_Base_SetConfig+0xd0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d00b      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003570:	d007      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a1f      	ldr	r2, [pc, #124]	; (80035f4 <TIM_Base_SetConfig+0xd4>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d003      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a1e      	ldr	r2, [pc, #120]	; (80035f8 <TIM_Base_SetConfig+0xd8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d108      	bne.n	8003594 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a0d      	ldr	r2, [pc, #52]	; (80035f0 <TIM_Base_SetConfig+0xd0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d103      	bne.n	80035c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d005      	beq.n	80035e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f023 0201 	bic.w	r2, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	611a      	str	r2, [r3, #16]
  }
}
 80035e6:	bf00      	nop
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	40012c00 	.word	0x40012c00
 80035f4:	40000400 	.word	0x40000400
 80035f8:	40000800 	.word	0x40000800

080035fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f023 0201 	bic.w	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f023 030a 	bic.w	r3, r3, #10
 8003638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4313      	orrs	r3, r2
 8003640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	621a      	str	r2, [r3, #32]
}
 800364e:	bf00      	nop
 8003650:	371c      	adds	r7, #28
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	f023 0210 	bic.w	r2, r3, #16
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	031b      	lsls	r3, r3, #12
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003694:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	4313      	orrs	r3, r2
 800369e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	621a      	str	r2, [r3, #32]
}
 80036ac:	bf00      	nop
 80036ae:	371c      	adds	r7, #28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr

080036b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b085      	sub	sp, #20
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f043 0307 	orr.w	r3, r3, #7
 80036d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	609a      	str	r2, [r3, #8]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b087      	sub	sp, #28
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003704:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	021a      	lsls	r2, r3, #8
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	431a      	orrs	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4313      	orrs	r3, r2
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4313      	orrs	r3, r2
 8003716:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	609a      	str	r2, [r3, #8]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr

08003728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800373c:	2302      	movs	r3, #2
 800373e:	e046      	b.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2202      	movs	r2, #2
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a16      	ldr	r2, [pc, #88]	; (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00e      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800378c:	d009      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a12      	ldr	r2, [pc, #72]	; (80037dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d004      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a10      	ldr	r2, [pc, #64]	; (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d10c      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	40012c00 	.word	0x40012c00
 80037dc:	40000400 	.word	0x40000400
 80037e0:	40000800 	.word	0x40000800

080037e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr

080037f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <__errno>:
 8003808:	4b01      	ldr	r3, [pc, #4]	; (8003810 <__errno+0x8>)
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20000020 	.word	0x20000020

08003814 <__libc_init_array>:
 8003814:	b570      	push	{r4, r5, r6, lr}
 8003816:	2600      	movs	r6, #0
 8003818:	4d0c      	ldr	r5, [pc, #48]	; (800384c <__libc_init_array+0x38>)
 800381a:	4c0d      	ldr	r4, [pc, #52]	; (8003850 <__libc_init_array+0x3c>)
 800381c:	1b64      	subs	r4, r4, r5
 800381e:	10a4      	asrs	r4, r4, #2
 8003820:	42a6      	cmp	r6, r4
 8003822:	d109      	bne.n	8003838 <__libc_init_array+0x24>
 8003824:	f000 fc5c 	bl	80040e0 <_init>
 8003828:	2600      	movs	r6, #0
 800382a:	4d0a      	ldr	r5, [pc, #40]	; (8003854 <__libc_init_array+0x40>)
 800382c:	4c0a      	ldr	r4, [pc, #40]	; (8003858 <__libc_init_array+0x44>)
 800382e:	1b64      	subs	r4, r4, r5
 8003830:	10a4      	asrs	r4, r4, #2
 8003832:	42a6      	cmp	r6, r4
 8003834:	d105      	bne.n	8003842 <__libc_init_array+0x2e>
 8003836:	bd70      	pop	{r4, r5, r6, pc}
 8003838:	f855 3b04 	ldr.w	r3, [r5], #4
 800383c:	4798      	blx	r3
 800383e:	3601      	adds	r6, #1
 8003840:	e7ee      	b.n	8003820 <__libc_init_array+0xc>
 8003842:	f855 3b04 	ldr.w	r3, [r5], #4
 8003846:	4798      	blx	r3
 8003848:	3601      	adds	r6, #1
 800384a:	e7f2      	b.n	8003832 <__libc_init_array+0x1e>
 800384c:	0800428c 	.word	0x0800428c
 8003850:	0800428c 	.word	0x0800428c
 8003854:	0800428c 	.word	0x0800428c
 8003858:	08004290 	.word	0x08004290

0800385c <memset>:
 800385c:	4603      	mov	r3, r0
 800385e:	4402      	add	r2, r0
 8003860:	4293      	cmp	r3, r2
 8003862:	d100      	bne.n	8003866 <memset+0xa>
 8003864:	4770      	bx	lr
 8003866:	f803 1b01 	strb.w	r1, [r3], #1
 800386a:	e7f9      	b.n	8003860 <memset+0x4>

0800386c <siprintf>:
 800386c:	b40e      	push	{r1, r2, r3}
 800386e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003872:	b500      	push	{lr}
 8003874:	b09c      	sub	sp, #112	; 0x70
 8003876:	ab1d      	add	r3, sp, #116	; 0x74
 8003878:	9002      	str	r0, [sp, #8]
 800387a:	9006      	str	r0, [sp, #24]
 800387c:	9107      	str	r1, [sp, #28]
 800387e:	9104      	str	r1, [sp, #16]
 8003880:	4808      	ldr	r0, [pc, #32]	; (80038a4 <siprintf+0x38>)
 8003882:	4909      	ldr	r1, [pc, #36]	; (80038a8 <siprintf+0x3c>)
 8003884:	f853 2b04 	ldr.w	r2, [r3], #4
 8003888:	9105      	str	r1, [sp, #20]
 800388a:	6800      	ldr	r0, [r0, #0]
 800388c:	a902      	add	r1, sp, #8
 800388e:	9301      	str	r3, [sp, #4]
 8003890:	f000 f868 	bl	8003964 <_svfiprintf_r>
 8003894:	2200      	movs	r2, #0
 8003896:	9b02      	ldr	r3, [sp, #8]
 8003898:	701a      	strb	r2, [r3, #0]
 800389a:	b01c      	add	sp, #112	; 0x70
 800389c:	f85d eb04 	ldr.w	lr, [sp], #4
 80038a0:	b003      	add	sp, #12
 80038a2:	4770      	bx	lr
 80038a4:	20000020 	.word	0x20000020
 80038a8:	ffff0208 	.word	0xffff0208

080038ac <__ssputs_r>:
 80038ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038b0:	688e      	ldr	r6, [r1, #8]
 80038b2:	4682      	mov	sl, r0
 80038b4:	429e      	cmp	r6, r3
 80038b6:	460c      	mov	r4, r1
 80038b8:	4690      	mov	r8, r2
 80038ba:	461f      	mov	r7, r3
 80038bc:	d838      	bhi.n	8003930 <__ssputs_r+0x84>
 80038be:	898a      	ldrh	r2, [r1, #12]
 80038c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80038c4:	d032      	beq.n	800392c <__ssputs_r+0x80>
 80038c6:	6825      	ldr	r5, [r4, #0]
 80038c8:	6909      	ldr	r1, [r1, #16]
 80038ca:	3301      	adds	r3, #1
 80038cc:	eba5 0901 	sub.w	r9, r5, r1
 80038d0:	6965      	ldr	r5, [r4, #20]
 80038d2:	444b      	add	r3, r9
 80038d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038dc:	106d      	asrs	r5, r5, #1
 80038de:	429d      	cmp	r5, r3
 80038e0:	bf38      	it	cc
 80038e2:	461d      	movcc	r5, r3
 80038e4:	0553      	lsls	r3, r2, #21
 80038e6:	d531      	bpl.n	800394c <__ssputs_r+0xa0>
 80038e8:	4629      	mov	r1, r5
 80038ea:	f000 fb53 	bl	8003f94 <_malloc_r>
 80038ee:	4606      	mov	r6, r0
 80038f0:	b950      	cbnz	r0, 8003908 <__ssputs_r+0x5c>
 80038f2:	230c      	movs	r3, #12
 80038f4:	f04f 30ff 	mov.w	r0, #4294967295
 80038f8:	f8ca 3000 	str.w	r3, [sl]
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003902:	81a3      	strh	r3, [r4, #12]
 8003904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003908:	464a      	mov	r2, r9
 800390a:	6921      	ldr	r1, [r4, #16]
 800390c:	f000 face 	bl	8003eac <memcpy>
 8003910:	89a3      	ldrh	r3, [r4, #12]
 8003912:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800391a:	81a3      	strh	r3, [r4, #12]
 800391c:	6126      	str	r6, [r4, #16]
 800391e:	444e      	add	r6, r9
 8003920:	6026      	str	r6, [r4, #0]
 8003922:	463e      	mov	r6, r7
 8003924:	6165      	str	r5, [r4, #20]
 8003926:	eba5 0509 	sub.w	r5, r5, r9
 800392a:	60a5      	str	r5, [r4, #8]
 800392c:	42be      	cmp	r6, r7
 800392e:	d900      	bls.n	8003932 <__ssputs_r+0x86>
 8003930:	463e      	mov	r6, r7
 8003932:	4632      	mov	r2, r6
 8003934:	4641      	mov	r1, r8
 8003936:	6820      	ldr	r0, [r4, #0]
 8003938:	f000 fac6 	bl	8003ec8 <memmove>
 800393c:	68a3      	ldr	r3, [r4, #8]
 800393e:	6822      	ldr	r2, [r4, #0]
 8003940:	1b9b      	subs	r3, r3, r6
 8003942:	4432      	add	r2, r6
 8003944:	2000      	movs	r0, #0
 8003946:	60a3      	str	r3, [r4, #8]
 8003948:	6022      	str	r2, [r4, #0]
 800394a:	e7db      	b.n	8003904 <__ssputs_r+0x58>
 800394c:	462a      	mov	r2, r5
 800394e:	f000 fb7b 	bl	8004048 <_realloc_r>
 8003952:	4606      	mov	r6, r0
 8003954:	2800      	cmp	r0, #0
 8003956:	d1e1      	bne.n	800391c <__ssputs_r+0x70>
 8003958:	4650      	mov	r0, sl
 800395a:	6921      	ldr	r1, [r4, #16]
 800395c:	f000 face 	bl	8003efc <_free_r>
 8003960:	e7c7      	b.n	80038f2 <__ssputs_r+0x46>
	...

08003964 <_svfiprintf_r>:
 8003964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003968:	4698      	mov	r8, r3
 800396a:	898b      	ldrh	r3, [r1, #12]
 800396c:	4607      	mov	r7, r0
 800396e:	061b      	lsls	r3, r3, #24
 8003970:	460d      	mov	r5, r1
 8003972:	4614      	mov	r4, r2
 8003974:	b09d      	sub	sp, #116	; 0x74
 8003976:	d50e      	bpl.n	8003996 <_svfiprintf_r+0x32>
 8003978:	690b      	ldr	r3, [r1, #16]
 800397a:	b963      	cbnz	r3, 8003996 <_svfiprintf_r+0x32>
 800397c:	2140      	movs	r1, #64	; 0x40
 800397e:	f000 fb09 	bl	8003f94 <_malloc_r>
 8003982:	6028      	str	r0, [r5, #0]
 8003984:	6128      	str	r0, [r5, #16]
 8003986:	b920      	cbnz	r0, 8003992 <_svfiprintf_r+0x2e>
 8003988:	230c      	movs	r3, #12
 800398a:	603b      	str	r3, [r7, #0]
 800398c:	f04f 30ff 	mov.w	r0, #4294967295
 8003990:	e0d1      	b.n	8003b36 <_svfiprintf_r+0x1d2>
 8003992:	2340      	movs	r3, #64	; 0x40
 8003994:	616b      	str	r3, [r5, #20]
 8003996:	2300      	movs	r3, #0
 8003998:	9309      	str	r3, [sp, #36]	; 0x24
 800399a:	2320      	movs	r3, #32
 800399c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039a0:	2330      	movs	r3, #48	; 0x30
 80039a2:	f04f 0901 	mov.w	r9, #1
 80039a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80039aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003b50 <_svfiprintf_r+0x1ec>
 80039ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039b2:	4623      	mov	r3, r4
 80039b4:	469a      	mov	sl, r3
 80039b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039ba:	b10a      	cbz	r2, 80039c0 <_svfiprintf_r+0x5c>
 80039bc:	2a25      	cmp	r2, #37	; 0x25
 80039be:	d1f9      	bne.n	80039b4 <_svfiprintf_r+0x50>
 80039c0:	ebba 0b04 	subs.w	fp, sl, r4
 80039c4:	d00b      	beq.n	80039de <_svfiprintf_r+0x7a>
 80039c6:	465b      	mov	r3, fp
 80039c8:	4622      	mov	r2, r4
 80039ca:	4629      	mov	r1, r5
 80039cc:	4638      	mov	r0, r7
 80039ce:	f7ff ff6d 	bl	80038ac <__ssputs_r>
 80039d2:	3001      	adds	r0, #1
 80039d4:	f000 80aa 	beq.w	8003b2c <_svfiprintf_r+0x1c8>
 80039d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039da:	445a      	add	r2, fp
 80039dc:	9209      	str	r2, [sp, #36]	; 0x24
 80039de:	f89a 3000 	ldrb.w	r3, [sl]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 80a2 	beq.w	8003b2c <_svfiprintf_r+0x1c8>
 80039e8:	2300      	movs	r3, #0
 80039ea:	f04f 32ff 	mov.w	r2, #4294967295
 80039ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039f2:	f10a 0a01 	add.w	sl, sl, #1
 80039f6:	9304      	str	r3, [sp, #16]
 80039f8:	9307      	str	r3, [sp, #28]
 80039fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039fe:	931a      	str	r3, [sp, #104]	; 0x68
 8003a00:	4654      	mov	r4, sl
 8003a02:	2205      	movs	r2, #5
 8003a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a08:	4851      	ldr	r0, [pc, #324]	; (8003b50 <_svfiprintf_r+0x1ec>)
 8003a0a:	f000 fa41 	bl	8003e90 <memchr>
 8003a0e:	9a04      	ldr	r2, [sp, #16]
 8003a10:	b9d8      	cbnz	r0, 8003a4a <_svfiprintf_r+0xe6>
 8003a12:	06d0      	lsls	r0, r2, #27
 8003a14:	bf44      	itt	mi
 8003a16:	2320      	movmi	r3, #32
 8003a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a1c:	0711      	lsls	r1, r2, #28
 8003a1e:	bf44      	itt	mi
 8003a20:	232b      	movmi	r3, #43	; 0x2b
 8003a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a26:	f89a 3000 	ldrb.w	r3, [sl]
 8003a2a:	2b2a      	cmp	r3, #42	; 0x2a
 8003a2c:	d015      	beq.n	8003a5a <_svfiprintf_r+0xf6>
 8003a2e:	4654      	mov	r4, sl
 8003a30:	2000      	movs	r0, #0
 8003a32:	f04f 0c0a 	mov.w	ip, #10
 8003a36:	9a07      	ldr	r2, [sp, #28]
 8003a38:	4621      	mov	r1, r4
 8003a3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a3e:	3b30      	subs	r3, #48	; 0x30
 8003a40:	2b09      	cmp	r3, #9
 8003a42:	d94e      	bls.n	8003ae2 <_svfiprintf_r+0x17e>
 8003a44:	b1b0      	cbz	r0, 8003a74 <_svfiprintf_r+0x110>
 8003a46:	9207      	str	r2, [sp, #28]
 8003a48:	e014      	b.n	8003a74 <_svfiprintf_r+0x110>
 8003a4a:	eba0 0308 	sub.w	r3, r0, r8
 8003a4e:	fa09 f303 	lsl.w	r3, r9, r3
 8003a52:	4313      	orrs	r3, r2
 8003a54:	46a2      	mov	sl, r4
 8003a56:	9304      	str	r3, [sp, #16]
 8003a58:	e7d2      	b.n	8003a00 <_svfiprintf_r+0x9c>
 8003a5a:	9b03      	ldr	r3, [sp, #12]
 8003a5c:	1d19      	adds	r1, r3, #4
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	9103      	str	r1, [sp, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bfbb      	ittet	lt
 8003a66:	425b      	neglt	r3, r3
 8003a68:	f042 0202 	orrlt.w	r2, r2, #2
 8003a6c:	9307      	strge	r3, [sp, #28]
 8003a6e:	9307      	strlt	r3, [sp, #28]
 8003a70:	bfb8      	it	lt
 8003a72:	9204      	strlt	r2, [sp, #16]
 8003a74:	7823      	ldrb	r3, [r4, #0]
 8003a76:	2b2e      	cmp	r3, #46	; 0x2e
 8003a78:	d10c      	bne.n	8003a94 <_svfiprintf_r+0x130>
 8003a7a:	7863      	ldrb	r3, [r4, #1]
 8003a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a7e:	d135      	bne.n	8003aec <_svfiprintf_r+0x188>
 8003a80:	9b03      	ldr	r3, [sp, #12]
 8003a82:	3402      	adds	r4, #2
 8003a84:	1d1a      	adds	r2, r3, #4
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	9203      	str	r2, [sp, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	bfb8      	it	lt
 8003a8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a92:	9305      	str	r3, [sp, #20]
 8003a94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003b60 <_svfiprintf_r+0x1fc>
 8003a98:	2203      	movs	r2, #3
 8003a9a:	4650      	mov	r0, sl
 8003a9c:	7821      	ldrb	r1, [r4, #0]
 8003a9e:	f000 f9f7 	bl	8003e90 <memchr>
 8003aa2:	b140      	cbz	r0, 8003ab6 <_svfiprintf_r+0x152>
 8003aa4:	2340      	movs	r3, #64	; 0x40
 8003aa6:	eba0 000a 	sub.w	r0, r0, sl
 8003aaa:	fa03 f000 	lsl.w	r0, r3, r0
 8003aae:	9b04      	ldr	r3, [sp, #16]
 8003ab0:	3401      	adds	r4, #1
 8003ab2:	4303      	orrs	r3, r0
 8003ab4:	9304      	str	r3, [sp, #16]
 8003ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aba:	2206      	movs	r2, #6
 8003abc:	4825      	ldr	r0, [pc, #148]	; (8003b54 <_svfiprintf_r+0x1f0>)
 8003abe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ac2:	f000 f9e5 	bl	8003e90 <memchr>
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d038      	beq.n	8003b3c <_svfiprintf_r+0x1d8>
 8003aca:	4b23      	ldr	r3, [pc, #140]	; (8003b58 <_svfiprintf_r+0x1f4>)
 8003acc:	bb1b      	cbnz	r3, 8003b16 <_svfiprintf_r+0x1b2>
 8003ace:	9b03      	ldr	r3, [sp, #12]
 8003ad0:	3307      	adds	r3, #7
 8003ad2:	f023 0307 	bic.w	r3, r3, #7
 8003ad6:	3308      	adds	r3, #8
 8003ad8:	9303      	str	r3, [sp, #12]
 8003ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003adc:	4433      	add	r3, r6
 8003ade:	9309      	str	r3, [sp, #36]	; 0x24
 8003ae0:	e767      	b.n	80039b2 <_svfiprintf_r+0x4e>
 8003ae2:	460c      	mov	r4, r1
 8003ae4:	2001      	movs	r0, #1
 8003ae6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003aea:	e7a5      	b.n	8003a38 <_svfiprintf_r+0xd4>
 8003aec:	2300      	movs	r3, #0
 8003aee:	f04f 0c0a 	mov.w	ip, #10
 8003af2:	4619      	mov	r1, r3
 8003af4:	3401      	adds	r4, #1
 8003af6:	9305      	str	r3, [sp, #20]
 8003af8:	4620      	mov	r0, r4
 8003afa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003afe:	3a30      	subs	r2, #48	; 0x30
 8003b00:	2a09      	cmp	r2, #9
 8003b02:	d903      	bls.n	8003b0c <_svfiprintf_r+0x1a8>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0c5      	beq.n	8003a94 <_svfiprintf_r+0x130>
 8003b08:	9105      	str	r1, [sp, #20]
 8003b0a:	e7c3      	b.n	8003a94 <_svfiprintf_r+0x130>
 8003b0c:	4604      	mov	r4, r0
 8003b0e:	2301      	movs	r3, #1
 8003b10:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b14:	e7f0      	b.n	8003af8 <_svfiprintf_r+0x194>
 8003b16:	ab03      	add	r3, sp, #12
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	462a      	mov	r2, r5
 8003b1c:	4638      	mov	r0, r7
 8003b1e:	4b0f      	ldr	r3, [pc, #60]	; (8003b5c <_svfiprintf_r+0x1f8>)
 8003b20:	a904      	add	r1, sp, #16
 8003b22:	f3af 8000 	nop.w
 8003b26:	1c42      	adds	r2, r0, #1
 8003b28:	4606      	mov	r6, r0
 8003b2a:	d1d6      	bne.n	8003ada <_svfiprintf_r+0x176>
 8003b2c:	89ab      	ldrh	r3, [r5, #12]
 8003b2e:	065b      	lsls	r3, r3, #25
 8003b30:	f53f af2c 	bmi.w	800398c <_svfiprintf_r+0x28>
 8003b34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b36:	b01d      	add	sp, #116	; 0x74
 8003b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b3c:	ab03      	add	r3, sp, #12
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	462a      	mov	r2, r5
 8003b42:	4638      	mov	r0, r7
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <_svfiprintf_r+0x1f8>)
 8003b46:	a904      	add	r1, sp, #16
 8003b48:	f000 f87c 	bl	8003c44 <_printf_i>
 8003b4c:	e7eb      	b.n	8003b26 <_svfiprintf_r+0x1c2>
 8003b4e:	bf00      	nop
 8003b50:	08004256 	.word	0x08004256
 8003b54:	08004260 	.word	0x08004260
 8003b58:	00000000 	.word	0x00000000
 8003b5c:	080038ad 	.word	0x080038ad
 8003b60:	0800425c 	.word	0x0800425c

08003b64 <_printf_common>:
 8003b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b68:	4616      	mov	r6, r2
 8003b6a:	4699      	mov	r9, r3
 8003b6c:	688a      	ldr	r2, [r1, #8]
 8003b6e:	690b      	ldr	r3, [r1, #16]
 8003b70:	4607      	mov	r7, r0
 8003b72:	4293      	cmp	r3, r2
 8003b74:	bfb8      	it	lt
 8003b76:	4613      	movlt	r3, r2
 8003b78:	6033      	str	r3, [r6, #0]
 8003b7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b7e:	460c      	mov	r4, r1
 8003b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b84:	b10a      	cbz	r2, 8003b8a <_printf_common+0x26>
 8003b86:	3301      	adds	r3, #1
 8003b88:	6033      	str	r3, [r6, #0]
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	0699      	lsls	r1, r3, #26
 8003b8e:	bf42      	ittt	mi
 8003b90:	6833      	ldrmi	r3, [r6, #0]
 8003b92:	3302      	addmi	r3, #2
 8003b94:	6033      	strmi	r3, [r6, #0]
 8003b96:	6825      	ldr	r5, [r4, #0]
 8003b98:	f015 0506 	ands.w	r5, r5, #6
 8003b9c:	d106      	bne.n	8003bac <_printf_common+0x48>
 8003b9e:	f104 0a19 	add.w	sl, r4, #25
 8003ba2:	68e3      	ldr	r3, [r4, #12]
 8003ba4:	6832      	ldr	r2, [r6, #0]
 8003ba6:	1a9b      	subs	r3, r3, r2
 8003ba8:	42ab      	cmp	r3, r5
 8003baa:	dc28      	bgt.n	8003bfe <_printf_common+0x9a>
 8003bac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003bb0:	1e13      	subs	r3, r2, #0
 8003bb2:	6822      	ldr	r2, [r4, #0]
 8003bb4:	bf18      	it	ne
 8003bb6:	2301      	movne	r3, #1
 8003bb8:	0692      	lsls	r2, r2, #26
 8003bba:	d42d      	bmi.n	8003c18 <_printf_common+0xb4>
 8003bbc:	4649      	mov	r1, r9
 8003bbe:	4638      	mov	r0, r7
 8003bc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bc4:	47c0      	blx	r8
 8003bc6:	3001      	adds	r0, #1
 8003bc8:	d020      	beq.n	8003c0c <_printf_common+0xa8>
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	68e5      	ldr	r5, [r4, #12]
 8003bce:	f003 0306 	and.w	r3, r3, #6
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	bf18      	it	ne
 8003bd6:	2500      	movne	r5, #0
 8003bd8:	6832      	ldr	r2, [r6, #0]
 8003bda:	f04f 0600 	mov.w	r6, #0
 8003bde:	68a3      	ldr	r3, [r4, #8]
 8003be0:	bf08      	it	eq
 8003be2:	1aad      	subeq	r5, r5, r2
 8003be4:	6922      	ldr	r2, [r4, #16]
 8003be6:	bf08      	it	eq
 8003be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bec:	4293      	cmp	r3, r2
 8003bee:	bfc4      	itt	gt
 8003bf0:	1a9b      	subgt	r3, r3, r2
 8003bf2:	18ed      	addgt	r5, r5, r3
 8003bf4:	341a      	adds	r4, #26
 8003bf6:	42b5      	cmp	r5, r6
 8003bf8:	d11a      	bne.n	8003c30 <_printf_common+0xcc>
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	e008      	b.n	8003c10 <_printf_common+0xac>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	4652      	mov	r2, sl
 8003c02:	4649      	mov	r1, r9
 8003c04:	4638      	mov	r0, r7
 8003c06:	47c0      	blx	r8
 8003c08:	3001      	adds	r0, #1
 8003c0a:	d103      	bne.n	8003c14 <_printf_common+0xb0>
 8003c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c14:	3501      	adds	r5, #1
 8003c16:	e7c4      	b.n	8003ba2 <_printf_common+0x3e>
 8003c18:	2030      	movs	r0, #48	; 0x30
 8003c1a:	18e1      	adds	r1, r4, r3
 8003c1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c26:	4422      	add	r2, r4
 8003c28:	3302      	adds	r3, #2
 8003c2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c2e:	e7c5      	b.n	8003bbc <_printf_common+0x58>
 8003c30:	2301      	movs	r3, #1
 8003c32:	4622      	mov	r2, r4
 8003c34:	4649      	mov	r1, r9
 8003c36:	4638      	mov	r0, r7
 8003c38:	47c0      	blx	r8
 8003c3a:	3001      	adds	r0, #1
 8003c3c:	d0e6      	beq.n	8003c0c <_printf_common+0xa8>
 8003c3e:	3601      	adds	r6, #1
 8003c40:	e7d9      	b.n	8003bf6 <_printf_common+0x92>
	...

08003c44 <_printf_i>:
 8003c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c48:	460c      	mov	r4, r1
 8003c4a:	7e27      	ldrb	r7, [r4, #24]
 8003c4c:	4691      	mov	r9, r2
 8003c4e:	2f78      	cmp	r7, #120	; 0x78
 8003c50:	4680      	mov	r8, r0
 8003c52:	469a      	mov	sl, r3
 8003c54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c5a:	d807      	bhi.n	8003c6c <_printf_i+0x28>
 8003c5c:	2f62      	cmp	r7, #98	; 0x62
 8003c5e:	d80a      	bhi.n	8003c76 <_printf_i+0x32>
 8003c60:	2f00      	cmp	r7, #0
 8003c62:	f000 80d9 	beq.w	8003e18 <_printf_i+0x1d4>
 8003c66:	2f58      	cmp	r7, #88	; 0x58
 8003c68:	f000 80a4 	beq.w	8003db4 <_printf_i+0x170>
 8003c6c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c74:	e03a      	b.n	8003cec <_printf_i+0xa8>
 8003c76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c7a:	2b15      	cmp	r3, #21
 8003c7c:	d8f6      	bhi.n	8003c6c <_printf_i+0x28>
 8003c7e:	a001      	add	r0, pc, #4	; (adr r0, 8003c84 <_printf_i+0x40>)
 8003c80:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c84:	08003cdd 	.word	0x08003cdd
 8003c88:	08003cf1 	.word	0x08003cf1
 8003c8c:	08003c6d 	.word	0x08003c6d
 8003c90:	08003c6d 	.word	0x08003c6d
 8003c94:	08003c6d 	.word	0x08003c6d
 8003c98:	08003c6d 	.word	0x08003c6d
 8003c9c:	08003cf1 	.word	0x08003cf1
 8003ca0:	08003c6d 	.word	0x08003c6d
 8003ca4:	08003c6d 	.word	0x08003c6d
 8003ca8:	08003c6d 	.word	0x08003c6d
 8003cac:	08003c6d 	.word	0x08003c6d
 8003cb0:	08003dff 	.word	0x08003dff
 8003cb4:	08003d21 	.word	0x08003d21
 8003cb8:	08003de1 	.word	0x08003de1
 8003cbc:	08003c6d 	.word	0x08003c6d
 8003cc0:	08003c6d 	.word	0x08003c6d
 8003cc4:	08003e21 	.word	0x08003e21
 8003cc8:	08003c6d 	.word	0x08003c6d
 8003ccc:	08003d21 	.word	0x08003d21
 8003cd0:	08003c6d 	.word	0x08003c6d
 8003cd4:	08003c6d 	.word	0x08003c6d
 8003cd8:	08003de9 	.word	0x08003de9
 8003cdc:	680b      	ldr	r3, [r1, #0]
 8003cde:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ce2:	1d1a      	adds	r2, r3, #4
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	600a      	str	r2, [r1, #0]
 8003ce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0a4      	b.n	8003e3a <_printf_i+0x1f6>
 8003cf0:	6825      	ldr	r5, [r4, #0]
 8003cf2:	6808      	ldr	r0, [r1, #0]
 8003cf4:	062e      	lsls	r6, r5, #24
 8003cf6:	f100 0304 	add.w	r3, r0, #4
 8003cfa:	d50a      	bpl.n	8003d12 <_printf_i+0xce>
 8003cfc:	6805      	ldr	r5, [r0, #0]
 8003cfe:	600b      	str	r3, [r1, #0]
 8003d00:	2d00      	cmp	r5, #0
 8003d02:	da03      	bge.n	8003d0c <_printf_i+0xc8>
 8003d04:	232d      	movs	r3, #45	; 0x2d
 8003d06:	426d      	negs	r5, r5
 8003d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d0c:	230a      	movs	r3, #10
 8003d0e:	485e      	ldr	r0, [pc, #376]	; (8003e88 <_printf_i+0x244>)
 8003d10:	e019      	b.n	8003d46 <_printf_i+0x102>
 8003d12:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003d16:	6805      	ldr	r5, [r0, #0]
 8003d18:	600b      	str	r3, [r1, #0]
 8003d1a:	bf18      	it	ne
 8003d1c:	b22d      	sxthne	r5, r5
 8003d1e:	e7ef      	b.n	8003d00 <_printf_i+0xbc>
 8003d20:	680b      	ldr	r3, [r1, #0]
 8003d22:	6825      	ldr	r5, [r4, #0]
 8003d24:	1d18      	adds	r0, r3, #4
 8003d26:	6008      	str	r0, [r1, #0]
 8003d28:	0628      	lsls	r0, r5, #24
 8003d2a:	d501      	bpl.n	8003d30 <_printf_i+0xec>
 8003d2c:	681d      	ldr	r5, [r3, #0]
 8003d2e:	e002      	b.n	8003d36 <_printf_i+0xf2>
 8003d30:	0669      	lsls	r1, r5, #25
 8003d32:	d5fb      	bpl.n	8003d2c <_printf_i+0xe8>
 8003d34:	881d      	ldrh	r5, [r3, #0]
 8003d36:	2f6f      	cmp	r7, #111	; 0x6f
 8003d38:	bf0c      	ite	eq
 8003d3a:	2308      	moveq	r3, #8
 8003d3c:	230a      	movne	r3, #10
 8003d3e:	4852      	ldr	r0, [pc, #328]	; (8003e88 <_printf_i+0x244>)
 8003d40:	2100      	movs	r1, #0
 8003d42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d46:	6866      	ldr	r6, [r4, #4]
 8003d48:	2e00      	cmp	r6, #0
 8003d4a:	bfa8      	it	ge
 8003d4c:	6821      	ldrge	r1, [r4, #0]
 8003d4e:	60a6      	str	r6, [r4, #8]
 8003d50:	bfa4      	itt	ge
 8003d52:	f021 0104 	bicge.w	r1, r1, #4
 8003d56:	6021      	strge	r1, [r4, #0]
 8003d58:	b90d      	cbnz	r5, 8003d5e <_printf_i+0x11a>
 8003d5a:	2e00      	cmp	r6, #0
 8003d5c:	d04d      	beq.n	8003dfa <_printf_i+0x1b6>
 8003d5e:	4616      	mov	r6, r2
 8003d60:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d64:	fb03 5711 	mls	r7, r3, r1, r5
 8003d68:	5dc7      	ldrb	r7, [r0, r7]
 8003d6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d6e:	462f      	mov	r7, r5
 8003d70:	42bb      	cmp	r3, r7
 8003d72:	460d      	mov	r5, r1
 8003d74:	d9f4      	bls.n	8003d60 <_printf_i+0x11c>
 8003d76:	2b08      	cmp	r3, #8
 8003d78:	d10b      	bne.n	8003d92 <_printf_i+0x14e>
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	07df      	lsls	r7, r3, #31
 8003d7e:	d508      	bpl.n	8003d92 <_printf_i+0x14e>
 8003d80:	6923      	ldr	r3, [r4, #16]
 8003d82:	6861      	ldr	r1, [r4, #4]
 8003d84:	4299      	cmp	r1, r3
 8003d86:	bfde      	ittt	le
 8003d88:	2330      	movle	r3, #48	; 0x30
 8003d8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d92:	1b92      	subs	r2, r2, r6
 8003d94:	6122      	str	r2, [r4, #16]
 8003d96:	464b      	mov	r3, r9
 8003d98:	4621      	mov	r1, r4
 8003d9a:	4640      	mov	r0, r8
 8003d9c:	f8cd a000 	str.w	sl, [sp]
 8003da0:	aa03      	add	r2, sp, #12
 8003da2:	f7ff fedf 	bl	8003b64 <_printf_common>
 8003da6:	3001      	adds	r0, #1
 8003da8:	d14c      	bne.n	8003e44 <_printf_i+0x200>
 8003daa:	f04f 30ff 	mov.w	r0, #4294967295
 8003dae:	b004      	add	sp, #16
 8003db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003db4:	4834      	ldr	r0, [pc, #208]	; (8003e88 <_printf_i+0x244>)
 8003db6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003dba:	680e      	ldr	r6, [r1, #0]
 8003dbc:	6823      	ldr	r3, [r4, #0]
 8003dbe:	f856 5b04 	ldr.w	r5, [r6], #4
 8003dc2:	061f      	lsls	r7, r3, #24
 8003dc4:	600e      	str	r6, [r1, #0]
 8003dc6:	d514      	bpl.n	8003df2 <_printf_i+0x1ae>
 8003dc8:	07d9      	lsls	r1, r3, #31
 8003dca:	bf44      	itt	mi
 8003dcc:	f043 0320 	orrmi.w	r3, r3, #32
 8003dd0:	6023      	strmi	r3, [r4, #0]
 8003dd2:	b91d      	cbnz	r5, 8003ddc <_printf_i+0x198>
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	f023 0320 	bic.w	r3, r3, #32
 8003dda:	6023      	str	r3, [r4, #0]
 8003ddc:	2310      	movs	r3, #16
 8003dde:	e7af      	b.n	8003d40 <_printf_i+0xfc>
 8003de0:	6823      	ldr	r3, [r4, #0]
 8003de2:	f043 0320 	orr.w	r3, r3, #32
 8003de6:	6023      	str	r3, [r4, #0]
 8003de8:	2378      	movs	r3, #120	; 0x78
 8003dea:	4828      	ldr	r0, [pc, #160]	; (8003e8c <_printf_i+0x248>)
 8003dec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003df0:	e7e3      	b.n	8003dba <_printf_i+0x176>
 8003df2:	065e      	lsls	r6, r3, #25
 8003df4:	bf48      	it	mi
 8003df6:	b2ad      	uxthmi	r5, r5
 8003df8:	e7e6      	b.n	8003dc8 <_printf_i+0x184>
 8003dfa:	4616      	mov	r6, r2
 8003dfc:	e7bb      	b.n	8003d76 <_printf_i+0x132>
 8003dfe:	680b      	ldr	r3, [r1, #0]
 8003e00:	6826      	ldr	r6, [r4, #0]
 8003e02:	1d1d      	adds	r5, r3, #4
 8003e04:	6960      	ldr	r0, [r4, #20]
 8003e06:	600d      	str	r5, [r1, #0]
 8003e08:	0635      	lsls	r5, r6, #24
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	d501      	bpl.n	8003e12 <_printf_i+0x1ce>
 8003e0e:	6018      	str	r0, [r3, #0]
 8003e10:	e002      	b.n	8003e18 <_printf_i+0x1d4>
 8003e12:	0671      	lsls	r1, r6, #25
 8003e14:	d5fb      	bpl.n	8003e0e <_printf_i+0x1ca>
 8003e16:	8018      	strh	r0, [r3, #0]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	4616      	mov	r6, r2
 8003e1c:	6123      	str	r3, [r4, #16]
 8003e1e:	e7ba      	b.n	8003d96 <_printf_i+0x152>
 8003e20:	680b      	ldr	r3, [r1, #0]
 8003e22:	1d1a      	adds	r2, r3, #4
 8003e24:	600a      	str	r2, [r1, #0]
 8003e26:	681e      	ldr	r6, [r3, #0]
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	6862      	ldr	r2, [r4, #4]
 8003e2e:	f000 f82f 	bl	8003e90 <memchr>
 8003e32:	b108      	cbz	r0, 8003e38 <_printf_i+0x1f4>
 8003e34:	1b80      	subs	r0, r0, r6
 8003e36:	6060      	str	r0, [r4, #4]
 8003e38:	6863      	ldr	r3, [r4, #4]
 8003e3a:	6123      	str	r3, [r4, #16]
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e42:	e7a8      	b.n	8003d96 <_printf_i+0x152>
 8003e44:	4632      	mov	r2, r6
 8003e46:	4649      	mov	r1, r9
 8003e48:	4640      	mov	r0, r8
 8003e4a:	6923      	ldr	r3, [r4, #16]
 8003e4c:	47d0      	blx	sl
 8003e4e:	3001      	adds	r0, #1
 8003e50:	d0ab      	beq.n	8003daa <_printf_i+0x166>
 8003e52:	6823      	ldr	r3, [r4, #0]
 8003e54:	079b      	lsls	r3, r3, #30
 8003e56:	d413      	bmi.n	8003e80 <_printf_i+0x23c>
 8003e58:	68e0      	ldr	r0, [r4, #12]
 8003e5a:	9b03      	ldr	r3, [sp, #12]
 8003e5c:	4298      	cmp	r0, r3
 8003e5e:	bfb8      	it	lt
 8003e60:	4618      	movlt	r0, r3
 8003e62:	e7a4      	b.n	8003dae <_printf_i+0x16a>
 8003e64:	2301      	movs	r3, #1
 8003e66:	4632      	mov	r2, r6
 8003e68:	4649      	mov	r1, r9
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	47d0      	blx	sl
 8003e6e:	3001      	adds	r0, #1
 8003e70:	d09b      	beq.n	8003daa <_printf_i+0x166>
 8003e72:	3501      	adds	r5, #1
 8003e74:	68e3      	ldr	r3, [r4, #12]
 8003e76:	9903      	ldr	r1, [sp, #12]
 8003e78:	1a5b      	subs	r3, r3, r1
 8003e7a:	42ab      	cmp	r3, r5
 8003e7c:	dcf2      	bgt.n	8003e64 <_printf_i+0x220>
 8003e7e:	e7eb      	b.n	8003e58 <_printf_i+0x214>
 8003e80:	2500      	movs	r5, #0
 8003e82:	f104 0619 	add.w	r6, r4, #25
 8003e86:	e7f5      	b.n	8003e74 <_printf_i+0x230>
 8003e88:	08004267 	.word	0x08004267
 8003e8c:	08004278 	.word	0x08004278

08003e90 <memchr>:
 8003e90:	4603      	mov	r3, r0
 8003e92:	b510      	push	{r4, lr}
 8003e94:	b2c9      	uxtb	r1, r1
 8003e96:	4402      	add	r2, r0
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	d101      	bne.n	8003ea2 <memchr+0x12>
 8003e9e:	2000      	movs	r0, #0
 8003ea0:	e003      	b.n	8003eaa <memchr+0x1a>
 8003ea2:	7804      	ldrb	r4, [r0, #0]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	428c      	cmp	r4, r1
 8003ea8:	d1f6      	bne.n	8003e98 <memchr+0x8>
 8003eaa:	bd10      	pop	{r4, pc}

08003eac <memcpy>:
 8003eac:	440a      	add	r2, r1
 8003eae:	4291      	cmp	r1, r2
 8003eb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003eb4:	d100      	bne.n	8003eb8 <memcpy+0xc>
 8003eb6:	4770      	bx	lr
 8003eb8:	b510      	push	{r4, lr}
 8003eba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ebe:	4291      	cmp	r1, r2
 8003ec0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ec4:	d1f9      	bne.n	8003eba <memcpy+0xe>
 8003ec6:	bd10      	pop	{r4, pc}

08003ec8 <memmove>:
 8003ec8:	4288      	cmp	r0, r1
 8003eca:	b510      	push	{r4, lr}
 8003ecc:	eb01 0402 	add.w	r4, r1, r2
 8003ed0:	d902      	bls.n	8003ed8 <memmove+0x10>
 8003ed2:	4284      	cmp	r4, r0
 8003ed4:	4623      	mov	r3, r4
 8003ed6:	d807      	bhi.n	8003ee8 <memmove+0x20>
 8003ed8:	1e43      	subs	r3, r0, #1
 8003eda:	42a1      	cmp	r1, r4
 8003edc:	d008      	beq.n	8003ef0 <memmove+0x28>
 8003ede:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ee2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ee6:	e7f8      	b.n	8003eda <memmove+0x12>
 8003ee8:	4601      	mov	r1, r0
 8003eea:	4402      	add	r2, r0
 8003eec:	428a      	cmp	r2, r1
 8003eee:	d100      	bne.n	8003ef2 <memmove+0x2a>
 8003ef0:	bd10      	pop	{r4, pc}
 8003ef2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ef6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003efa:	e7f7      	b.n	8003eec <memmove+0x24>

08003efc <_free_r>:
 8003efc:	b538      	push	{r3, r4, r5, lr}
 8003efe:	4605      	mov	r5, r0
 8003f00:	2900      	cmp	r1, #0
 8003f02:	d043      	beq.n	8003f8c <_free_r+0x90>
 8003f04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f08:	1f0c      	subs	r4, r1, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	bfb8      	it	lt
 8003f0e:	18e4      	addlt	r4, r4, r3
 8003f10:	f000 f8d0 	bl	80040b4 <__malloc_lock>
 8003f14:	4a1e      	ldr	r2, [pc, #120]	; (8003f90 <_free_r+0x94>)
 8003f16:	6813      	ldr	r3, [r2, #0]
 8003f18:	4610      	mov	r0, r2
 8003f1a:	b933      	cbnz	r3, 8003f2a <_free_r+0x2e>
 8003f1c:	6063      	str	r3, [r4, #4]
 8003f1e:	6014      	str	r4, [r2, #0]
 8003f20:	4628      	mov	r0, r5
 8003f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f26:	f000 b8cb 	b.w	80040c0 <__malloc_unlock>
 8003f2a:	42a3      	cmp	r3, r4
 8003f2c:	d90a      	bls.n	8003f44 <_free_r+0x48>
 8003f2e:	6821      	ldr	r1, [r4, #0]
 8003f30:	1862      	adds	r2, r4, r1
 8003f32:	4293      	cmp	r3, r2
 8003f34:	bf01      	itttt	eq
 8003f36:	681a      	ldreq	r2, [r3, #0]
 8003f38:	685b      	ldreq	r3, [r3, #4]
 8003f3a:	1852      	addeq	r2, r2, r1
 8003f3c:	6022      	streq	r2, [r4, #0]
 8003f3e:	6063      	str	r3, [r4, #4]
 8003f40:	6004      	str	r4, [r0, #0]
 8003f42:	e7ed      	b.n	8003f20 <_free_r+0x24>
 8003f44:	461a      	mov	r2, r3
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	b10b      	cbz	r3, 8003f4e <_free_r+0x52>
 8003f4a:	42a3      	cmp	r3, r4
 8003f4c:	d9fa      	bls.n	8003f44 <_free_r+0x48>
 8003f4e:	6811      	ldr	r1, [r2, #0]
 8003f50:	1850      	adds	r0, r2, r1
 8003f52:	42a0      	cmp	r0, r4
 8003f54:	d10b      	bne.n	8003f6e <_free_r+0x72>
 8003f56:	6820      	ldr	r0, [r4, #0]
 8003f58:	4401      	add	r1, r0
 8003f5a:	1850      	adds	r0, r2, r1
 8003f5c:	4283      	cmp	r3, r0
 8003f5e:	6011      	str	r1, [r2, #0]
 8003f60:	d1de      	bne.n	8003f20 <_free_r+0x24>
 8003f62:	6818      	ldr	r0, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	4401      	add	r1, r0
 8003f68:	6011      	str	r1, [r2, #0]
 8003f6a:	6053      	str	r3, [r2, #4]
 8003f6c:	e7d8      	b.n	8003f20 <_free_r+0x24>
 8003f6e:	d902      	bls.n	8003f76 <_free_r+0x7a>
 8003f70:	230c      	movs	r3, #12
 8003f72:	602b      	str	r3, [r5, #0]
 8003f74:	e7d4      	b.n	8003f20 <_free_r+0x24>
 8003f76:	6820      	ldr	r0, [r4, #0]
 8003f78:	1821      	adds	r1, r4, r0
 8003f7a:	428b      	cmp	r3, r1
 8003f7c:	bf01      	itttt	eq
 8003f7e:	6819      	ldreq	r1, [r3, #0]
 8003f80:	685b      	ldreq	r3, [r3, #4]
 8003f82:	1809      	addeq	r1, r1, r0
 8003f84:	6021      	streq	r1, [r4, #0]
 8003f86:	6063      	str	r3, [r4, #4]
 8003f88:	6054      	str	r4, [r2, #4]
 8003f8a:	e7c9      	b.n	8003f20 <_free_r+0x24>
 8003f8c:	bd38      	pop	{r3, r4, r5, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000128 	.word	0x20000128

08003f94 <_malloc_r>:
 8003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f96:	1ccd      	adds	r5, r1, #3
 8003f98:	f025 0503 	bic.w	r5, r5, #3
 8003f9c:	3508      	adds	r5, #8
 8003f9e:	2d0c      	cmp	r5, #12
 8003fa0:	bf38      	it	cc
 8003fa2:	250c      	movcc	r5, #12
 8003fa4:	2d00      	cmp	r5, #0
 8003fa6:	4606      	mov	r6, r0
 8003fa8:	db01      	blt.n	8003fae <_malloc_r+0x1a>
 8003faa:	42a9      	cmp	r1, r5
 8003fac:	d903      	bls.n	8003fb6 <_malloc_r+0x22>
 8003fae:	230c      	movs	r3, #12
 8003fb0:	6033      	str	r3, [r6, #0]
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb6:	f000 f87d 	bl	80040b4 <__malloc_lock>
 8003fba:	4921      	ldr	r1, [pc, #132]	; (8004040 <_malloc_r+0xac>)
 8003fbc:	680a      	ldr	r2, [r1, #0]
 8003fbe:	4614      	mov	r4, r2
 8003fc0:	b99c      	cbnz	r4, 8003fea <_malloc_r+0x56>
 8003fc2:	4f20      	ldr	r7, [pc, #128]	; (8004044 <_malloc_r+0xb0>)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	b923      	cbnz	r3, 8003fd2 <_malloc_r+0x3e>
 8003fc8:	4621      	mov	r1, r4
 8003fca:	4630      	mov	r0, r6
 8003fcc:	f000 f862 	bl	8004094 <_sbrk_r>
 8003fd0:	6038      	str	r0, [r7, #0]
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f000 f85d 	bl	8004094 <_sbrk_r>
 8003fda:	1c43      	adds	r3, r0, #1
 8003fdc:	d123      	bne.n	8004026 <_malloc_r+0x92>
 8003fde:	230c      	movs	r3, #12
 8003fe0:	4630      	mov	r0, r6
 8003fe2:	6033      	str	r3, [r6, #0]
 8003fe4:	f000 f86c 	bl	80040c0 <__malloc_unlock>
 8003fe8:	e7e3      	b.n	8003fb2 <_malloc_r+0x1e>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	1b5b      	subs	r3, r3, r5
 8003fee:	d417      	bmi.n	8004020 <_malloc_r+0x8c>
 8003ff0:	2b0b      	cmp	r3, #11
 8003ff2:	d903      	bls.n	8003ffc <_malloc_r+0x68>
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	441c      	add	r4, r3
 8003ff8:	6025      	str	r5, [r4, #0]
 8003ffa:	e004      	b.n	8004006 <_malloc_r+0x72>
 8003ffc:	6863      	ldr	r3, [r4, #4]
 8003ffe:	42a2      	cmp	r2, r4
 8004000:	bf0c      	ite	eq
 8004002:	600b      	streq	r3, [r1, #0]
 8004004:	6053      	strne	r3, [r2, #4]
 8004006:	4630      	mov	r0, r6
 8004008:	f000 f85a 	bl	80040c0 <__malloc_unlock>
 800400c:	f104 000b 	add.w	r0, r4, #11
 8004010:	1d23      	adds	r3, r4, #4
 8004012:	f020 0007 	bic.w	r0, r0, #7
 8004016:	1ac2      	subs	r2, r0, r3
 8004018:	d0cc      	beq.n	8003fb4 <_malloc_r+0x20>
 800401a:	1a1b      	subs	r3, r3, r0
 800401c:	50a3      	str	r3, [r4, r2]
 800401e:	e7c9      	b.n	8003fb4 <_malloc_r+0x20>
 8004020:	4622      	mov	r2, r4
 8004022:	6864      	ldr	r4, [r4, #4]
 8004024:	e7cc      	b.n	8003fc0 <_malloc_r+0x2c>
 8004026:	1cc4      	adds	r4, r0, #3
 8004028:	f024 0403 	bic.w	r4, r4, #3
 800402c:	42a0      	cmp	r0, r4
 800402e:	d0e3      	beq.n	8003ff8 <_malloc_r+0x64>
 8004030:	1a21      	subs	r1, r4, r0
 8004032:	4630      	mov	r0, r6
 8004034:	f000 f82e 	bl	8004094 <_sbrk_r>
 8004038:	3001      	adds	r0, #1
 800403a:	d1dd      	bne.n	8003ff8 <_malloc_r+0x64>
 800403c:	e7cf      	b.n	8003fde <_malloc_r+0x4a>
 800403e:	bf00      	nop
 8004040:	20000128 	.word	0x20000128
 8004044:	2000012c 	.word	0x2000012c

08004048 <_realloc_r>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	4607      	mov	r7, r0
 800404c:	4614      	mov	r4, r2
 800404e:	460e      	mov	r6, r1
 8004050:	b921      	cbnz	r1, 800405c <_realloc_r+0x14>
 8004052:	4611      	mov	r1, r2
 8004054:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004058:	f7ff bf9c 	b.w	8003f94 <_malloc_r>
 800405c:	b922      	cbnz	r2, 8004068 <_realloc_r+0x20>
 800405e:	f7ff ff4d 	bl	8003efc <_free_r>
 8004062:	4625      	mov	r5, r4
 8004064:	4628      	mov	r0, r5
 8004066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004068:	f000 f830 	bl	80040cc <_malloc_usable_size_r>
 800406c:	42a0      	cmp	r0, r4
 800406e:	d20f      	bcs.n	8004090 <_realloc_r+0x48>
 8004070:	4621      	mov	r1, r4
 8004072:	4638      	mov	r0, r7
 8004074:	f7ff ff8e 	bl	8003f94 <_malloc_r>
 8004078:	4605      	mov	r5, r0
 800407a:	2800      	cmp	r0, #0
 800407c:	d0f2      	beq.n	8004064 <_realloc_r+0x1c>
 800407e:	4631      	mov	r1, r6
 8004080:	4622      	mov	r2, r4
 8004082:	f7ff ff13 	bl	8003eac <memcpy>
 8004086:	4631      	mov	r1, r6
 8004088:	4638      	mov	r0, r7
 800408a:	f7ff ff37 	bl	8003efc <_free_r>
 800408e:	e7e9      	b.n	8004064 <_realloc_r+0x1c>
 8004090:	4635      	mov	r5, r6
 8004092:	e7e7      	b.n	8004064 <_realloc_r+0x1c>

08004094 <_sbrk_r>:
 8004094:	b538      	push	{r3, r4, r5, lr}
 8004096:	2300      	movs	r3, #0
 8004098:	4d05      	ldr	r5, [pc, #20]	; (80040b0 <_sbrk_r+0x1c>)
 800409a:	4604      	mov	r4, r0
 800409c:	4608      	mov	r0, r1
 800409e:	602b      	str	r3, [r5, #0]
 80040a0:	f7fd fa3a 	bl	8001518 <_sbrk>
 80040a4:	1c43      	adds	r3, r0, #1
 80040a6:	d102      	bne.n	80040ae <_sbrk_r+0x1a>
 80040a8:	682b      	ldr	r3, [r5, #0]
 80040aa:	b103      	cbz	r3, 80040ae <_sbrk_r+0x1a>
 80040ac:	6023      	str	r3, [r4, #0]
 80040ae:	bd38      	pop	{r3, r4, r5, pc}
 80040b0:	200001d0 	.word	0x200001d0

080040b4 <__malloc_lock>:
 80040b4:	4801      	ldr	r0, [pc, #4]	; (80040bc <__malloc_lock+0x8>)
 80040b6:	f000 b811 	b.w	80040dc <__retarget_lock_acquire_recursive>
 80040ba:	bf00      	nop
 80040bc:	200001d8 	.word	0x200001d8

080040c0 <__malloc_unlock>:
 80040c0:	4801      	ldr	r0, [pc, #4]	; (80040c8 <__malloc_unlock+0x8>)
 80040c2:	f000 b80c 	b.w	80040de <__retarget_lock_release_recursive>
 80040c6:	bf00      	nop
 80040c8:	200001d8 	.word	0x200001d8

080040cc <_malloc_usable_size_r>:
 80040cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040d0:	1f18      	subs	r0, r3, #4
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	bfbc      	itt	lt
 80040d6:	580b      	ldrlt	r3, [r1, r0]
 80040d8:	18c0      	addlt	r0, r0, r3
 80040da:	4770      	bx	lr

080040dc <__retarget_lock_acquire_recursive>:
 80040dc:	4770      	bx	lr

080040de <__retarget_lock_release_recursive>:
 80040de:	4770      	bx	lr

080040e0 <_init>:
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	bf00      	nop
 80040e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040e6:	bc08      	pop	{r3}
 80040e8:	469e      	mov	lr, r3
 80040ea:	4770      	bx	lr

080040ec <_fini>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr
