/*
 * Device Tree include file for Armada 385 based Linksys boards
 * ( Rango ) 
 *
 * Copyright (C) 2015 Imre Kaloz <kaloz@openwrt.org>
 *
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This file is licensed under the terms of the GNU General Public
 *     License version 2.  This program is licensed "as is" without
 *     any warranty of any kind, whether express or implied.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "armada-385-linksys.dtsi"

/ {
	model = "Linksys boards based on Armada 385";
	compatible = "linksys,rango", "linksys,armada385", "marvell,armada385",
		     "marvell,armada380";
	
	
	soc {

		internal-regs {
			flash@d0000 {
				status = "okay";
				num-cs = <1>;
				marvell,nand-keep-config;
				marvell,nand-enable-arbiter;
				nand-on-flash-bbt;

				partition@0 {
					label = "u-boot";
					reg = <0x0000000 0x200000>;  /* 2MB */
					read-only;
				};

				partition@200000 {
					label = "u_env";
					reg = <0x200000 0x20000>;    /* 128KB */
				};

				partition@220000 {
					label = "s_env";
					reg = <0x220000 0x40000>;    /* 256KB */
				};

				partition@7e0000 {
					label = "devinfo";
					reg = <0x7e0000 0x40000>;   /* 256KB */
					read-only;
				};

				partition@820000 {
					label = "sysdiag";
					reg = <0x820000 0x1e0000>;   /* 1920KB */
					read-only;
				};

				/* kernel1 overlaps with rootfs1 by design */
				partition@a00000 {
					label = "kernel1";
					reg = <0xa00000 0x5000000>;  /* 80MB */
				};

				partition@1000000 {
					label = "rootfs1";
					reg = <0x1000000 0x4a00000>;  /* 74MB */
				};

				/* kernel2 overlaps with rootfs2 by design */
				partition@5a00000 {
					label = "kernel2";
					reg = <0x5a00000 0x5000000>; /* 80MB */
				};

				partition@6000000 {
					label = "rootfs2";
					reg = <0x6000000 0x4a00000>; /* 74MB */
				};

				/*
				 * 86MB, last MB is for the BBT, not writable
				 */
				partition@aa00000 {
					label = "syscfg";
					reg = <0xaa00000 0x5600000>;
				};

				/*
				 * Unused area between "s_env" and "devinfo".
				 * Moved here because otherwise the renumbered
				 * partitions would break the bootloader
				 * supplied bootargs
				 */
				partition@180000 {
					label = "unused_area";
					reg = <0x260000 0x5c0000>;   /* 5.75MB */
				};
				
				
				
			};
			
			sdhci@d8000 {
				pinctrl-names = "default";
				pinctrl-0 = <&sdhci_pins>;
				no-1-8-v;
				broken-cd;
				wp-inverted;
				bus-width = <8>;
				status = "okay";
			};
		};
		
		bm-bppi {
			status = "okay";
		};

		pcie-controller {
			status = "okay";

			pcie@1,0 {
				/* Marvell 88W8964, 5GHz-only */
				status = "okay";

				mwlwifi {
					marvell,2ghz = <0>;
					marvell,chainmask = <4 4>;
				};

			};

			pcie@2,0 {
				/* Marvell 88W8964, 2GHz-only */
				status = "okay";

				mwlwifi {
					marvell,5ghz = <0>;
					marvell,chainmask = <4 4>;
				};

			};
			
		};
		
	};
	
	reg_xhci0_vbus: xhci0-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&xhci0_vbus_pins>;
		regulator-name = "xhci0-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&gpio1 15 GPIO_ACTIVE_HIGH>;
	};
	
	mvsw61xx {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "marvell,88e6352";
		status = "okay";
		reg = <0x10>;

		mii-bus = <&mdio>;
		cpu-port-0 = <5>;
		cpu-port-1 = <6>;
	};
	
};

&pinctrl {
	sata_led_pin: sata-led-pin {
		marvell,pins = "mpp21";
		marvell,function = "gpio";
	};

	wlan_2g_led_pin: wlan-2g-led-pin {
		marvell,pins = "mpp45";
		marvell,function = "gpio";
	};

	wlan_5g_led_pin: wlan-5g-led-pin {
		marvell,pins = "mpp46";
		marvell,function = "gpio";
	};

	xhci0_vbus_pins: xhci0-vbus-pins {
		marvell,pins = "mpp47";
		marvell,function = "gpio";
	};

	power_led_pin: power-led-pin {
		marvell,pins = "mpp56";
		marvell,function = "gpio";
	};
};

	