<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › stv0900_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>stv0900_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * stv0900_reg.h</span>
<span class="cm"> *</span>
<span class="cm"> * Driver for ST STV0900 satellite demodulator IC.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) ST Microelectronics.</span>
<span class="cm"> * Copyright (C) 2009 NetUP Inc.</span>
<span class="cm"> * Copyright (C) 2009 Igor M. Liplianin &lt;liplianin@netup.ru&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> *</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef STV0900_REG_H</span>
<span class="cp">#define STV0900_REG_H</span>

<span class="k">extern</span> <span class="n">s32</span> <span class="n">shiftx</span><span class="p">(</span><span class="n">s32</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">demod</span><span class="p">,</span> <span class="n">s32</span> <span class="n">shift</span><span class="p">);</span>

<span class="cp">#define REGx(x) shiftx(x, demod, 0x200)</span>
<span class="cp">#define FLDx(x) shiftx(x, demod, 0x2000000)</span>

<span class="cm">/*MID*/</span>
<span class="cp">#define R0900_MID 0xf100</span>
<span class="cp">#define F0900_MCHIP_IDENT 0xf10000f0</span>
<span class="cp">#define F0900_MRELEASE 0xf100000f</span>

<span class="cm">/*DACR1*/</span>
<span class="cp">#define R0900_DACR1 0xf113</span>
<span class="cp">#define F0900_DAC_MODE 0xf11300e0</span>
<span class="cp">#define F0900_DAC_VALUE1 0xf113000f</span>

<span class="cm">/*DACR2*/</span>
<span class="cp">#define R0900_DACR2 0xf114</span>
<span class="cp">#define F0900_DAC_VALUE0 0xf11400ff</span>

<span class="cm">/*OUTCFG*/</span>
<span class="cp">#define R0900_OUTCFG 0xf11c</span>
<span class="cp">#define F0900_OUTSERRS1_HZ 0xf11c0040</span>
<span class="cp">#define F0900_OUTSERRS2_HZ 0xf11c0020</span>
<span class="cp">#define F0900_OUTSERRS3_HZ 0xf11c0010</span>
<span class="cp">#define F0900_OUTPARRS3_HZ 0xf11c0008</span>

<span class="cm">/*IRQSTATUS3*/</span>
<span class="cp">#define R0900_IRQSTATUS3 0xf120</span>
<span class="cp">#define F0900_SPLL_LOCK 0xf1200020</span>
<span class="cp">#define F0900_SSTREAM_LCK_3 0xf1200010</span>
<span class="cp">#define F0900_SSTREAM_LCK_2 0xf1200008</span>
<span class="cp">#define F0900_SSTREAM_LCK_1 0xf1200004</span>
<span class="cp">#define F0900_SDVBS1_PRF_2 0xf1200002</span>
<span class="cp">#define F0900_SDVBS1_PRF_1 0xf1200001</span>

<span class="cm">/*IRQSTATUS2*/</span>
<span class="cp">#define R0900_IRQSTATUS2 0xf121</span>
<span class="cp">#define F0900_SSPY_ENDSIM_3 0xf1210080</span>
<span class="cp">#define F0900_SSPY_ENDSIM_2 0xf1210040</span>
<span class="cp">#define F0900_SSPY_ENDSIM_1 0xf1210020</span>
<span class="cp">#define F0900_SPKTDEL_ERROR_2 0xf1210010</span>
<span class="cp">#define F0900_SPKTDEL_LOCKB_2 0xf1210008</span>
<span class="cp">#define F0900_SPKTDEL_LOCK_2 0xf1210004</span>
<span class="cp">#define F0900_SPKTDEL_ERROR_1 0xf1210002</span>
<span class="cp">#define F0900_SPKTDEL_LOCKB_1 0xf1210001</span>

<span class="cm">/*IRQSTATUS1*/</span>
<span class="cp">#define R0900_IRQSTATUS1 0xf122</span>
<span class="cp">#define F0900_SPKTDEL_LOCK_1 0xf1220080</span>
<span class="cp">#define F0900_SDEMOD_LOCKB_2 0xf1220004</span>
<span class="cp">#define F0900_SDEMOD_LOCK_2 0xf1220002</span>
<span class="cp">#define F0900_SDEMOD_IRQ_2 0xf1220001</span>

<span class="cm">/*IRQSTATUS0*/</span>
<span class="cp">#define R0900_IRQSTATUS0 0xf123</span>
<span class="cp">#define F0900_SDEMOD_LOCKB_1 0xf1230080</span>
<span class="cp">#define F0900_SDEMOD_LOCK_1 0xf1230040</span>
<span class="cp">#define F0900_SDEMOD_IRQ_1 0xf1230020</span>
<span class="cp">#define F0900_SBCH_ERRFLAG 0xf1230010</span>
<span class="cp">#define F0900_SDISEQC2RX_IRQ 0xf1230008</span>
<span class="cp">#define F0900_SDISEQC2TX_IRQ 0xf1230004</span>
<span class="cp">#define F0900_SDISEQC1RX_IRQ 0xf1230002</span>
<span class="cp">#define F0900_SDISEQC1TX_IRQ 0xf1230001</span>

<span class="cm">/*IRQMASK3*/</span>
<span class="cp">#define R0900_IRQMASK3 0xf124</span>
<span class="cp">#define F0900_MPLL_LOCK 0xf1240020</span>
<span class="cp">#define F0900_MSTREAM_LCK_3 0xf1240010</span>
<span class="cp">#define F0900_MSTREAM_LCK_2 0xf1240008</span>
<span class="cp">#define F0900_MSTREAM_LCK_1 0xf1240004</span>
<span class="cp">#define F0900_MDVBS1_PRF_2 0xf1240002</span>
<span class="cp">#define F0900_MDVBS1_PRF_1 0xf1240001</span>

<span class="cm">/*IRQMASK2*/</span>
<span class="cp">#define R0900_IRQMASK2 0xf125</span>
<span class="cp">#define F0900_MSPY_ENDSIM_3 0xf1250080</span>
<span class="cp">#define F0900_MSPY_ENDSIM_2 0xf1250040</span>
<span class="cp">#define F0900_MSPY_ENDSIM_1 0xf1250020</span>
<span class="cp">#define F0900_MPKTDEL_ERROR_2 0xf1250010</span>
<span class="cp">#define F0900_MPKTDEL_LOCKB_2 0xf1250008</span>
<span class="cp">#define F0900_MPKTDEL_LOCK_2 0xf1250004</span>
<span class="cp">#define F0900_MPKTDEL_ERROR_1 0xf1250002</span>
<span class="cp">#define F0900_MPKTDEL_LOCKB_1 0xf1250001</span>

<span class="cm">/*IRQMASK1*/</span>
<span class="cp">#define R0900_IRQMASK1 0xf126</span>
<span class="cp">#define F0900_MPKTDEL_LOCK_1 0xf1260080</span>
<span class="cp">#define F0900_MEXTPINB2 0xf1260040</span>
<span class="cp">#define F0900_MEXTPIN2 0xf1260020</span>
<span class="cp">#define F0900_MEXTPINB1 0xf1260010</span>
<span class="cp">#define F0900_MEXTPIN1 0xf1260008</span>
<span class="cp">#define F0900_MDEMOD_LOCKB_2 0xf1260004</span>
<span class="cp">#define F0900_MDEMOD_LOCK_2 0xf1260002</span>
<span class="cp">#define F0900_MDEMOD_IRQ_2 0xf1260001</span>

<span class="cm">/*IRQMASK0*/</span>
<span class="cp">#define R0900_IRQMASK0 0xf127</span>
<span class="cp">#define F0900_MDEMOD_LOCKB_1 0xf1270080</span>
<span class="cp">#define F0900_MDEMOD_LOCK_1 0xf1270040</span>
<span class="cp">#define F0900_MDEMOD_IRQ_1 0xf1270020</span>
<span class="cp">#define F0900_MBCH_ERRFLAG 0xf1270010</span>
<span class="cp">#define F0900_MDISEQC2RX_IRQ 0xf1270008</span>
<span class="cp">#define F0900_MDISEQC2TX_IRQ 0xf1270004</span>
<span class="cp">#define F0900_MDISEQC1RX_IRQ 0xf1270002</span>
<span class="cp">#define F0900_MDISEQC1TX_IRQ 0xf1270001</span>

<span class="cm">/*I2CCFG*/</span>
<span class="cp">#define R0900_I2CCFG 0xf129</span>
<span class="cp">#define F0900_I2C_FASTMODE 0xf1290008</span>
<span class="cp">#define F0900_I2CADDR_INC 0xf1290003</span>

<span class="cm">/*P1_I2CRPT*/</span>
<span class="cp">#define R0900_P1_I2CRPT 0xf12a</span>
<span class="cp">#define I2CRPT shiftx(R0900_P1_I2CRPT, demod, -1)</span>
<span class="cp">#define F0900_P1_I2CT_ON 0xf12a0080</span>
<span class="cp">#define I2CT_ON shiftx(F0900_P1_I2CT_ON, demod, -0x10000)</span>
<span class="cp">#define F0900_P1_ENARPT_LEVEL 0xf12a0070</span>
<span class="cp">#define F0900_P1_SCLT_DELAY 0xf12a0008</span>
<span class="cp">#define F0900_P1_STOP_ENABLE 0xf12a0004</span>
<span class="cp">#define F0900_P1_STOP_SDAT2SDA 0xf12a0002</span>

<span class="cm">/*P2_I2CRPT*/</span>
<span class="cp">#define R0900_P2_I2CRPT 0xf12b</span>
<span class="cp">#define F0900_P2_I2CT_ON 0xf12b0080</span>
<span class="cp">#define F0900_P2_ENARPT_LEVEL 0xf12b0070</span>
<span class="cp">#define F0900_P2_SCLT_DELAY 0xf12b0008</span>
<span class="cp">#define F0900_P2_STOP_ENABLE 0xf12b0004</span>
<span class="cp">#define F0900_P2_STOP_SDAT2SDA 0xf12b0002</span>

<span class="cm">/*IOPVALUE6*/</span>
<span class="cp">#define R0900_IOPVALUE6 0xf138</span>
<span class="cp">#define F0900_VSCL 0xf1380004</span>
<span class="cp">#define F0900_VSDA 0xf1380002</span>
<span class="cp">#define F0900_VDATA3_0 0xf1380001</span>

<span class="cm">/*IOPVALUE5*/</span>
<span class="cp">#define R0900_IOPVALUE5 0xf139</span>
<span class="cp">#define F0900_VDATA3_1 0xf1390080</span>
<span class="cp">#define F0900_VDATA3_2 0xf1390040</span>
<span class="cp">#define F0900_VDATA3_3 0xf1390020</span>
<span class="cp">#define F0900_VDATA3_4 0xf1390010</span>
<span class="cp">#define F0900_VDATA3_5 0xf1390008</span>
<span class="cp">#define F0900_VDATA3_6 0xf1390004</span>
<span class="cp">#define F0900_VDATA3_7 0xf1390002</span>
<span class="cp">#define F0900_VCLKOUT3 0xf1390001</span>

<span class="cm">/*IOPVALUE4*/</span>
<span class="cp">#define R0900_IOPVALUE4 0xf13a</span>
<span class="cp">#define F0900_VSTROUT3 0xf13a0080</span>
<span class="cp">#define F0900_VDPN3 0xf13a0040</span>
<span class="cp">#define F0900_VERROR3 0xf13a0020</span>
<span class="cp">#define F0900_VDATA2_7 0xf13a0010</span>
<span class="cp">#define F0900_VCLKOUT2 0xf13a0008</span>
<span class="cp">#define F0900_VSTROUT2 0xf13a0004</span>
<span class="cp">#define F0900_VDPN2 0xf13a0002</span>
<span class="cp">#define F0900_VERROR2 0xf13a0001</span>

<span class="cm">/*IOPVALUE3*/</span>
<span class="cp">#define R0900_IOPVALUE3 0xf13b</span>
<span class="cp">#define F0900_VDATA1_7 0xf13b0080</span>
<span class="cp">#define F0900_VCLKOUT1 0xf13b0040</span>
<span class="cp">#define F0900_VSTROUT1 0xf13b0020</span>
<span class="cp">#define F0900_VDPN1 0xf13b0010</span>
<span class="cp">#define F0900_VERROR1 0xf13b0008</span>
<span class="cp">#define F0900_VCLKOUT27 0xf13b0004</span>
<span class="cp">#define F0900_VDISEQCOUT2 0xf13b0002</span>
<span class="cp">#define F0900_VSCLT2 0xf13b0001</span>

<span class="cm">/*IOPVALUE2*/</span>
<span class="cp">#define R0900_IOPVALUE2 0xf13c</span>
<span class="cp">#define F0900_VSDAT2 0xf13c0080</span>
<span class="cp">#define F0900_VAGCRF2 0xf13c0040</span>
<span class="cp">#define F0900_VDISEQCOUT1 0xf13c0020</span>
<span class="cp">#define F0900_VSCLT1 0xf13c0010</span>
<span class="cp">#define F0900_VSDAT1 0xf13c0008</span>
<span class="cp">#define F0900_VAGCRF1 0xf13c0004</span>
<span class="cp">#define F0900_VDIRCLK 0xf13c0002</span>
<span class="cp">#define F0900_VSTDBY 0xf13c0001</span>

<span class="cm">/*IOPVALUE1*/</span>
<span class="cp">#define R0900_IOPVALUE1 0xf13d</span>
<span class="cp">#define F0900_VCS1 0xf13d0080</span>
<span class="cp">#define F0900_VCS0 0xf13d0040</span>
<span class="cp">#define F0900_VGPIO13 0xf13d0020</span>
<span class="cp">#define F0900_VGPIO12 0xf13d0010</span>
<span class="cp">#define F0900_VGPIO11 0xf13d0008</span>
<span class="cp">#define F0900_VGPIO10 0xf13d0004</span>
<span class="cp">#define F0900_VGPIO9 0xf13d0002</span>
<span class="cp">#define F0900_VGPIO8 0xf13d0001</span>

<span class="cm">/*IOPVALUE0*/</span>
<span class="cp">#define R0900_IOPVALUE0 0xf13e</span>
<span class="cp">#define F0900_VGPIO7 0xf13e0080</span>
<span class="cp">#define F0900_VGPIO6 0xf13e0040</span>
<span class="cp">#define F0900_VGPIO5 0xf13e0020</span>
<span class="cp">#define F0900_VGPIO4 0xf13e0010</span>
<span class="cp">#define F0900_VGPIO3 0xf13e0008</span>
<span class="cp">#define F0900_VGPIO2 0xf13e0004</span>
<span class="cp">#define F0900_VGPIO1 0xf13e0002</span>
<span class="cp">#define F0900_VCLKI2 0xf13e0001</span>

<span class="cm">/*CLKI2CFG*/</span>
<span class="cp">#define R0900_CLKI2CFG 0xf140</span>
<span class="cp">#define F0900_CLKI2_OPD 0xf1400080</span>
<span class="cp">#define F0900_CLKI2_CONFIG 0xf140007e</span>
<span class="cp">#define F0900_CLKI2_XOR 0xf1400001</span>

<span class="cm">/*GPIO1CFG*/</span>
<span class="cp">#define R0900_GPIO1CFG 0xf141</span>
<span class="cp">#define F0900_GPIO1_OPD 0xf1410080</span>
<span class="cp">#define F0900_GPIO1_CONFIG 0xf141007e</span>
<span class="cp">#define F0900_GPIO1_XOR 0xf1410001</span>

<span class="cm">/*GPIO2CFG*/</span>
<span class="cp">#define R0900_GPIO2CFG 0xf142</span>
<span class="cp">#define F0900_GPIO2_OPD 0xf1420080</span>
<span class="cp">#define F0900_GPIO2_CONFIG 0xf142007e</span>
<span class="cp">#define F0900_GPIO2_XOR 0xf1420001</span>

<span class="cm">/*GPIO3CFG*/</span>
<span class="cp">#define R0900_GPIO3CFG 0xf143</span>
<span class="cp">#define F0900_GPIO3_OPD 0xf1430080</span>
<span class="cp">#define F0900_GPIO3_CONFIG 0xf143007e</span>
<span class="cp">#define F0900_GPIO3_XOR 0xf1430001</span>

<span class="cm">/*GPIO4CFG*/</span>
<span class="cp">#define R0900_GPIO4CFG 0xf144</span>
<span class="cp">#define F0900_GPIO4_OPD 0xf1440080</span>
<span class="cp">#define F0900_GPIO4_CONFIG 0xf144007e</span>
<span class="cp">#define F0900_GPIO4_XOR 0xf1440001</span>

<span class="cm">/*GPIO5CFG*/</span>
<span class="cp">#define R0900_GPIO5CFG 0xf145</span>
<span class="cp">#define F0900_GPIO5_OPD 0xf1450080</span>
<span class="cp">#define F0900_GPIO5_CONFIG 0xf145007e</span>
<span class="cp">#define F0900_GPIO5_XOR 0xf1450001</span>

<span class="cm">/*GPIO6CFG*/</span>
<span class="cp">#define R0900_GPIO6CFG 0xf146</span>
<span class="cp">#define F0900_GPIO6_OPD 0xf1460080</span>
<span class="cp">#define F0900_GPIO6_CONFIG 0xf146007e</span>
<span class="cp">#define F0900_GPIO6_XOR 0xf1460001</span>

<span class="cm">/*GPIO7CFG*/</span>
<span class="cp">#define R0900_GPIO7CFG 0xf147</span>
<span class="cp">#define F0900_GPIO7_OPD 0xf1470080</span>
<span class="cp">#define F0900_GPIO7_CONFIG 0xf147007e</span>
<span class="cp">#define F0900_GPIO7_XOR 0xf1470001</span>

<span class="cm">/*GPIO8CFG*/</span>
<span class="cp">#define R0900_GPIO8CFG 0xf148</span>
<span class="cp">#define F0900_GPIO8_OPD 0xf1480080</span>
<span class="cp">#define F0900_GPIO8_CONFIG 0xf148007e</span>
<span class="cp">#define F0900_GPIO8_XOR 0xf1480001</span>

<span class="cm">/*GPIO9CFG*/</span>
<span class="cp">#define R0900_GPIO9CFG 0xf149</span>
<span class="cp">#define F0900_GPIO9_OPD 0xf1490080</span>
<span class="cp">#define F0900_GPIO9_CONFIG 0xf149007e</span>
<span class="cp">#define F0900_GPIO9_XOR 0xf1490001</span>

<span class="cm">/*GPIO10CFG*/</span>
<span class="cp">#define R0900_GPIO10CFG 0xf14a</span>
<span class="cp">#define F0900_GPIO10_OPD 0xf14a0080</span>
<span class="cp">#define F0900_GPIO10_CONFIG 0xf14a007e</span>
<span class="cp">#define F0900_GPIO10_XOR 0xf14a0001</span>

<span class="cm">/*GPIO11CFG*/</span>
<span class="cp">#define R0900_GPIO11CFG 0xf14b</span>
<span class="cp">#define F0900_GPIO11_OPD 0xf14b0080</span>
<span class="cp">#define F0900_GPIO11_CONFIG 0xf14b007e</span>
<span class="cp">#define F0900_GPIO11_XOR 0xf14b0001</span>

<span class="cm">/*GPIO12CFG*/</span>
<span class="cp">#define R0900_GPIO12CFG 0xf14c</span>
<span class="cp">#define F0900_GPIO12_OPD 0xf14c0080</span>
<span class="cp">#define F0900_GPIO12_CONFIG 0xf14c007e</span>
<span class="cp">#define F0900_GPIO12_XOR 0xf14c0001</span>

<span class="cm">/*GPIO13CFG*/</span>
<span class="cp">#define R0900_GPIO13CFG 0xf14d</span>
<span class="cp">#define F0900_GPIO13_OPD 0xf14d0080</span>
<span class="cp">#define F0900_GPIO13_CONFIG 0xf14d007e</span>
<span class="cp">#define F0900_GPIO13_XOR 0xf14d0001</span>

<span class="cm">/*CS0CFG*/</span>
<span class="cp">#define R0900_CS0CFG 0xf14e</span>
<span class="cp">#define F0900_CS0_OPD 0xf14e0080</span>
<span class="cp">#define F0900_CS0_CONFIG 0xf14e007e</span>
<span class="cp">#define F0900_CS0_XOR 0xf14e0001</span>

<span class="cm">/*CS1CFG*/</span>
<span class="cp">#define R0900_CS1CFG 0xf14f</span>
<span class="cp">#define F0900_CS1_OPD 0xf14f0080</span>
<span class="cp">#define F0900_CS1_CONFIG 0xf14f007e</span>
<span class="cp">#define F0900_CS1_XOR 0xf14f0001</span>

<span class="cm">/*STDBYCFG*/</span>
<span class="cp">#define R0900_STDBYCFG 0xf150</span>
<span class="cp">#define F0900_STDBY_OPD 0xf1500080</span>
<span class="cp">#define F0900_STDBY_CONFIG 0xf150007e</span>
<span class="cp">#define F0900_STBDY_XOR 0xf1500001</span>

<span class="cm">/*DIRCLKCFG*/</span>
<span class="cp">#define R0900_DIRCLKCFG 0xf151</span>
<span class="cp">#define F0900_DIRCLK_OPD 0xf1510080</span>
<span class="cp">#define F0900_DIRCLK_CONFIG 0xf151007e</span>
<span class="cp">#define F0900_DIRCLK_XOR 0xf1510001</span>

<span class="cm">/*AGCRF1CFG*/</span>
<span class="cp">#define R0900_AGCRF1CFG 0xf152</span>
<span class="cp">#define F0900_AGCRF1_OPD 0xf1520080</span>
<span class="cp">#define F0900_AGCRF1_CONFIG 0xf152007e</span>
<span class="cp">#define F0900_AGCRF1_XOR 0xf1520001</span>

<span class="cm">/*SDAT1CFG*/</span>
<span class="cp">#define R0900_SDAT1CFG 0xf153</span>
<span class="cp">#define F0900_SDAT1_OPD 0xf1530080</span>
<span class="cp">#define F0900_SDAT1_CONFIG 0xf153007e</span>
<span class="cp">#define F0900_SDAT1_XOR 0xf1530001</span>

<span class="cm">/*SCLT1CFG*/</span>
<span class="cp">#define R0900_SCLT1CFG 0xf154</span>
<span class="cp">#define F0900_SCLT1_OPD 0xf1540080</span>
<span class="cp">#define F0900_SCLT1_CONFIG 0xf154007e</span>
<span class="cp">#define F0900_SCLT1_XOR 0xf1540001</span>

<span class="cm">/*DISEQCO1CFG*/</span>
<span class="cp">#define R0900_DISEQCO1CFG 0xf155</span>
<span class="cp">#define F0900_DISEQCO1_OPD 0xf1550080</span>
<span class="cp">#define F0900_DISEQCO1_CONFIG 0xf155007e</span>
<span class="cp">#define F0900_DISEQC1_XOR 0xf1550001</span>

<span class="cm">/*AGCRF2CFG*/</span>
<span class="cp">#define R0900_AGCRF2CFG 0xf156</span>
<span class="cp">#define F0900_AGCRF2_OPD 0xf1560080</span>
<span class="cp">#define F0900_AGCRF2_CONFIG 0xf156007e</span>
<span class="cp">#define F0900_AGCRF2_XOR 0xf1560001</span>

<span class="cm">/*SDAT2CFG*/</span>
<span class="cp">#define R0900_SDAT2CFG 0xf157</span>
<span class="cp">#define F0900_SDAT2_OPD 0xf1570080</span>
<span class="cp">#define F0900_SDAT2_CONFIG 0xf157007e</span>
<span class="cp">#define F0900_SDAT2_XOR 0xf1570001</span>

<span class="cm">/*SCLT2CFG*/</span>
<span class="cp">#define R0900_SCLT2CFG 0xf158</span>
<span class="cp">#define F0900_SCLT2_OPD 0xf1580080</span>
<span class="cp">#define F0900_SCLT2_CONFIG 0xf158007e</span>
<span class="cp">#define F0900_SCLT2_XOR 0xf1580001</span>

<span class="cm">/*DISEQCO2CFG*/</span>
<span class="cp">#define R0900_DISEQCO2CFG 0xf159</span>
<span class="cp">#define F0900_DISEQCO2_OPD 0xf1590080</span>
<span class="cp">#define F0900_DISEQCO2_CONFIG 0xf159007e</span>
<span class="cp">#define F0900_DISEQC2_XOR 0xf1590001</span>

<span class="cm">/*CLKOUT27CFG*/</span>
<span class="cp">#define R0900_CLKOUT27CFG 0xf15a</span>
<span class="cp">#define F0900_CLKOUT27_OPD 0xf15a0080</span>
<span class="cp">#define F0900_CLKOUT27_CONFIG 0xf15a007e</span>
<span class="cp">#define F0900_CLKOUT27_XOR 0xf15a0001</span>

<span class="cm">/*ERROR1CFG*/</span>
<span class="cp">#define R0900_ERROR1CFG 0xf15b</span>
<span class="cp">#define F0900_ERROR1_OPD 0xf15b0080</span>
<span class="cp">#define F0900_ERROR1_CONFIG 0xf15b007e</span>
<span class="cp">#define F0900_ERROR1_XOR 0xf15b0001</span>

<span class="cm">/*DPN1CFG*/</span>
<span class="cp">#define R0900_DPN1CFG 0xf15c</span>
<span class="cp">#define F0900_DPN1_OPD 0xf15c0080</span>
<span class="cp">#define F0900_DPN1_CONFIG 0xf15c007e</span>
<span class="cp">#define F0900_DPN1_XOR 0xf15c0001</span>

<span class="cm">/*STROUT1CFG*/</span>
<span class="cp">#define R0900_STROUT1CFG 0xf15d</span>
<span class="cp">#define F0900_STROUT1_OPD 0xf15d0080</span>
<span class="cp">#define F0900_STROUT1_CONFIG 0xf15d007e</span>
<span class="cp">#define F0900_STROUT1_XOR 0xf15d0001</span>

<span class="cm">/*CLKOUT1CFG*/</span>
<span class="cp">#define R0900_CLKOUT1CFG 0xf15e</span>
<span class="cp">#define F0900_CLKOUT1_OPD 0xf15e0080</span>
<span class="cp">#define F0900_CLKOUT1_CONFIG 0xf15e007e</span>
<span class="cp">#define F0900_CLKOUT1_XOR 0xf15e0001</span>

<span class="cm">/*DATA71CFG*/</span>
<span class="cp">#define R0900_DATA71CFG 0xf15f</span>
<span class="cp">#define F0900_DATA71_OPD 0xf15f0080</span>
<span class="cp">#define F0900_DATA71_CONFIG 0xf15f007e</span>
<span class="cp">#define F0900_DATA71_XOR 0xf15f0001</span>

<span class="cm">/*ERROR2CFG*/</span>
<span class="cp">#define R0900_ERROR2CFG 0xf160</span>
<span class="cp">#define F0900_ERROR2_OPD 0xf1600080</span>
<span class="cp">#define F0900_ERROR2_CONFIG 0xf160007e</span>
<span class="cp">#define F0900_ERROR2_XOR 0xf1600001</span>

<span class="cm">/*DPN2CFG*/</span>
<span class="cp">#define R0900_DPN2CFG 0xf161</span>
<span class="cp">#define F0900_DPN2_OPD 0xf1610080</span>
<span class="cp">#define F0900_DPN2_CONFIG 0xf161007e</span>
<span class="cp">#define F0900_DPN2_XOR 0xf1610001</span>

<span class="cm">/*STROUT2CFG*/</span>
<span class="cp">#define R0900_STROUT2CFG 0xf162</span>
<span class="cp">#define F0900_STROUT2_OPD 0xf1620080</span>
<span class="cp">#define F0900_STROUT2_CONFIG 0xf162007e</span>
<span class="cp">#define F0900_STROUT2_XOR 0xf1620001</span>

<span class="cm">/*CLKOUT2CFG*/</span>
<span class="cp">#define R0900_CLKOUT2CFG 0xf163</span>
<span class="cp">#define F0900_CLKOUT2_OPD 0xf1630080</span>
<span class="cp">#define F0900_CLKOUT2_CONFIG 0xf163007e</span>
<span class="cp">#define F0900_CLKOUT2_XOR 0xf1630001</span>

<span class="cm">/*DATA72CFG*/</span>
<span class="cp">#define R0900_DATA72CFG 0xf164</span>
<span class="cp">#define F0900_DATA72_OPD 0xf1640080</span>
<span class="cp">#define F0900_DATA72_CONFIG 0xf164007e</span>
<span class="cp">#define F0900_DATA72_XOR 0xf1640001</span>

<span class="cm">/*ERROR3CFG*/</span>
<span class="cp">#define R0900_ERROR3CFG 0xf165</span>
<span class="cp">#define F0900_ERROR3_OPD 0xf1650080</span>
<span class="cp">#define F0900_ERROR3_CONFIG 0xf165007e</span>
<span class="cp">#define F0900_ERROR3_XOR 0xf1650001</span>

<span class="cm">/*DPN3CFG*/</span>
<span class="cp">#define R0900_DPN3CFG 0xf166</span>
<span class="cp">#define F0900_DPN3_OPD 0xf1660080</span>
<span class="cp">#define F0900_DPN3_CONFIG 0xf166007e</span>
<span class="cp">#define F0900_DPN3_XOR 0xf1660001</span>

<span class="cm">/*STROUT3CFG*/</span>
<span class="cp">#define R0900_STROUT3CFG 0xf167</span>
<span class="cp">#define F0900_STROUT3_OPD 0xf1670080</span>
<span class="cp">#define F0900_STROUT3_CONFIG 0xf167007e</span>
<span class="cp">#define F0900_STROUT3_XOR 0xf1670001</span>

<span class="cm">/*CLKOUT3CFG*/</span>
<span class="cp">#define R0900_CLKOUT3CFG 0xf168</span>
<span class="cp">#define F0900_CLKOUT3_OPD 0xf1680080</span>
<span class="cp">#define F0900_CLKOUT3_CONFIG 0xf168007e</span>
<span class="cp">#define F0900_CLKOUT3_XOR 0xf1680001</span>

<span class="cm">/*DATA73CFG*/</span>
<span class="cp">#define R0900_DATA73CFG 0xf169</span>
<span class="cp">#define F0900_DATA73_OPD 0xf1690080</span>
<span class="cp">#define F0900_DATA73_CONFIG 0xf169007e</span>
<span class="cp">#define F0900_DATA73_XOR 0xf1690001</span>

<span class="cm">/*STRSTATUS1*/</span>
<span class="cp">#define R0900_STRSTATUS1 0xf16a</span>
<span class="cp">#define F0900_STRSTATUS_SEL2 0xf16a00f0</span>
<span class="cp">#define F0900_STRSTATUS_SEL1 0xf16a000f</span>

<span class="cm">/*STRSTATUS2*/</span>
<span class="cp">#define R0900_STRSTATUS2 0xf16b</span>
<span class="cp">#define F0900_STRSTATUS_SEL4 0xf16b00f0</span>
<span class="cp">#define F0900_STRSTATUS_SEL3 0xf16b000f</span>

<span class="cm">/*STRSTATUS3*/</span>
<span class="cp">#define R0900_STRSTATUS3 0xf16c</span>
<span class="cp">#define F0900_STRSTATUS_SEL6 0xf16c00f0</span>
<span class="cp">#define F0900_STRSTATUS_SEL5 0xf16c000f</span>

<span class="cm">/*FSKTFC2*/</span>
<span class="cp">#define R0900_FSKTFC2 0xf170</span>
<span class="cp">#define F0900_FSKT_KMOD 0xf17000fc</span>
<span class="cp">#define F0900_FSKT_CAR2 0xf1700003</span>

<span class="cm">/*FSKTFC1*/</span>
<span class="cp">#define R0900_FSKTFC1 0xf171</span>
<span class="cp">#define F0900_FSKT_CAR1 0xf17100ff</span>

<span class="cm">/*FSKTFC0*/</span>
<span class="cp">#define R0900_FSKTFC0 0xf172</span>
<span class="cp">#define F0900_FSKT_CAR0 0xf17200ff</span>

<span class="cm">/*FSKTDELTAF1*/</span>
<span class="cp">#define R0900_FSKTDELTAF1 0xf173</span>
<span class="cp">#define F0900_FSKT_DELTAF1 0xf173000f</span>

<span class="cm">/*FSKTDELTAF0*/</span>
<span class="cp">#define R0900_FSKTDELTAF0 0xf174</span>
<span class="cp">#define F0900_FSKT_DELTAF0 0xf17400ff</span>

<span class="cm">/*FSKTCTRL*/</span>
<span class="cp">#define R0900_FSKTCTRL 0xf175</span>
<span class="cp">#define F0900_FSKT_EN_SGN 0xf1750040</span>
<span class="cp">#define F0900_FSKT_MOD_SGN 0xf1750020</span>
<span class="cp">#define F0900_FSKT_MOD_EN 0xf175001c</span>
<span class="cp">#define F0900_FSKT_DACMODE 0xf1750003</span>

<span class="cm">/*FSKRFC2*/</span>
<span class="cp">#define R0900_FSKRFC2 0xf176</span>
<span class="cp">#define F0900_FSKR_DETSGN 0xf1760040</span>
<span class="cp">#define F0900_FSKR_OUTSGN 0xf1760020</span>
<span class="cp">#define F0900_FSKR_KAGC 0xf176001c</span>
<span class="cp">#define F0900_FSKR_CAR2 0xf1760003</span>

<span class="cm">/*FSKRFC1*/</span>
<span class="cp">#define R0900_FSKRFC1 0xf177</span>
<span class="cp">#define F0900_FSKR_CAR1 0xf17700ff</span>

<span class="cm">/*FSKRFC0*/</span>
<span class="cp">#define R0900_FSKRFC0 0xf178</span>
<span class="cp">#define F0900_FSKR_CAR0 0xf17800ff</span>

<span class="cm">/*FSKRK1*/</span>
<span class="cp">#define R0900_FSKRK1 0xf179</span>
<span class="cp">#define F0900_FSKR_K1_EXP 0xf17900e0</span>
<span class="cp">#define F0900_FSKR_K1_MANT 0xf179001f</span>

<span class="cm">/*FSKRK2*/</span>
<span class="cp">#define R0900_FSKRK2 0xf17a</span>
<span class="cp">#define F0900_FSKR_K2_EXP 0xf17a00e0</span>
<span class="cp">#define F0900_FSKR_K2_MANT 0xf17a001f</span>

<span class="cm">/*FSKRAGCR*/</span>
<span class="cp">#define R0900_FSKRAGCR 0xf17b</span>
<span class="cp">#define F0900_FSKR_OUTCTL 0xf17b00c0</span>
<span class="cp">#define F0900_FSKR_AGC_REF 0xf17b003f</span>

<span class="cm">/*FSKRAGC*/</span>
<span class="cp">#define R0900_FSKRAGC 0xf17c</span>
<span class="cp">#define F0900_FSKR_AGC_ACCU 0xf17c00ff</span>

<span class="cm">/*FSKRALPHA*/</span>
<span class="cp">#define R0900_FSKRALPHA 0xf17d</span>
<span class="cp">#define F0900_FSKR_ALPHA_EXP 0xf17d001c</span>
<span class="cp">#define F0900_FSKR_ALPHA_M 0xf17d0003</span>

<span class="cm">/*FSKRPLTH1*/</span>
<span class="cp">#define R0900_FSKRPLTH1 0xf17e</span>
<span class="cp">#define F0900_FSKR_BETA 0xf17e00f0</span>
<span class="cp">#define F0900_FSKR_PLL_TRESH1 0xf17e000f</span>

<span class="cm">/*FSKRPLTH0*/</span>
<span class="cp">#define R0900_FSKRPLTH0 0xf17f</span>
<span class="cp">#define F0900_FSKR_PLL_TRESH0 0xf17f00ff</span>

<span class="cm">/*FSKRDF1*/</span>
<span class="cp">#define R0900_FSKRDF1 0xf180</span>
<span class="cp">#define F0900_FSKR_OUT 0xf1800080</span>
<span class="cp">#define F0900_FSKR_DELTAF1 0xf180001f</span>

<span class="cm">/*FSKRDF0*/</span>
<span class="cp">#define R0900_FSKRDF0 0xf181</span>
<span class="cp">#define F0900_FSKR_DELTAF0 0xf18100ff</span>

<span class="cm">/*FSKRSTEPP*/</span>
<span class="cp">#define R0900_FSKRSTEPP 0xf182</span>
<span class="cp">#define F0900_FSKR_STEP_PLUS 0xf18200ff</span>

<span class="cm">/*FSKRSTEPM*/</span>
<span class="cp">#define R0900_FSKRSTEPM 0xf183</span>
<span class="cp">#define F0900_FSKR_STEP_MINUS 0xf18300ff</span>

<span class="cm">/*FSKRDET1*/</span>
<span class="cp">#define R0900_FSKRDET1 0xf184</span>
<span class="cp">#define F0900_FSKR_DETECT 0xf1840080</span>
<span class="cp">#define F0900_FSKR_CARDET_ACCU1 0xf184000f</span>

<span class="cm">/*FSKRDET0*/</span>
<span class="cp">#define R0900_FSKRDET0 0xf185</span>
<span class="cp">#define F0900_FSKR_CARDET_ACCU0 0xf18500ff</span>

<span class="cm">/*FSKRDTH1*/</span>
<span class="cp">#define R0900_FSKRDTH1 0xf186</span>
<span class="cp">#define F0900_FSKR_CARLOSS_THRESH1 0xf18600f0</span>
<span class="cp">#define F0900_FSKR_CARDET_THRESH1 0xf186000f</span>

<span class="cm">/*FSKRDTH0*/</span>
<span class="cp">#define R0900_FSKRDTH0 0xf187</span>
<span class="cp">#define F0900_FSKR_CARDET_THRESH0 0xf18700ff</span>

<span class="cm">/*FSKRLOSS*/</span>
<span class="cp">#define R0900_FSKRLOSS 0xf188</span>
<span class="cp">#define F0900_FSKR_CARLOSS_THRESH0 0xf18800ff</span>

<span class="cm">/*P2_DISTXCTL*/</span>
<span class="cp">#define R0900_P2_DISTXCTL 0xf190</span>
<span class="cp">#define F0900_P2_TIM_OFF 0xf1900080</span>
<span class="cp">#define F0900_P2_DISEQC_RESET 0xf1900040</span>
<span class="cp">#define F0900_P2_TIM_CMD 0xf1900030</span>
<span class="cp">#define F0900_P2_DIS_PRECHARGE 0xf1900008</span>
<span class="cp">#define F0900_P2_DISTX_MODE 0xf1900007</span>

<span class="cm">/*P2_DISRXCTL*/</span>
<span class="cp">#define R0900_P2_DISRXCTL 0xf191</span>
<span class="cp">#define F0900_P2_RECEIVER_ON 0xf1910080</span>
<span class="cp">#define F0900_P2_IGNO_SHORT22K 0xf1910040</span>
<span class="cp">#define F0900_P2_ONECHIP_TRX 0xf1910020</span>
<span class="cp">#define F0900_P2_EXT_ENVELOP 0xf1910010</span>
<span class="cp">#define F0900_P2_PIN_SELECT0 0xf191000c</span>
<span class="cp">#define F0900_P2_IRQ_RXEND 0xf1910002</span>
<span class="cp">#define F0900_P2_IRQ_4NBYTES 0xf1910001</span>

<span class="cm">/*P2_DISRX_ST0*/</span>
<span class="cp">#define R0900_P2_DISRX_ST0 0xf194</span>
<span class="cp">#define F0900_P2_RX_END 0xf1940080</span>
<span class="cp">#define F0900_P2_RX_ACTIVE 0xf1940040</span>
<span class="cp">#define F0900_P2_SHORT_22KHZ 0xf1940020</span>
<span class="cp">#define F0900_P2_CONT_TONE 0xf1940010</span>
<span class="cp">#define F0900_P2_FIFO_4BREADY 0xf1940008</span>
<span class="cp">#define F0900_P2_FIFO_EMPTY 0xf1940004</span>
<span class="cp">#define F0900_P2_ABORT_DISRX 0xf1940001</span>

<span class="cm">/*P2_DISRX_ST1*/</span>
<span class="cp">#define R0900_P2_DISRX_ST1 0xf195</span>
<span class="cp">#define F0900_P2_RX_FAIL 0xf1950080</span>
<span class="cp">#define F0900_P2_FIFO_PARITYFAIL 0xf1950040</span>
<span class="cp">#define F0900_P2_RX_NONBYTE 0xf1950020</span>
<span class="cp">#define F0900_P2_FIFO_OVERFLOW 0xf1950010</span>
<span class="cp">#define F0900_P2_FIFO_BYTENBR 0xf195000f</span>

<span class="cm">/*P2_DISRXDATA*/</span>
<span class="cp">#define R0900_P2_DISRXDATA 0xf196</span>
<span class="cp">#define F0900_P2_DISRX_DATA 0xf19600ff</span>

<span class="cm">/*P2_DISTXDATA*/</span>
<span class="cp">#define R0900_P2_DISTXDATA 0xf197</span>
<span class="cp">#define F0900_P2_DISEQC_FIFO 0xf19700ff</span>

<span class="cm">/*P2_DISTXSTATUS*/</span>
<span class="cp">#define R0900_P2_DISTXSTATUS 0xf198</span>
<span class="cp">#define F0900_P2_TX_FAIL 0xf1980080</span>
<span class="cp">#define F0900_P2_FIFO_FULL 0xf1980040</span>
<span class="cp">#define F0900_P2_TX_IDLE 0xf1980020</span>
<span class="cp">#define F0900_P2_GAP_BURST 0xf1980010</span>
<span class="cp">#define F0900_P2_TXFIFO_BYTES 0xf198000f</span>

<span class="cm">/*P2_F22TX*/</span>
<span class="cp">#define R0900_P2_F22TX 0xf199</span>
<span class="cp">#define F0900_P2_F22_REG 0xf19900ff</span>

<span class="cm">/*P2_F22RX*/</span>
<span class="cp">#define R0900_P2_F22RX 0xf19a</span>
<span class="cp">#define F0900_P2_F22RX_REG 0xf19a00ff</span>

<span class="cm">/*P2_ACRPRESC*/</span>
<span class="cp">#define R0900_P2_ACRPRESC 0xf19c</span>
<span class="cp">#define F0900_P2_ACR_PRESC 0xf19c0007</span>

<span class="cm">/*P2_ACRDIV*/</span>
<span class="cp">#define R0900_P2_ACRDIV 0xf19d</span>
<span class="cp">#define F0900_P2_ACR_DIV 0xf19d00ff</span>

<span class="cm">/*P1_DISTXCTL*/</span>
<span class="cp">#define R0900_P1_DISTXCTL 0xf1a0</span>
<span class="cp">#define DISTXCTL shiftx(R0900_P1_DISTXCTL, demod, 0x10)</span>
<span class="cp">#define F0900_P1_TIM_OFF 0xf1a00080</span>
<span class="cp">#define F0900_P1_DISEQC_RESET 0xf1a00040</span>
<span class="cp">#define DISEQC_RESET shiftx(F0900_P1_DISEQC_RESET, demod, 0x100000)</span>
<span class="cp">#define F0900_P1_TIM_CMD 0xf1a00030</span>
<span class="cp">#define F0900_P1_DIS_PRECHARGE 0xf1a00008</span>
<span class="cp">#define DIS_PRECHARGE shiftx(F0900_P1_DIS_PRECHARGE, demod, 0x100000)</span>
<span class="cp">#define F0900_P1_DISTX_MODE 0xf1a00007</span>
<span class="cp">#define DISTX_MODE shiftx(F0900_P1_DISTX_MODE, demod, 0x100000)</span>

<span class="cm">/*P1_DISRXCTL*/</span>
<span class="cp">#define R0900_P1_DISRXCTL 0xf1a1</span>
<span class="cp">#define DISRXCTL shiftx(R0900_P1_DISRXCTL, demod, 0x10)</span>
<span class="cp">#define F0900_P1_RECEIVER_ON 0xf1a10080</span>
<span class="cp">#define F0900_P1_IGNO_SHORT22K 0xf1a10040</span>
<span class="cp">#define F0900_P1_ONECHIP_TRX 0xf1a10020</span>
<span class="cp">#define F0900_P1_EXT_ENVELOP 0xf1a10010</span>
<span class="cp">#define F0900_P1_PIN_SELECT0 0xf1a1000c</span>
<span class="cp">#define F0900_P1_IRQ_RXEND 0xf1a10002</span>
<span class="cp">#define F0900_P1_IRQ_4NBYTES 0xf1a10001</span>

<span class="cm">/*P1_DISRX_ST0*/</span>
<span class="cp">#define R0900_P1_DISRX_ST0 0xf1a4</span>
<span class="cp">#define DISRX_ST0 shiftx(R0900_P1_DISRX_ST0, demod, 0x10)</span>
<span class="cp">#define F0900_P1_RX_END 0xf1a40080</span>
<span class="cp">#define RX_END shiftx(F0900_P1_RX_END, demod, 0x100000)</span>
<span class="cp">#define F0900_P1_RX_ACTIVE 0xf1a40040</span>
<span class="cp">#define F0900_P1_SHORT_22KHZ 0xf1a40020</span>
<span class="cp">#define F0900_P1_CONT_TONE 0xf1a40010</span>
<span class="cp">#define F0900_P1_FIFO_4BREADY 0xf1a40008</span>
<span class="cp">#define F0900_P1_FIFO_EMPTY 0xf1a40004</span>
<span class="cp">#define F0900_P1_ABORT_DISRX 0xf1a40001</span>

<span class="cm">/*P1_DISRX_ST1*/</span>
<span class="cp">#define R0900_P1_DISRX_ST1 0xf1a5</span>
<span class="cp">#define DISRX_ST1 shiftx(R0900_P1_DISRX_ST1, demod, 0x10)</span>
<span class="cp">#define F0900_P1_RX_FAIL 0xf1a50080</span>
<span class="cp">#define F0900_P1_FIFO_PARITYFAIL 0xf1a50040</span>
<span class="cp">#define F0900_P1_RX_NONBYTE 0xf1a50020</span>
<span class="cp">#define F0900_P1_FIFO_OVERFLOW 0xf1a50010</span>
<span class="cp">#define F0900_P1_FIFO_BYTENBR 0xf1a5000f</span>
<span class="cp">#define FIFO_BYTENBR shiftx(F0900_P1_FIFO_BYTENBR, demod, 0x100000)</span>

<span class="cm">/*P1_DISRXDATA*/</span>
<span class="cp">#define R0900_P1_DISRXDATA 0xf1a6</span>
<span class="cp">#define DISRXDATA shiftx(R0900_P1_DISRXDATA, demod, 0x10)</span>
<span class="cp">#define F0900_P1_DISRX_DATA 0xf1a600ff</span>

<span class="cm">/*P1_DISTXDATA*/</span>
<span class="cp">#define R0900_P1_DISTXDATA 0xf1a7</span>
<span class="cp">#define DISTXDATA shiftx(R0900_P1_DISTXDATA, demod, 0x10)</span>
<span class="cp">#define F0900_P1_DISEQC_FIFO 0xf1a700ff</span>

<span class="cm">/*P1_DISTXSTATUS*/</span>
<span class="cp">#define R0900_P1_DISTXSTATUS 0xf1a8</span>
<span class="cp">#define F0900_P1_TX_FAIL 0xf1a80080</span>
<span class="cp">#define F0900_P1_FIFO_FULL 0xf1a80040</span>
<span class="cp">#define FIFO_FULL shiftx(F0900_P1_FIFO_FULL, demod, 0x100000)</span>
<span class="cp">#define F0900_P1_TX_IDLE 0xf1a80020</span>
<span class="cp">#define TX_IDLE shiftx(F0900_P1_TX_IDLE, demod, 0x100000)</span>
<span class="cp">#define F0900_P1_GAP_BURST 0xf1a80010</span>
<span class="cp">#define F0900_P1_TXFIFO_BYTES 0xf1a8000f</span>

<span class="cm">/*P1_F22TX*/</span>
<span class="cp">#define R0900_P1_F22TX 0xf1a9</span>
<span class="cp">#define F22TX shiftx(R0900_P1_F22TX, demod, 0x10)</span>
<span class="cp">#define F0900_P1_F22_REG 0xf1a900ff</span>

<span class="cm">/*P1_F22RX*/</span>
<span class="cp">#define R0900_P1_F22RX 0xf1aa</span>
<span class="cp">#define F22RX shiftx(R0900_P1_F22RX, demod, 0x10)</span>
<span class="cp">#define F0900_P1_F22RX_REG 0xf1aa00ff</span>

<span class="cm">/*P1_ACRPRESC*/</span>
<span class="cp">#define R0900_P1_ACRPRESC 0xf1ac</span>
<span class="cp">#define ACRPRESC shiftx(R0900_P1_ACRPRESC, demod, 0x10)</span>
<span class="cp">#define F0900_P1_ACR_PRESC 0xf1ac0007</span>

<span class="cm">/*P1_ACRDIV*/</span>
<span class="cp">#define R0900_P1_ACRDIV 0xf1ad</span>
<span class="cp">#define ACRDIV shiftx(R0900_P1_ACRDIV, demod, 0x10)</span>
<span class="cp">#define F0900_P1_ACR_DIV 0xf1ad00ff</span>

<span class="cm">/*NCOARSE*/</span>
<span class="cp">#define R0900_NCOARSE 0xf1b3</span>
<span class="cp">#define F0900_M_DIV 0xf1b300ff</span>

<span class="cm">/*SYNTCTRL*/</span>
<span class="cp">#define R0900_SYNTCTRL 0xf1b6</span>
<span class="cp">#define F0900_STANDBY 0xf1b60080</span>
<span class="cp">#define F0900_BYPASSPLLCORE 0xf1b60040</span>
<span class="cp">#define F0900_SELX1RATIO 0xf1b60020</span>
<span class="cp">#define F0900_STOP_PLL 0xf1b60008</span>
<span class="cp">#define F0900_BYPASSPLLFSK 0xf1b60004</span>
<span class="cp">#define F0900_SELOSCI 0xf1b60002</span>
<span class="cp">#define F0900_BYPASSPLLADC 0xf1b60001</span>

<span class="cm">/*FILTCTRL*/</span>
<span class="cp">#define R0900_FILTCTRL 0xf1b7</span>
<span class="cp">#define F0900_INV_CLK135 0xf1b70080</span>
<span class="cp">#define F0900_SEL_FSKCKDIV 0xf1b70004</span>
<span class="cp">#define F0900_INV_CLKFSK 0xf1b70002</span>
<span class="cp">#define F0900_BYPASS_APPLI 0xf1b70001</span>

<span class="cm">/*PLLSTAT*/</span>
<span class="cp">#define R0900_PLLSTAT 0xf1b8</span>
<span class="cp">#define F0900_PLLLOCK 0xf1b80001</span>

<span class="cm">/*STOPCLK1*/</span>
<span class="cp">#define R0900_STOPCLK1 0xf1c2</span>
<span class="cp">#define F0900_STOP_CLKPKDT2 0xf1c20040</span>
<span class="cp">#define F0900_STOP_CLKPKDT1 0xf1c20020</span>
<span class="cp">#define F0900_STOP_CLKFEC 0xf1c20010</span>
<span class="cp">#define F0900_STOP_CLKADCI2 0xf1c20008</span>
<span class="cp">#define F0900_INV_CLKADCI2 0xf1c20004</span>
<span class="cp">#define F0900_STOP_CLKADCI1 0xf1c20002</span>
<span class="cp">#define F0900_INV_CLKADCI1 0xf1c20001</span>

<span class="cm">/*STOPCLK2*/</span>
<span class="cp">#define R0900_STOPCLK2 0xf1c3</span>
<span class="cp">#define F0900_STOP_CLKSAMP2 0xf1c30010</span>
<span class="cp">#define F0900_STOP_CLKSAMP1 0xf1c30008</span>
<span class="cp">#define F0900_STOP_CLKVIT2 0xf1c30004</span>
<span class="cp">#define F0900_STOP_CLKVIT1 0xf1c30002</span>
<span class="cp">#define STOP_CLKVIT shiftx(F0900_STOP_CLKVIT1, demod, -2)</span>
<span class="cp">#define F0900_STOP_CLKTS 0xf1c30001</span>

<span class="cm">/*TSTTNR0*/</span>
<span class="cp">#define R0900_TSTTNR0 0xf1df</span>
<span class="cp">#define F0900_SEL_FSK 0xf1df0080</span>
<span class="cp">#define F0900_FSK_PON 0xf1df0004</span>

<span class="cm">/*TSTTNR1*/</span>
<span class="cp">#define R0900_TSTTNR1 0xf1e0</span>
<span class="cp">#define F0900_ADC1_PON 0xf1e00002</span>
<span class="cp">#define F0900_ADC1_INMODE 0xf1e00001</span>

<span class="cm">/*TSTTNR2*/</span>
<span class="cp">#define R0900_TSTTNR2 0xf1e1</span>
<span class="cp">#define F0900_DISEQC1_PON 0xf1e10020</span>

<span class="cm">/*TSTTNR3*/</span>
<span class="cp">#define R0900_TSTTNR3 0xf1e2</span>
<span class="cp">#define F0900_ADC2_PON 0xf1e20002</span>
<span class="cp">#define F0900_ADC2_INMODE 0xf1e20001</span>

<span class="cm">/*TSTTNR4*/</span>
<span class="cp">#define R0900_TSTTNR4 0xf1e3</span>
<span class="cp">#define F0900_DISEQC2_PON 0xf1e30020</span>

<span class="cm">/*P2_IQCONST*/</span>
<span class="cp">#define R0900_P2_IQCONST 0xf200</span>
<span class="cp">#define F0900_P2_CONSTEL_SELECT 0xf2000060</span>
<span class="cp">#define F0900_P2_IQSYMB_SEL 0xf200001f</span>

<span class="cm">/*P2_NOSCFG*/</span>
<span class="cp">#define R0900_P2_NOSCFG 0xf201</span>
<span class="cp">#define F0900_P2_DUMMYPL_NOSDATA 0xf2010020</span>
<span class="cp">#define F0900_P2_NOSPLH_BETA 0xf2010018</span>
<span class="cp">#define F0900_P2_NOSDATA_BETA 0xf2010007</span>

<span class="cm">/*P2_ISYMB*/</span>
<span class="cp">#define R0900_P2_ISYMB 0xf202</span>
<span class="cp">#define F0900_P2_I_SYMBOL 0xf20201ff</span>

<span class="cm">/*P2_QSYMB*/</span>
<span class="cp">#define R0900_P2_QSYMB 0xf203</span>
<span class="cp">#define F0900_P2_Q_SYMBOL 0xf20301ff</span>

<span class="cm">/*P2_AGC1CFG*/</span>
<span class="cp">#define R0900_P2_AGC1CFG 0xf204</span>
<span class="cp">#define F0900_P2_DC_FROZEN 0xf2040080</span>
<span class="cp">#define F0900_P2_DC_CORRECT 0xf2040040</span>
<span class="cp">#define F0900_P2_AMM_FROZEN 0xf2040020</span>
<span class="cp">#define F0900_P2_AMM_CORRECT 0xf2040010</span>
<span class="cp">#define F0900_P2_QUAD_FROZEN 0xf2040008</span>
<span class="cp">#define F0900_P2_QUAD_CORRECT 0xf2040004</span>

<span class="cm">/*P2_AGC1CN*/</span>
<span class="cp">#define R0900_P2_AGC1CN 0xf206</span>
<span class="cp">#define F0900_P2_AGC1_LOCKED 0xf2060080</span>
<span class="cp">#define F0900_P2_AGC1_MINPOWER 0xf2060010</span>
<span class="cp">#define F0900_P2_AGCOUT_FAST 0xf2060008</span>
<span class="cp">#define F0900_P2_AGCIQ_BETA 0xf2060007</span>

<span class="cm">/*P2_AGC1REF*/</span>
<span class="cp">#define R0900_P2_AGC1REF 0xf207</span>
<span class="cp">#define F0900_P2_AGCIQ_REF 0xf20700ff</span>

<span class="cm">/*P2_IDCCOMP*/</span>
<span class="cp">#define R0900_P2_IDCCOMP 0xf208</span>
<span class="cp">#define F0900_P2_IAVERAGE_ADJ 0xf20801ff</span>

<span class="cm">/*P2_QDCCOMP*/</span>
<span class="cp">#define R0900_P2_QDCCOMP 0xf209</span>
<span class="cp">#define F0900_P2_QAVERAGE_ADJ 0xf20901ff</span>

<span class="cm">/*P2_POWERI*/</span>
<span class="cp">#define R0900_P2_POWERI 0xf20a</span>
<span class="cp">#define F0900_P2_POWER_I 0xf20a00ff</span>

<span class="cm">/*P2_POWERQ*/</span>
<span class="cp">#define R0900_P2_POWERQ 0xf20b</span>
<span class="cp">#define F0900_P2_POWER_Q 0xf20b00ff</span>

<span class="cm">/*P2_AGC1AMM*/</span>
<span class="cp">#define R0900_P2_AGC1AMM 0xf20c</span>
<span class="cp">#define F0900_P2_AMM_VALUE 0xf20c00ff</span>

<span class="cm">/*P2_AGC1QUAD*/</span>
<span class="cp">#define R0900_P2_AGC1QUAD 0xf20d</span>
<span class="cp">#define F0900_P2_QUAD_VALUE 0xf20d01ff</span>

<span class="cm">/*P2_AGCIQIN1*/</span>
<span class="cp">#define R0900_P2_AGCIQIN1 0xf20e</span>
<span class="cp">#define F0900_P2_AGCIQ_VALUE1 0xf20e00ff</span>

<span class="cm">/*P2_AGCIQIN0*/</span>
<span class="cp">#define R0900_P2_AGCIQIN0 0xf20f</span>
<span class="cp">#define F0900_P2_AGCIQ_VALUE0 0xf20f00ff</span>

<span class="cm">/*P2_DEMOD*/</span>
<span class="cp">#define R0900_P2_DEMOD 0xf210</span>
<span class="cp">#define F0900_P2_MANUALS2_ROLLOFF 0xf2100080</span>
<span class="cp">#define F0900_P2_SPECINV_CONTROL 0xf2100030</span>
<span class="cp">#define F0900_P2_FORCE_ENASAMP 0xf2100008</span>
<span class="cp">#define F0900_P2_MANUALSX_ROLLOFF 0xf2100004</span>
<span class="cp">#define F0900_P2_ROLLOFF_CONTROL 0xf2100003</span>

<span class="cm">/*P2_DMDMODCOD*/</span>
<span class="cp">#define R0900_P2_DMDMODCOD 0xf211</span>
<span class="cp">#define F0900_P2_MANUAL_MODCOD 0xf2110080</span>
<span class="cp">#define F0900_P2_DEMOD_MODCOD 0xf211007c</span>
<span class="cp">#define F0900_P2_DEMOD_TYPE 0xf2110003</span>

<span class="cm">/*P2_DSTATUS*/</span>
<span class="cp">#define R0900_P2_DSTATUS 0xf212</span>
<span class="cp">#define F0900_P2_CAR_LOCK 0xf2120080</span>
<span class="cp">#define F0900_P2_TMGLOCK_QUALITY 0xf2120060</span>
<span class="cp">#define F0900_P2_LOCK_DEFINITIF 0xf2120008</span>
<span class="cp">#define F0900_P2_OVADC_DETECT 0xf2120001</span>

<span class="cm">/*P2_DSTATUS2*/</span>
<span class="cp">#define R0900_P2_DSTATUS2 0xf213</span>
<span class="cp">#define F0900_P2_DEMOD_DELOCK 0xf2130080</span>
<span class="cp">#define F0900_P2_AGC1_NOSIGNALACK 0xf2130008</span>
<span class="cp">#define F0900_P2_AGC2_OVERFLOW 0xf2130004</span>
<span class="cp">#define F0900_P2_CFR_OVERFLOW 0xf2130002</span>
<span class="cp">#define F0900_P2_GAMMA_OVERUNDER 0xf2130001</span>

<span class="cm">/*P2_DMDCFGMD*/</span>
<span class="cp">#define R0900_P2_DMDCFGMD 0xf214</span>
<span class="cp">#define F0900_P2_DVBS2_ENABLE 0xf2140080</span>
<span class="cp">#define F0900_P2_DVBS1_ENABLE 0xf2140040</span>
<span class="cp">#define F0900_P2_SCAN_ENABLE 0xf2140010</span>
<span class="cp">#define F0900_P2_CFR_AUTOSCAN 0xf2140008</span>
<span class="cp">#define F0900_P2_TUN_RNG 0xf2140003</span>

<span class="cm">/*P2_DMDCFG2*/</span>
<span class="cp">#define R0900_P2_DMDCFG2 0xf215</span>
<span class="cp">#define F0900_P2_S1S2_SEQUENTIAL 0xf2150040</span>
<span class="cp">#define F0900_P2_INFINITE_RELOCK 0xf2150010</span>

<span class="cm">/*P2_DMDISTATE*/</span>
<span class="cp">#define R0900_P2_DMDISTATE 0xf216</span>
<span class="cp">#define F0900_P2_I2C_DEMOD_MODE 0xf216001f</span>

<span class="cm">/*P2_DMDT0M*/</span>
<span class="cp">#define R0900_P2_DMDT0M 0xf217</span>
<span class="cp">#define F0900_P2_DMDT0_MIN 0xf21700ff</span>

<span class="cm">/*P2_DMDSTATE*/</span>
<span class="cp">#define R0900_P2_DMDSTATE 0xf21b</span>
<span class="cp">#define F0900_P2_HEADER_MODE 0xf21b0060</span>

<span class="cm">/*P2_DMDFLYW*/</span>
<span class="cp">#define R0900_P2_DMDFLYW 0xf21c</span>
<span class="cp">#define F0900_P2_I2C_IRQVAL 0xf21c00f0</span>
<span class="cp">#define F0900_P2_FLYWHEEL_CPT 0xf21c000f</span>

<span class="cm">/*P2_DSTATUS3*/</span>
<span class="cp">#define R0900_P2_DSTATUS3 0xf21d</span>
<span class="cp">#define F0900_P2_DEMOD_CFGMODE 0xf21d0060</span>

<span class="cm">/*P2_DMDCFG3*/</span>
<span class="cp">#define R0900_P2_DMDCFG3 0xf21e</span>
<span class="cp">#define F0900_P2_NOSTOP_FIFOFULL 0xf21e0008</span>

<span class="cm">/*P2_DMDCFG4*/</span>
<span class="cp">#define R0900_P2_DMDCFG4 0xf21f</span>
<span class="cp">#define F0900_P2_TUNER_NRELAUNCH 0xf21f0008</span>

<span class="cm">/*P2_CORRELMANT*/</span>
<span class="cp">#define R0900_P2_CORRELMANT 0xf220</span>
<span class="cp">#define F0900_P2_CORREL_MANT 0xf22000ff</span>

<span class="cm">/*P2_CORRELABS*/</span>
<span class="cp">#define R0900_P2_CORRELABS 0xf221</span>
<span class="cp">#define F0900_P2_CORREL_ABS 0xf22100ff</span>

<span class="cm">/*P2_CORRELEXP*/</span>
<span class="cp">#define R0900_P2_CORRELEXP 0xf222</span>
<span class="cp">#define F0900_P2_CORREL_ABSEXP 0xf22200f0</span>
<span class="cp">#define F0900_P2_CORREL_EXP 0xf222000f</span>

<span class="cm">/*P2_PLHMODCOD*/</span>
<span class="cp">#define R0900_P2_PLHMODCOD 0xf224</span>
<span class="cp">#define F0900_P2_SPECINV_DEMOD 0xf2240080</span>
<span class="cp">#define F0900_P2_PLH_MODCOD 0xf224007c</span>
<span class="cp">#define F0900_P2_PLH_TYPE 0xf2240003</span>

<span class="cm">/*P2_DMDREG*/</span>
<span class="cp">#define R0900_P2_DMDREG 0xf225</span>
<span class="cp">#define F0900_P2_DECIM_PLFRAMES 0xf2250001</span>

<span class="cm">/*P2_AGC2O*/</span>
<span class="cp">#define R0900_P2_AGC2O 0xf22c</span>
<span class="cp">#define F0900_P2_AGC2_COEF 0xf22c0007</span>

<span class="cm">/*P2_AGC2REF*/</span>
<span class="cp">#define R0900_P2_AGC2REF 0xf22d</span>
<span class="cp">#define F0900_P2_AGC2_REF 0xf22d00ff</span>

<span class="cm">/*P2_AGC1ADJ*/</span>
<span class="cp">#define R0900_P2_AGC1ADJ 0xf22e</span>
<span class="cp">#define F0900_P2_AGC1_ADJUSTED 0xf22e007f</span>

<span class="cm">/*P2_AGC2I1*/</span>
<span class="cp">#define R0900_P2_AGC2I1 0xf236</span>
<span class="cp">#define F0900_P2_AGC2_INTEGRATOR1 0xf23600ff</span>

<span class="cm">/*P2_AGC2I0*/</span>
<span class="cp">#define R0900_P2_AGC2I0 0xf237</span>
<span class="cp">#define F0900_P2_AGC2_INTEGRATOR0 0xf23700ff</span>

<span class="cm">/*P2_CARCFG*/</span>
<span class="cp">#define R0900_P2_CARCFG 0xf238</span>
<span class="cp">#define F0900_P2_CFRUPLOW_AUTO 0xf2380080</span>
<span class="cp">#define F0900_P2_CFRUPLOW_TEST 0xf2380040</span>
<span class="cp">#define F0900_P2_ROTAON 0xf2380004</span>
<span class="cp">#define F0900_P2_PH_DET_ALGO 0xf2380003</span>

<span class="cm">/*P2_ACLC*/</span>
<span class="cp">#define R0900_P2_ACLC 0xf239</span>
<span class="cp">#define F0900_P2_CAR_ALPHA_MANT 0xf2390030</span>
<span class="cp">#define F0900_P2_CAR_ALPHA_EXP 0xf239000f</span>

<span class="cm">/*P2_BCLC*/</span>
<span class="cp">#define R0900_P2_BCLC 0xf23a</span>
<span class="cp">#define F0900_P2_CAR_BETA_MANT 0xf23a0030</span>
<span class="cp">#define F0900_P2_CAR_BETA_EXP 0xf23a000f</span>

<span class="cm">/*P2_CARFREQ*/</span>
<span class="cp">#define R0900_P2_CARFREQ 0xf23d</span>
<span class="cp">#define F0900_P2_KC_COARSE_EXP 0xf23d00f0</span>
<span class="cp">#define F0900_P2_BETA_FREQ 0xf23d000f</span>

<span class="cm">/*P2_CARHDR*/</span>
<span class="cp">#define R0900_P2_CARHDR 0xf23e</span>
<span class="cp">#define F0900_P2_K_FREQ_HDR 0xf23e00ff</span>

<span class="cm">/*P2_LDT*/</span>
<span class="cp">#define R0900_P2_LDT 0xf23f</span>
<span class="cp">#define F0900_P2_CARLOCK_THRES 0xf23f01ff</span>

<span class="cm">/*P2_LDT2*/</span>
<span class="cp">#define R0900_P2_LDT2 0xf240</span>
<span class="cp">#define F0900_P2_CARLOCK_THRES2 0xf24001ff</span>

<span class="cm">/*P2_CFRICFG*/</span>
<span class="cp">#define R0900_P2_CFRICFG 0xf241</span>
<span class="cp">#define F0900_P2_NEG_CFRSTEP 0xf2410001</span>

<span class="cm">/*P2_CFRUP1*/</span>
<span class="cp">#define R0900_P2_CFRUP1 0xf242</span>
<span class="cp">#define F0900_P2_CFR_UP1 0xf24201ff</span>

<span class="cm">/*P2_CFRUP0*/</span>
<span class="cp">#define R0900_P2_CFRUP0 0xf243</span>
<span class="cp">#define F0900_P2_CFR_UP0 0xf24300ff</span>

<span class="cm">/*P2_CFRLOW1*/</span>
<span class="cp">#define R0900_P2_CFRLOW1 0xf246</span>
<span class="cp">#define F0900_P2_CFR_LOW1 0xf24601ff</span>

<span class="cm">/*P2_CFRLOW0*/</span>
<span class="cp">#define R0900_P2_CFRLOW0 0xf247</span>
<span class="cp">#define F0900_P2_CFR_LOW0 0xf24700ff</span>

<span class="cm">/*P2_CFRINIT1*/</span>
<span class="cp">#define R0900_P2_CFRINIT1 0xf248</span>
<span class="cp">#define F0900_P2_CFR_INIT1 0xf24801ff</span>

<span class="cm">/*P2_CFRINIT0*/</span>
<span class="cp">#define R0900_P2_CFRINIT0 0xf249</span>
<span class="cp">#define F0900_P2_CFR_INIT0 0xf24900ff</span>

<span class="cm">/*P2_CFRINC1*/</span>
<span class="cp">#define R0900_P2_CFRINC1 0xf24a</span>
<span class="cp">#define F0900_P2_MANUAL_CFRINC 0xf24a0080</span>
<span class="cp">#define F0900_P2_CFR_INC1 0xf24a003f</span>

<span class="cm">/*P2_CFRINC0*/</span>
<span class="cp">#define R0900_P2_CFRINC0 0xf24b</span>
<span class="cp">#define F0900_P2_CFR_INC0 0xf24b00f8</span>

<span class="cm">/*P2_CFR2*/</span>
<span class="cp">#define R0900_P2_CFR2 0xf24c</span>
<span class="cp">#define F0900_P2_CAR_FREQ2 0xf24c01ff</span>

<span class="cm">/*P2_CFR1*/</span>
<span class="cp">#define R0900_P2_CFR1 0xf24d</span>
<span class="cp">#define F0900_P2_CAR_FREQ1 0xf24d00ff</span>

<span class="cm">/*P2_CFR0*/</span>
<span class="cp">#define R0900_P2_CFR0 0xf24e</span>
<span class="cp">#define F0900_P2_CAR_FREQ0 0xf24e00ff</span>

<span class="cm">/*P2_LDI*/</span>
<span class="cp">#define R0900_P2_LDI 0xf24f</span>
<span class="cp">#define F0900_P2_LOCK_DET_INTEGR 0xf24f01ff</span>

<span class="cm">/*P2_TMGCFG*/</span>
<span class="cp">#define R0900_P2_TMGCFG 0xf250</span>
<span class="cp">#define F0900_P2_TMGLOCK_BETA 0xf25000c0</span>
<span class="cp">#define F0900_P2_DO_TIMING_CORR 0xf2500010</span>
<span class="cp">#define F0900_P2_TMG_MINFREQ 0xf2500003</span>

<span class="cm">/*P2_RTC*/</span>
<span class="cp">#define R0900_P2_RTC 0xf251</span>
<span class="cp">#define F0900_P2_TMGALPHA_EXP 0xf25100f0</span>
<span class="cp">#define F0900_P2_TMGBETA_EXP 0xf251000f</span>

<span class="cm">/*P2_RTCS2*/</span>
<span class="cp">#define R0900_P2_RTCS2 0xf252</span>
<span class="cp">#define F0900_P2_TMGALPHAS2_EXP 0xf25200f0</span>
<span class="cp">#define F0900_P2_TMGBETAS2_EXP 0xf252000f</span>

<span class="cm">/*P2_TMGTHRISE*/</span>
<span class="cp">#define R0900_P2_TMGTHRISE 0xf253</span>
<span class="cp">#define F0900_P2_TMGLOCK_THRISE 0xf25300ff</span>

<span class="cm">/*P2_TMGTHFALL*/</span>
<span class="cp">#define R0900_P2_TMGTHFALL 0xf254</span>
<span class="cp">#define F0900_P2_TMGLOCK_THFALL 0xf25400ff</span>

<span class="cm">/*P2_SFRUPRATIO*/</span>
<span class="cp">#define R0900_P2_SFRUPRATIO 0xf255</span>
<span class="cp">#define F0900_P2_SFR_UPRATIO 0xf25500ff</span>

<span class="cm">/*P2_SFRLOWRATIO*/</span>
<span class="cp">#define R0900_P2_SFRLOWRATIO 0xf256</span>
<span class="cp">#define F0900_P2_SFR_LOWRATIO 0xf25600ff</span>

<span class="cm">/*P2_KREFTMG*/</span>
<span class="cp">#define R0900_P2_KREFTMG 0xf258</span>
<span class="cp">#define F0900_P2_KREF_TMG 0xf25800ff</span>

<span class="cm">/*P2_SFRSTEP*/</span>
<span class="cp">#define R0900_P2_SFRSTEP 0xf259</span>
<span class="cp">#define F0900_P2_SFR_SCANSTEP 0xf25900f0</span>
<span class="cp">#define F0900_P2_SFR_CENTERSTEP 0xf259000f</span>

<span class="cm">/*P2_TMGCFG2*/</span>
<span class="cp">#define R0900_P2_TMGCFG2 0xf25a</span>
<span class="cp">#define F0900_P2_SFRRATIO_FINE 0xf25a0001</span>

<span class="cm">/*P2_KREFTMG2*/</span>
<span class="cp">#define R0900_P2_KREFTMG2 0xf25b</span>
<span class="cp">#define F0900_P2_KREF_TMG2 0xf25b00ff</span>

<span class="cm">/*P2_SFRINIT1*/</span>
<span class="cp">#define R0900_P2_SFRINIT1 0xf25e</span>
<span class="cp">#define F0900_P2_SFR_INIT1 0xf25e007f</span>

<span class="cm">/*P2_SFRINIT0*/</span>
<span class="cp">#define R0900_P2_SFRINIT0 0xf25f</span>
<span class="cp">#define F0900_P2_SFR_INIT0 0xf25f00ff</span>

<span class="cm">/*P2_SFRUP1*/</span>
<span class="cp">#define R0900_P2_SFRUP1 0xf260</span>
<span class="cp">#define F0900_P2_AUTO_GUP 0xf2600080</span>
<span class="cp">#define F0900_P2_SYMB_FREQ_UP1 0xf260007f</span>

<span class="cm">/*P2_SFRUP0*/</span>
<span class="cp">#define R0900_P2_SFRUP0 0xf261</span>
<span class="cp">#define F0900_P2_SYMB_FREQ_UP0 0xf26100ff</span>

<span class="cm">/*P2_SFRLOW1*/</span>
<span class="cp">#define R0900_P2_SFRLOW1 0xf262</span>
<span class="cp">#define F0900_P2_AUTO_GLOW 0xf2620080</span>
<span class="cp">#define F0900_P2_SYMB_FREQ_LOW1 0xf262007f</span>

<span class="cm">/*P2_SFRLOW0*/</span>
<span class="cp">#define R0900_P2_SFRLOW0 0xf263</span>
<span class="cp">#define F0900_P2_SYMB_FREQ_LOW0 0xf26300ff</span>

<span class="cm">/*P2_SFR3*/</span>
<span class="cp">#define R0900_P2_SFR3 0xf264</span>
<span class="cp">#define F0900_P2_SYMB_FREQ3 0xf26400ff</span>

<span class="cm">/*P2_SFR2*/</span>
<span class="cp">#define R0900_P2_SFR2 0xf265</span>
<span class="cp">#define F0900_P2_SYMB_FREQ2 0xf26500ff</span>

<span class="cm">/*P2_SFR1*/</span>
<span class="cp">#define R0900_P2_SFR1 0xf266</span>
<span class="cp">#define F0900_P2_SYMB_FREQ1 0xf26600ff</span>

<span class="cm">/*P2_SFR0*/</span>
<span class="cp">#define R0900_P2_SFR0 0xf267</span>
<span class="cp">#define F0900_P2_SYMB_FREQ0 0xf26700ff</span>

<span class="cm">/*P2_TMGREG2*/</span>
<span class="cp">#define R0900_P2_TMGREG2 0xf268</span>
<span class="cp">#define F0900_P2_TMGREG2 0xf26800ff</span>

<span class="cm">/*P2_TMGREG1*/</span>
<span class="cp">#define R0900_P2_TMGREG1 0xf269</span>
<span class="cp">#define F0900_P2_TMGREG1 0xf26900ff</span>

<span class="cm">/*P2_TMGREG0*/</span>
<span class="cp">#define R0900_P2_TMGREG0 0xf26a</span>
<span class="cp">#define F0900_P2_TMGREG0 0xf26a00ff</span>

<span class="cm">/*P2_TMGLOCK1*/</span>
<span class="cp">#define R0900_P2_TMGLOCK1 0xf26b</span>
<span class="cp">#define F0900_P2_TMGLOCK_LEVEL1 0xf26b01ff</span>

<span class="cm">/*P2_TMGLOCK0*/</span>
<span class="cp">#define R0900_P2_TMGLOCK0 0xf26c</span>
<span class="cp">#define F0900_P2_TMGLOCK_LEVEL0 0xf26c00ff</span>

<span class="cm">/*P2_TMGOBS*/</span>
<span class="cp">#define R0900_P2_TMGOBS 0xf26d</span>
<span class="cp">#define F0900_P2_ROLLOFF_STATUS 0xf26d00c0</span>

<span class="cm">/*P2_EQUALCFG*/</span>
<span class="cp">#define R0900_P2_EQUALCFG 0xf26f</span>
<span class="cp">#define F0900_P2_EQUAL_ON 0xf26f0040</span>
<span class="cp">#define F0900_P2_MU_EQUALDFE 0xf26f0007</span>

<span class="cm">/*P2_EQUAI1*/</span>
<span class="cp">#define R0900_P2_EQUAI1 0xf270</span>
<span class="cp">#define F0900_P2_EQUA_ACCI1 0xf27001ff</span>

<span class="cm">/*P2_EQUAQ1*/</span>
<span class="cp">#define R0900_P2_EQUAQ1 0xf271</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ1 0xf27101ff</span>

<span class="cm">/*P2_EQUAI2*/</span>
<span class="cp">#define R0900_P2_EQUAI2 0xf272</span>
<span class="cp">#define F0900_P2_EQUA_ACCI2 0xf27201ff</span>

<span class="cm">/*P2_EQUAQ2*/</span>
<span class="cp">#define R0900_P2_EQUAQ2 0xf273</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ2 0xf27301ff</span>

<span class="cm">/*P2_EQUAI3*/</span>
<span class="cp">#define R0900_P2_EQUAI3 0xf274</span>
<span class="cp">#define F0900_P2_EQUA_ACCI3 0xf27401ff</span>

<span class="cm">/*P2_EQUAQ3*/</span>
<span class="cp">#define R0900_P2_EQUAQ3 0xf275</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ3 0xf27501ff</span>

<span class="cm">/*P2_EQUAI4*/</span>
<span class="cp">#define R0900_P2_EQUAI4 0xf276</span>
<span class="cp">#define F0900_P2_EQUA_ACCI4 0xf27601ff</span>

<span class="cm">/*P2_EQUAQ4*/</span>
<span class="cp">#define R0900_P2_EQUAQ4 0xf277</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ4 0xf27701ff</span>

<span class="cm">/*P2_EQUAI5*/</span>
<span class="cp">#define R0900_P2_EQUAI5 0xf278</span>
<span class="cp">#define F0900_P2_EQUA_ACCI5 0xf27801ff</span>

<span class="cm">/*P2_EQUAQ5*/</span>
<span class="cp">#define R0900_P2_EQUAQ5 0xf279</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ5 0xf27901ff</span>

<span class="cm">/*P2_EQUAI6*/</span>
<span class="cp">#define R0900_P2_EQUAI6 0xf27a</span>
<span class="cp">#define F0900_P2_EQUA_ACCI6 0xf27a01ff</span>

<span class="cm">/*P2_EQUAQ6*/</span>
<span class="cp">#define R0900_P2_EQUAQ6 0xf27b</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ6 0xf27b01ff</span>

<span class="cm">/*P2_EQUAI7*/</span>
<span class="cp">#define R0900_P2_EQUAI7 0xf27c</span>
<span class="cp">#define F0900_P2_EQUA_ACCI7 0xf27c01ff</span>

<span class="cm">/*P2_EQUAQ7*/</span>
<span class="cp">#define R0900_P2_EQUAQ7 0xf27d</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ7 0xf27d01ff</span>

<span class="cm">/*P2_EQUAI8*/</span>
<span class="cp">#define R0900_P2_EQUAI8 0xf27e</span>
<span class="cp">#define F0900_P2_EQUA_ACCI8 0xf27e01ff</span>

<span class="cm">/*P2_EQUAQ8*/</span>
<span class="cp">#define R0900_P2_EQUAQ8 0xf27f</span>
<span class="cp">#define F0900_P2_EQUA_ACCQ8 0xf27f01ff</span>

<span class="cm">/*P2_NNOSDATAT1*/</span>
<span class="cp">#define R0900_P2_NNOSDATAT1 0xf280</span>
<span class="cp">#define F0900_P2_NOSDATAT_NORMED1 0xf28000ff</span>

<span class="cm">/*P2_NNOSDATAT0*/</span>
<span class="cp">#define R0900_P2_NNOSDATAT0 0xf281</span>
<span class="cp">#define F0900_P2_NOSDATAT_NORMED0 0xf28100ff</span>

<span class="cm">/*P2_NNOSDATA1*/</span>
<span class="cp">#define R0900_P2_NNOSDATA1 0xf282</span>
<span class="cp">#define F0900_P2_NOSDATA_NORMED1 0xf28200ff</span>

<span class="cm">/*P2_NNOSDATA0*/</span>
<span class="cp">#define R0900_P2_NNOSDATA0 0xf283</span>
<span class="cp">#define F0900_P2_NOSDATA_NORMED0 0xf28300ff</span>

<span class="cm">/*P2_NNOSPLHT1*/</span>
<span class="cp">#define R0900_P2_NNOSPLHT1 0xf284</span>
<span class="cp">#define F0900_P2_NOSPLHT_NORMED1 0xf28400ff</span>

<span class="cm">/*P2_NNOSPLHT0*/</span>
<span class="cp">#define R0900_P2_NNOSPLHT0 0xf285</span>
<span class="cp">#define F0900_P2_NOSPLHT_NORMED0 0xf28500ff</span>

<span class="cm">/*P2_NNOSPLH1*/</span>
<span class="cp">#define R0900_P2_NNOSPLH1 0xf286</span>
<span class="cp">#define F0900_P2_NOSPLH_NORMED1 0xf28600ff</span>

<span class="cm">/*P2_NNOSPLH0*/</span>
<span class="cp">#define R0900_P2_NNOSPLH0 0xf287</span>
<span class="cp">#define F0900_P2_NOSPLH_NORMED0 0xf28700ff</span>

<span class="cm">/*P2_NOSDATAT1*/</span>
<span class="cp">#define R0900_P2_NOSDATAT1 0xf288</span>
<span class="cp">#define F0900_P2_NOSDATAT_UNNORMED1 0xf28800ff</span>

<span class="cm">/*P2_NOSDATAT0*/</span>
<span class="cp">#define R0900_P2_NOSDATAT0 0xf289</span>
<span class="cp">#define F0900_P2_NOSDATAT_UNNORMED0 0xf28900ff</span>

<span class="cm">/*P2_NOSDATA1*/</span>
<span class="cp">#define R0900_P2_NOSDATA1 0xf28a</span>
<span class="cp">#define F0900_P2_NOSDATA_UNNORMED1 0xf28a00ff</span>

<span class="cm">/*P2_NOSDATA0*/</span>
<span class="cp">#define R0900_P2_NOSDATA0 0xf28b</span>
<span class="cp">#define F0900_P2_NOSDATA_UNNORMED0 0xf28b00ff</span>

<span class="cm">/*P2_NOSPLHT1*/</span>
<span class="cp">#define R0900_P2_NOSPLHT1 0xf28c</span>
<span class="cp">#define F0900_P2_NOSPLHT_UNNORMED1 0xf28c00ff</span>

<span class="cm">/*P2_NOSPLHT0*/</span>
<span class="cp">#define R0900_P2_NOSPLHT0 0xf28d</span>
<span class="cp">#define F0900_P2_NOSPLHT_UNNORMED0 0xf28d00ff</span>

<span class="cm">/*P2_NOSPLH1*/</span>
<span class="cp">#define R0900_P2_NOSPLH1 0xf28e</span>
<span class="cp">#define F0900_P2_NOSPLH_UNNORMED1 0xf28e00ff</span>

<span class="cm">/*P2_NOSPLH0*/</span>
<span class="cp">#define R0900_P2_NOSPLH0 0xf28f</span>
<span class="cp">#define F0900_P2_NOSPLH_UNNORMED0 0xf28f00ff</span>

<span class="cm">/*P2_CAR2CFG*/</span>
<span class="cp">#define R0900_P2_CAR2CFG 0xf290</span>
<span class="cp">#define F0900_P2_CARRIER3_DISABLE 0xf2900040</span>
<span class="cp">#define F0900_P2_ROTA2ON 0xf2900004</span>
<span class="cp">#define F0900_P2_PH_DET_ALGO2 0xf2900003</span>

<span class="cm">/*P2_CFR2CFR1*/</span>
<span class="cp">#define R0900_P2_CFR2CFR1 0xf291</span>
<span class="cp">#define F0900_P2_CFR2TOCFR1_DVBS1 0xf29100c0</span>
<span class="cp">#define F0900_P2_EN_S2CAR2CENTER 0xf2910020</span>
<span class="cp">#define F0900_P2_DIS_BCHERRCFR2 0xf2910010</span>
<span class="cp">#define F0900_P2_CFR2TOCFR1_BETA 0xf2910007</span>

<span class="cm">/*P2_CFR22*/</span>
<span class="cp">#define R0900_P2_CFR22 0xf293</span>
<span class="cp">#define F0900_P2_CAR2_FREQ2 0xf29301ff</span>

<span class="cm">/*P2_CFR21*/</span>
<span class="cp">#define R0900_P2_CFR21 0xf294</span>
<span class="cp">#define F0900_P2_CAR2_FREQ1 0xf29400ff</span>

<span class="cm">/*P2_CFR20*/</span>
<span class="cp">#define R0900_P2_CFR20 0xf295</span>
<span class="cp">#define F0900_P2_CAR2_FREQ0 0xf29500ff</span>

<span class="cm">/*P2_ACLC2S2Q*/</span>
<span class="cp">#define R0900_P2_ACLC2S2Q 0xf297</span>
<span class="cp">#define F0900_P2_ENAB_SPSKSYMB 0xf2970080</span>
<span class="cp">#define F0900_P2_CAR2S2_Q_ALPH_M 0xf2970030</span>
<span class="cp">#define F0900_P2_CAR2S2_Q_ALPH_E 0xf297000f</span>

<span class="cm">/*P2_ACLC2S28*/</span>
<span class="cp">#define R0900_P2_ACLC2S28 0xf298</span>
<span class="cp">#define F0900_P2_OLDI3Q_MODE 0xf2980080</span>
<span class="cp">#define F0900_P2_CAR2S2_8_ALPH_M 0xf2980030</span>
<span class="cp">#define F0900_P2_CAR2S2_8_ALPH_E 0xf298000f</span>

<span class="cm">/*P2_ACLC2S216A*/</span>
<span class="cp">#define R0900_P2_ACLC2S216A 0xf299</span>
<span class="cp">#define F0900_P2_DIS_C3STOPA2 0xf2990080</span>
<span class="cp">#define F0900_P2_CAR2S2_16ADERAT 0xf2990040</span>
<span class="cp">#define F0900_P2_CAR2S2_16A_ALPH_M 0xf2990030</span>
<span class="cp">#define F0900_P2_CAR2S2_16A_ALPH_E 0xf299000f</span>

<span class="cm">/*P2_ACLC2S232A*/</span>
<span class="cp">#define R0900_P2_ACLC2S232A 0xf29a</span>
<span class="cp">#define F0900_P2_CAR2S2_32ADERAT 0xf29a0040</span>
<span class="cp">#define F0900_P2_CAR2S2_32A_ALPH_M 0xf29a0030</span>
<span class="cp">#define F0900_P2_CAR2S2_32A_ALPH_E 0xf29a000f</span>

<span class="cm">/*P2_BCLC2S2Q*/</span>
<span class="cp">#define R0900_P2_BCLC2S2Q 0xf29c</span>
<span class="cp">#define F0900_P2_CAR2S2_Q_BETA_M 0xf29c0030</span>
<span class="cp">#define F0900_P2_CAR2S2_Q_BETA_E 0xf29c000f</span>

<span class="cm">/*P2_BCLC2S28*/</span>
<span class="cp">#define R0900_P2_BCLC2S28 0xf29d</span>
<span class="cp">#define F0900_P2_CAR2S2_8_BETA_M 0xf29d0030</span>
<span class="cp">#define F0900_P2_CAR2S2_8_BETA_E 0xf29d000f</span>

<span class="cm">/*P2_BCLC2S216A*/</span>
<span class="cp">#define R0900_P2_BCLC2S216A 0xf29e</span>

<span class="cm">/*P2_BCLC2S232A*/</span>
<span class="cp">#define R0900_P2_BCLC2S232A 0xf29f</span>

<span class="cm">/*P2_PLROOT2*/</span>
<span class="cp">#define R0900_P2_PLROOT2 0xf2ac</span>
<span class="cp">#define F0900_P2_PLSCRAMB_MODE 0xf2ac000c</span>
<span class="cp">#define F0900_P2_PLSCRAMB_ROOT2 0xf2ac0003</span>

<span class="cm">/*P2_PLROOT1*/</span>
<span class="cp">#define R0900_P2_PLROOT1 0xf2ad</span>
<span class="cp">#define F0900_P2_PLSCRAMB_ROOT1 0xf2ad00ff</span>

<span class="cm">/*P2_PLROOT0*/</span>
<span class="cp">#define R0900_P2_PLROOT0 0xf2ae</span>
<span class="cp">#define F0900_P2_PLSCRAMB_ROOT0 0xf2ae00ff</span>

<span class="cm">/*P2_MODCODLST0*/</span>
<span class="cp">#define R0900_P2_MODCODLST0 0xf2b0</span>

<span class="cm">/*P2_MODCODLST1*/</span>
<span class="cp">#define R0900_P2_MODCODLST1 0xf2b1</span>
<span class="cp">#define F0900_P2_DIS_MODCOD29 0xf2b100f0</span>
<span class="cp">#define F0900_P2_DIS_32PSK_9_10 0xf2b1000f</span>

<span class="cm">/*P2_MODCODLST2*/</span>
<span class="cp">#define R0900_P2_MODCODLST2 0xf2b2</span>
<span class="cp">#define F0900_P2_DIS_32PSK_8_9 0xf2b200f0</span>
<span class="cp">#define F0900_P2_DIS_32PSK_5_6 0xf2b2000f</span>

<span class="cm">/*P2_MODCODLST3*/</span>
<span class="cp">#define R0900_P2_MODCODLST3 0xf2b3</span>
<span class="cp">#define F0900_P2_DIS_32PSK_4_5 0xf2b300f0</span>
<span class="cp">#define F0900_P2_DIS_32PSK_3_4 0xf2b3000f</span>

<span class="cm">/*P2_MODCODLST4*/</span>
<span class="cp">#define R0900_P2_MODCODLST4 0xf2b4</span>
<span class="cp">#define F0900_P2_DIS_16PSK_9_10 0xf2b400f0</span>
<span class="cp">#define F0900_P2_DIS_16PSK_8_9 0xf2b4000f</span>

<span class="cm">/*P2_MODCODLST5*/</span>
<span class="cp">#define R0900_P2_MODCODLST5 0xf2b5</span>
<span class="cp">#define F0900_P2_DIS_16PSK_5_6 0xf2b500f0</span>
<span class="cp">#define F0900_P2_DIS_16PSK_4_5 0xf2b5000f</span>

<span class="cm">/*P2_MODCODLST6*/</span>
<span class="cp">#define R0900_P2_MODCODLST6 0xf2b6</span>
<span class="cp">#define F0900_P2_DIS_16PSK_3_4 0xf2b600f0</span>
<span class="cp">#define F0900_P2_DIS_16PSK_2_3 0xf2b6000f</span>

<span class="cm">/*P2_MODCODLST7*/</span>
<span class="cp">#define R0900_P2_MODCODLST7 0xf2b7</span>
<span class="cp">#define F0900_P2_DIS_8P_9_10 0xf2b700f0</span>
<span class="cp">#define F0900_P2_DIS_8P_8_9 0xf2b7000f</span>

<span class="cm">/*P2_MODCODLST8*/</span>
<span class="cp">#define R0900_P2_MODCODLST8 0xf2b8</span>
<span class="cp">#define F0900_P2_DIS_8P_5_6 0xf2b800f0</span>
<span class="cp">#define F0900_P2_DIS_8P_3_4 0xf2b8000f</span>

<span class="cm">/*P2_MODCODLST9*/</span>
<span class="cp">#define R0900_P2_MODCODLST9 0xf2b9</span>
<span class="cp">#define F0900_P2_DIS_8P_2_3 0xf2b900f0</span>
<span class="cp">#define F0900_P2_DIS_8P_3_5 0xf2b9000f</span>

<span class="cm">/*P2_MODCODLSTA*/</span>
<span class="cp">#define R0900_P2_MODCODLSTA 0xf2ba</span>
<span class="cp">#define F0900_P2_DIS_QP_9_10 0xf2ba00f0</span>
<span class="cp">#define F0900_P2_DIS_QP_8_9 0xf2ba000f</span>

<span class="cm">/*P2_MODCODLSTB*/</span>
<span class="cp">#define R0900_P2_MODCODLSTB 0xf2bb</span>
<span class="cp">#define F0900_P2_DIS_QP_5_6 0xf2bb00f0</span>
<span class="cp">#define F0900_P2_DIS_QP_4_5 0xf2bb000f</span>

<span class="cm">/*P2_MODCODLSTC*/</span>
<span class="cp">#define R0900_P2_MODCODLSTC 0xf2bc</span>
<span class="cp">#define F0900_P2_DIS_QP_3_4 0xf2bc00f0</span>
<span class="cp">#define F0900_P2_DIS_QP_2_3 0xf2bc000f</span>

<span class="cm">/*P2_MODCODLSTD*/</span>
<span class="cp">#define R0900_P2_MODCODLSTD 0xf2bd</span>
<span class="cp">#define F0900_P2_DIS_QP_3_5 0xf2bd00f0</span>
<span class="cp">#define F0900_P2_DIS_QP_1_2 0xf2bd000f</span>

<span class="cm">/*P2_MODCODLSTE*/</span>
<span class="cp">#define R0900_P2_MODCODLSTE 0xf2be</span>
<span class="cp">#define F0900_P2_DIS_QP_2_5 0xf2be00f0</span>
<span class="cp">#define F0900_P2_DIS_QP_1_3 0xf2be000f</span>

<span class="cm">/*P2_MODCODLSTF*/</span>
<span class="cp">#define R0900_P2_MODCODLSTF 0xf2bf</span>
<span class="cp">#define F0900_P2_DIS_QP_1_4 0xf2bf00f0</span>

<span class="cm">/*P2_GAUSSR0*/</span>
<span class="cp">#define R0900_P2_GAUSSR0 0xf2c0</span>
<span class="cp">#define F0900_P2_EN_CCIMODE 0xf2c00080</span>
<span class="cp">#define F0900_P2_R0_GAUSSIEN 0xf2c0007f</span>

<span class="cm">/*P2_CCIR0*/</span>
<span class="cp">#define R0900_P2_CCIR0 0xf2c1</span>
<span class="cp">#define F0900_P2_CCIDETECT_PLHONLY 0xf2c10080</span>
<span class="cp">#define F0900_P2_R0_CCI 0xf2c1007f</span>

<span class="cm">/*P2_CCIQUANT*/</span>
<span class="cp">#define R0900_P2_CCIQUANT 0xf2c2</span>
<span class="cp">#define F0900_P2_CCI_BETA 0xf2c200e0</span>
<span class="cp">#define F0900_P2_CCI_QUANT 0xf2c2001f</span>

<span class="cm">/*P2_CCITHRES*/</span>
<span class="cp">#define R0900_P2_CCITHRES 0xf2c3</span>
<span class="cp">#define F0900_P2_CCI_THRESHOLD 0xf2c300ff</span>

<span class="cm">/*P2_CCIACC*/</span>
<span class="cp">#define R0900_P2_CCIACC 0xf2c4</span>
<span class="cp">#define F0900_P2_CCI_VALUE 0xf2c400ff</span>

<span class="cm">/*P2_DMDRESCFG*/</span>
<span class="cp">#define R0900_P2_DMDRESCFG 0xf2c6</span>
<span class="cp">#define F0900_P2_DMDRES_RESET 0xf2c60080</span>
<span class="cp">#define F0900_P2_DMDRES_STRALL 0xf2c60008</span>
<span class="cp">#define F0900_P2_DMDRES_NEWONLY 0xf2c60004</span>
<span class="cp">#define F0900_P2_DMDRES_NOSTORE 0xf2c60002</span>

<span class="cm">/*P2_DMDRESADR*/</span>
<span class="cp">#define R0900_P2_DMDRESADR 0xf2c7</span>
<span class="cp">#define F0900_P2_DMDRES_VALIDCFR 0xf2c70040</span>
<span class="cp">#define F0900_P2_DMDRES_MEMFULL 0xf2c70030</span>
<span class="cp">#define F0900_P2_DMDRES_RESNBR 0xf2c7000f</span>

<span class="cm">/*P2_DMDRESDATA7*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA7 0xf2c8</span>
<span class="cp">#define F0900_P2_DMDRES_DATA7 0xf2c800ff</span>

<span class="cm">/*P2_DMDRESDATA6*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA6 0xf2c9</span>
<span class="cp">#define F0900_P2_DMDRES_DATA6 0xf2c900ff</span>

<span class="cm">/*P2_DMDRESDATA5*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA5 0xf2ca</span>
<span class="cp">#define F0900_P2_DMDRES_DATA5 0xf2ca00ff</span>

<span class="cm">/*P2_DMDRESDATA4*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA4 0xf2cb</span>
<span class="cp">#define F0900_P2_DMDRES_DATA4 0xf2cb00ff</span>

<span class="cm">/*P2_DMDRESDATA3*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA3 0xf2cc</span>
<span class="cp">#define F0900_P2_DMDRES_DATA3 0xf2cc00ff</span>

<span class="cm">/*P2_DMDRESDATA2*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA2 0xf2cd</span>
<span class="cp">#define F0900_P2_DMDRES_DATA2 0xf2cd00ff</span>

<span class="cm">/*P2_DMDRESDATA1*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA1 0xf2ce</span>
<span class="cp">#define F0900_P2_DMDRES_DATA1 0xf2ce00ff</span>

<span class="cm">/*P2_DMDRESDATA0*/</span>
<span class="cp">#define R0900_P2_DMDRESDATA0 0xf2cf</span>
<span class="cp">#define F0900_P2_DMDRES_DATA0 0xf2cf00ff</span>

<span class="cm">/*P2_FFEI1*/</span>
<span class="cp">#define R0900_P2_FFEI1 0xf2d0</span>
<span class="cp">#define F0900_P2_FFE_ACCI1 0xf2d001ff</span>

<span class="cm">/*P2_FFEQ1*/</span>
<span class="cp">#define R0900_P2_FFEQ1 0xf2d1</span>
<span class="cp">#define F0900_P2_FFE_ACCQ1 0xf2d101ff</span>

<span class="cm">/*P2_FFEI2*/</span>
<span class="cp">#define R0900_P2_FFEI2 0xf2d2</span>
<span class="cp">#define F0900_P2_FFE_ACCI2 0xf2d201ff</span>

<span class="cm">/*P2_FFEQ2*/</span>
<span class="cp">#define R0900_P2_FFEQ2 0xf2d3</span>
<span class="cp">#define F0900_P2_FFE_ACCQ2 0xf2d301ff</span>

<span class="cm">/*P2_FFEI3*/</span>
<span class="cp">#define R0900_P2_FFEI3 0xf2d4</span>
<span class="cp">#define F0900_P2_FFE_ACCI3 0xf2d401ff</span>

<span class="cm">/*P2_FFEQ3*/</span>
<span class="cp">#define R0900_P2_FFEQ3 0xf2d5</span>
<span class="cp">#define F0900_P2_FFE_ACCQ3 0xf2d501ff</span>

<span class="cm">/*P2_FFEI4*/</span>
<span class="cp">#define R0900_P2_FFEI4 0xf2d6</span>
<span class="cp">#define F0900_P2_FFE_ACCI4 0xf2d601ff</span>

<span class="cm">/*P2_FFEQ4*/</span>
<span class="cp">#define R0900_P2_FFEQ4 0xf2d7</span>
<span class="cp">#define F0900_P2_FFE_ACCQ4 0xf2d701ff</span>

<span class="cm">/*P2_FFECFG*/</span>
<span class="cp">#define R0900_P2_FFECFG 0xf2d8</span>
<span class="cp">#define F0900_P2_EQUALFFE_ON 0xf2d80040</span>
<span class="cp">#define F0900_P2_MU_EQUALFFE 0xf2d80007</span>

<span class="cm">/*P2_TNRCFG*/</span>
<span class="cp">#define R0900_P2_TNRCFG 0xf2e0</span>
<span class="cp">#define F0900_P2_TUN_ACKFAIL 0xf2e00080</span>
<span class="cp">#define F0900_P2_TUN_TYPE 0xf2e00070</span>
<span class="cp">#define F0900_P2_TUN_SECSTOP 0xf2e00008</span>
<span class="cp">#define F0900_P2_TUN_VCOSRCH 0xf2e00004</span>
<span class="cp">#define F0900_P2_TUN_MADDRESS 0xf2e00003</span>

<span class="cm">/*P2_TNRCFG2*/</span>
<span class="cp">#define R0900_P2_TNRCFG2 0xf2e1</span>
<span class="cp">#define F0900_P2_TUN_IQSWAP 0xf2e10080</span>
<span class="cp">#define F0900_P2_DIS_BWCALC 0xf2e10004</span>
<span class="cp">#define F0900_P2_SHORT_WAITSTATES 0xf2e10002</span>

<span class="cm">/*P2_TNRXTAL*/</span>
<span class="cp">#define R0900_P2_TNRXTAL 0xf2e4</span>
<span class="cp">#define F0900_P2_TUN_XTALFREQ 0xf2e4001f</span>

<span class="cm">/*P2_TNRSTEPS*/</span>
<span class="cp">#define R0900_P2_TNRSTEPS 0xf2e7</span>
<span class="cp">#define F0900_P2_TUNER_BW0P125 0xf2e70080</span>
<span class="cp">#define F0900_P2_BWINC_OFFSET 0xf2e70170</span>
<span class="cp">#define F0900_P2_SOFTSTEP_RNG 0xf2e70008</span>
<span class="cp">#define F0900_P2_TUN_BWOFFSET 0xf2e70007</span>

<span class="cm">/*P2_TNRGAIN*/</span>
<span class="cp">#define R0900_P2_TNRGAIN 0xf2e8</span>
<span class="cp">#define F0900_P2_TUN_KDIVEN 0xf2e800c0</span>
<span class="cp">#define F0900_P2_STB6X00_OCK 0xf2e80030</span>
<span class="cp">#define F0900_P2_TUN_GAIN 0xf2e8000f</span>

<span class="cm">/*P2_TNRRF1*/</span>
<span class="cp">#define R0900_P2_TNRRF1 0xf2e9</span>
<span class="cp">#define F0900_P2_TUN_RFFREQ2 0xf2e900ff</span>

<span class="cm">/*P2_TNRRF0*/</span>
<span class="cp">#define R0900_P2_TNRRF0 0xf2ea</span>
<span class="cp">#define F0900_P2_TUN_RFFREQ1 0xf2ea00ff</span>

<span class="cm">/*P2_TNRBW*/</span>
<span class="cp">#define R0900_P2_TNRBW 0xf2eb</span>
<span class="cp">#define F0900_P2_TUN_RFFREQ0 0xf2eb00c0</span>
<span class="cp">#define F0900_P2_TUN_BW 0xf2eb003f</span>

<span class="cm">/*P2_TNRADJ*/</span>
<span class="cp">#define R0900_P2_TNRADJ 0xf2ec</span>
<span class="cp">#define F0900_P2_STB61X0_CALTIME 0xf2ec0040</span>

<span class="cm">/*P2_TNRCTL2*/</span>
<span class="cp">#define R0900_P2_TNRCTL2 0xf2ed</span>
<span class="cp">#define F0900_P2_STB61X0_RCCKOFF 0xf2ed0080</span>
<span class="cp">#define F0900_P2_STB61X0_ICP_SDOFF 0xf2ed0040</span>
<span class="cp">#define F0900_P2_STB61X0_DCLOOPOFF 0xf2ed0020</span>
<span class="cp">#define F0900_P2_STB61X0_REFOUTSEL 0xf2ed0010</span>
<span class="cp">#define F0900_P2_STB61X0_CALOFF 0xf2ed0008</span>
<span class="cp">#define F0900_P2_STB6XX0_LPT_BEN 0xf2ed0004</span>
<span class="cp">#define F0900_P2_STB6XX0_RX_OSCP 0xf2ed0002</span>
<span class="cp">#define F0900_P2_STB6XX0_SYN 0xf2ed0001</span>

<span class="cm">/*P2_TNRCFG3*/</span>
<span class="cp">#define R0900_P2_TNRCFG3 0xf2ee</span>
<span class="cp">#define F0900_P2_TUN_PLLFREQ 0xf2ee001c</span>
<span class="cp">#define F0900_P2_TUN_I2CFREQ_MODE 0xf2ee0003</span>

<span class="cm">/*P2_TNRLAUNCH*/</span>
<span class="cp">#define R0900_P2_TNRLAUNCH 0xf2f0</span>

<span class="cm">/*P2_TNRLD*/</span>
<span class="cp">#define R0900_P2_TNRLD 0xf2f0</span>
<span class="cp">#define F0900_P2_TUNLD_VCOING 0xf2f00080</span>
<span class="cp">#define F0900_P2_TUN_REG1FAIL 0xf2f00040</span>
<span class="cp">#define F0900_P2_TUN_REG2FAIL 0xf2f00020</span>
<span class="cp">#define F0900_P2_TUN_REG3FAIL 0xf2f00010</span>
<span class="cp">#define F0900_P2_TUN_REG4FAIL 0xf2f00008</span>
<span class="cp">#define F0900_P2_TUN_REG5FAIL 0xf2f00004</span>
<span class="cp">#define F0900_P2_TUN_BWING 0xf2f00002</span>
<span class="cp">#define F0900_P2_TUN_LOCKED 0xf2f00001</span>

<span class="cm">/*P2_TNROBSL*/</span>
<span class="cp">#define R0900_P2_TNROBSL 0xf2f6</span>
<span class="cp">#define F0900_P2_TUN_I2CABORTED 0xf2f60080</span>
<span class="cp">#define F0900_P2_TUN_LPEN 0xf2f60040</span>
<span class="cp">#define F0900_P2_TUN_FCCK 0xf2f60020</span>
<span class="cp">#define F0900_P2_TUN_I2CLOCKED 0xf2f60010</span>
<span class="cp">#define F0900_P2_TUN_PROGDONE 0xf2f6000c</span>
<span class="cp">#define F0900_P2_TUN_RFRESTE1 0xf2f60003</span>

<span class="cm">/*P2_TNRRESTE*/</span>
<span class="cp">#define R0900_P2_TNRRESTE 0xf2f7</span>
<span class="cp">#define F0900_P2_TUN_RFRESTE0 0xf2f700ff</span>

<span class="cm">/*P2_SMAPCOEF7*/</span>
<span class="cp">#define R0900_P2_SMAPCOEF7 0xf300</span>
<span class="cp">#define F0900_P2_DIS_QSCALE 0xf3000080</span>
<span class="cp">#define F0900_P2_SMAPCOEF_Q_LLR12 0xf300017f</span>

<span class="cm">/*P2_SMAPCOEF6*/</span>
<span class="cp">#define R0900_P2_SMAPCOEF6 0xf301</span>
<span class="cp">#define F0900_P2_ADJ_8PSKLLR1 0xf3010004</span>
<span class="cp">#define F0900_P2_OLD_8PSKLLR1 0xf3010002</span>
<span class="cp">#define F0900_P2_DIS_AB8PSK 0xf3010001</span>

<span class="cm">/*P2_SMAPCOEF5*/</span>
<span class="cp">#define R0900_P2_SMAPCOEF5 0xf302</span>
<span class="cp">#define F0900_P2_DIS_8SCALE 0xf3020080</span>
<span class="cp">#define F0900_P2_SMAPCOEF_8P_LLR23 0xf302017f</span>

<span class="cm">/*P2_NCO2MAX1*/</span>
<span class="cp">#define R0900_P2_NCO2MAX1 0xf314</span>
<span class="cp">#define F0900_P2_TETA2_MAXVABS1 0xf31400ff</span>

<span class="cm">/*P2_NCO2MAX0*/</span>
<span class="cp">#define R0900_P2_NCO2MAX0 0xf315</span>
<span class="cp">#define F0900_P2_TETA2_MAXVABS0 0xf31500ff</span>

<span class="cm">/*P2_NCO2FR1*/</span>
<span class="cp">#define R0900_P2_NCO2FR1 0xf316</span>
<span class="cp">#define F0900_P2_NCO2FINAL_ANGLE1 0xf31600ff</span>

<span class="cm">/*P2_NCO2FR0*/</span>
<span class="cp">#define R0900_P2_NCO2FR0 0xf317</span>
<span class="cp">#define F0900_P2_NCO2FINAL_ANGLE0 0xf31700ff</span>

<span class="cm">/*P2_CFR2AVRGE1*/</span>
<span class="cp">#define R0900_P2_CFR2AVRGE1 0xf318</span>
<span class="cp">#define F0900_P2_I2C_CFR2AVERAGE1 0xf31800ff</span>

<span class="cm">/*P2_CFR2AVRGE0*/</span>
<span class="cp">#define R0900_P2_CFR2AVRGE0 0xf319</span>
<span class="cp">#define F0900_P2_I2C_CFR2AVERAGE0 0xf31900ff</span>

<span class="cm">/*P2_DMDPLHSTAT*/</span>
<span class="cp">#define R0900_P2_DMDPLHSTAT 0xf320</span>
<span class="cp">#define F0900_P2_PLH_STATISTIC 0xf32000ff</span>

<span class="cm">/*P2_LOCKTIME3*/</span>
<span class="cp">#define R0900_P2_LOCKTIME3 0xf322</span>
<span class="cp">#define F0900_P2_DEMOD_LOCKTIME3 0xf32200ff</span>

<span class="cm">/*P2_LOCKTIME2*/</span>
<span class="cp">#define R0900_P2_LOCKTIME2 0xf323</span>
<span class="cp">#define F0900_P2_DEMOD_LOCKTIME2 0xf32300ff</span>

<span class="cm">/*P2_LOCKTIME1*/</span>
<span class="cp">#define R0900_P2_LOCKTIME1 0xf324</span>
<span class="cp">#define F0900_P2_DEMOD_LOCKTIME1 0xf32400ff</span>

<span class="cm">/*P2_LOCKTIME0*/</span>
<span class="cp">#define R0900_P2_LOCKTIME0 0xf325</span>
<span class="cp">#define F0900_P2_DEMOD_LOCKTIME0 0xf32500ff</span>

<span class="cm">/*P2_VITSCALE*/</span>
<span class="cp">#define R0900_P2_VITSCALE 0xf332</span>
<span class="cp">#define F0900_P2_NVTH_NOSRANGE 0xf3320080</span>
<span class="cp">#define F0900_P2_VERROR_MAXMODE 0xf3320040</span>
<span class="cp">#define F0900_P2_NSLOWSN_LOCKED 0xf3320008</span>
<span class="cp">#define F0900_P2_DIS_RSFLOCK 0xf3320002</span>

<span class="cm">/*P2_FECM*/</span>
<span class="cp">#define R0900_P2_FECM 0xf333</span>
<span class="cp">#define F0900_P2_DSS_DVB 0xf3330080</span>
<span class="cp">#define F0900_P2_DSS_SRCH 0xf3330010</span>
<span class="cp">#define F0900_P2_SYNCVIT 0xf3330002</span>
<span class="cp">#define F0900_P2_IQINV 0xf3330001</span>

<span class="cm">/*P2_VTH12*/</span>
<span class="cp">#define R0900_P2_VTH12 0xf334</span>
<span class="cp">#define F0900_P2_VTH12 0xf33400ff</span>

<span class="cm">/*P2_VTH23*/</span>
<span class="cp">#define R0900_P2_VTH23 0xf335</span>
<span class="cp">#define F0900_P2_VTH23 0xf33500ff</span>

<span class="cm">/*P2_VTH34*/</span>
<span class="cp">#define R0900_P2_VTH34 0xf336</span>
<span class="cp">#define F0900_P2_VTH34 0xf33600ff</span>

<span class="cm">/*P2_VTH56*/</span>
<span class="cp">#define R0900_P2_VTH56 0xf337</span>
<span class="cp">#define F0900_P2_VTH56 0xf33700ff</span>

<span class="cm">/*P2_VTH67*/</span>
<span class="cp">#define R0900_P2_VTH67 0xf338</span>
<span class="cp">#define F0900_P2_VTH67 0xf33800ff</span>

<span class="cm">/*P2_VTH78*/</span>
<span class="cp">#define R0900_P2_VTH78 0xf339</span>
<span class="cp">#define F0900_P2_VTH78 0xf33900ff</span>

<span class="cm">/*P2_VITCURPUN*/</span>
<span class="cp">#define R0900_P2_VITCURPUN 0xf33a</span>
<span class="cp">#define F0900_P2_VIT_CURPUN 0xf33a001f</span>

<span class="cm">/*P2_VERROR*/</span>
<span class="cp">#define R0900_P2_VERROR 0xf33b</span>
<span class="cp">#define F0900_P2_REGERR_VIT 0xf33b00ff</span>

<span class="cm">/*P2_PRVIT*/</span>
<span class="cp">#define R0900_P2_PRVIT 0xf33c</span>
<span class="cp">#define F0900_P2_DIS_VTHLOCK 0xf33c0040</span>
<span class="cp">#define F0900_P2_E7_8VIT 0xf33c0020</span>
<span class="cp">#define F0900_P2_E6_7VIT 0xf33c0010</span>
<span class="cp">#define F0900_P2_E5_6VIT 0xf33c0008</span>
<span class="cp">#define F0900_P2_E3_4VIT 0xf33c0004</span>
<span class="cp">#define F0900_P2_E2_3VIT 0xf33c0002</span>
<span class="cp">#define F0900_P2_E1_2VIT 0xf33c0001</span>

<span class="cm">/*P2_VAVSRVIT*/</span>
<span class="cp">#define R0900_P2_VAVSRVIT 0xf33d</span>
<span class="cp">#define F0900_P2_AMVIT 0xf33d0080</span>
<span class="cp">#define F0900_P2_FROZENVIT 0xf33d0040</span>
<span class="cp">#define F0900_P2_SNVIT 0xf33d0030</span>
<span class="cp">#define F0900_P2_TOVVIT 0xf33d000c</span>
<span class="cp">#define F0900_P2_HYPVIT 0xf33d0003</span>

<span class="cm">/*P2_VSTATUSVIT*/</span>
<span class="cp">#define R0900_P2_VSTATUSVIT 0xf33e</span>
<span class="cp">#define F0900_P2_PRFVIT 0xf33e0010</span>
<span class="cp">#define F0900_P2_LOCKEDVIT 0xf33e0008</span>

<span class="cm">/*P2_VTHINUSE*/</span>
<span class="cp">#define R0900_P2_VTHINUSE 0xf33f</span>
<span class="cp">#define F0900_P2_VIT_INUSE 0xf33f00ff</span>

<span class="cm">/*P2_KDIV12*/</span>
<span class="cp">#define R0900_P2_KDIV12 0xf340</span>
<span class="cp">#define F0900_P2_K_DIVIDER_12 0xf340007f</span>

<span class="cm">/*P2_KDIV23*/</span>
<span class="cp">#define R0900_P2_KDIV23 0xf341</span>
<span class="cp">#define F0900_P2_K_DIVIDER_23 0xf341007f</span>

<span class="cm">/*P2_KDIV34*/</span>
<span class="cp">#define R0900_P2_KDIV34 0xf342</span>
<span class="cp">#define F0900_P2_K_DIVIDER_34 0xf342007f</span>

<span class="cm">/*P2_KDIV56*/</span>
<span class="cp">#define R0900_P2_KDIV56 0xf343</span>
<span class="cp">#define F0900_P2_K_DIVIDER_56 0xf343007f</span>

<span class="cm">/*P2_KDIV67*/</span>
<span class="cp">#define R0900_P2_KDIV67 0xf344</span>
<span class="cp">#define F0900_P2_K_DIVIDER_67 0xf344007f</span>

<span class="cm">/*P2_KDIV78*/</span>
<span class="cp">#define R0900_P2_KDIV78 0xf345</span>
<span class="cp">#define F0900_P2_K_DIVIDER_78 0xf345007f</span>

<span class="cm">/*P2_PDELCTRL1*/</span>
<span class="cp">#define R0900_P2_PDELCTRL1 0xf350</span>
<span class="cp">#define F0900_P2_INV_MISMASK 0xf3500080</span>
<span class="cp">#define F0900_P2_FILTER_EN 0xf3500020</span>
<span class="cp">#define F0900_P2_EN_MIS00 0xf3500002</span>
<span class="cp">#define F0900_P2_ALGOSWRST 0xf3500001</span>

<span class="cm">/*P2_PDELCTRL2*/</span>
<span class="cp">#define R0900_P2_PDELCTRL2 0xf351</span>
<span class="cp">#define F0900_P2_RESET_UPKO_COUNT 0xf3510040</span>
<span class="cp">#define F0900_P2_FRAME_MODE 0xf3510002</span>
<span class="cp">#define F0900_P2_NOBCHERRFLG_USE 0xf3510001</span>

<span class="cm">/*P2_HYSTTHRESH*/</span>
<span class="cp">#define R0900_P2_HYSTTHRESH 0xf354</span>
<span class="cp">#define F0900_P2_UNLCK_THRESH 0xf35400f0</span>
<span class="cp">#define F0900_P2_DELIN_LCK_THRESH 0xf354000f</span>

<span class="cm">/*P2_ISIENTRY*/</span>
<span class="cp">#define R0900_P2_ISIENTRY 0xf35e</span>
<span class="cp">#define F0900_P2_ISI_ENTRY 0xf35e00ff</span>

<span class="cm">/*P2_ISIBITENA*/</span>
<span class="cp">#define R0900_P2_ISIBITENA 0xf35f</span>
<span class="cp">#define F0900_P2_ISI_BIT_EN 0xf35f00ff</span>

<span class="cm">/*P2_MATSTR1*/</span>
<span class="cp">#define R0900_P2_MATSTR1 0xf360</span>
<span class="cp">#define F0900_P2_MATYPE_CURRENT1 0xf36000ff</span>

<span class="cm">/*P2_MATSTR0*/</span>
<span class="cp">#define R0900_P2_MATSTR0 0xf361</span>
<span class="cp">#define F0900_P2_MATYPE_CURRENT0 0xf36100ff</span>

<span class="cm">/*P2_UPLSTR1*/</span>
<span class="cp">#define R0900_P2_UPLSTR1 0xf362</span>
<span class="cp">#define F0900_P2_UPL_CURRENT1 0xf36200ff</span>

<span class="cm">/*P2_UPLSTR0*/</span>
<span class="cp">#define R0900_P2_UPLSTR0 0xf363</span>
<span class="cp">#define F0900_P2_UPL_CURRENT0 0xf36300ff</span>

<span class="cm">/*P2_DFLSTR1*/</span>
<span class="cp">#define R0900_P2_DFLSTR1 0xf364</span>
<span class="cp">#define F0900_P2_DFL_CURRENT1 0xf36400ff</span>

<span class="cm">/*P2_DFLSTR0*/</span>
<span class="cp">#define R0900_P2_DFLSTR0 0xf365</span>
<span class="cp">#define F0900_P2_DFL_CURRENT0 0xf36500ff</span>

<span class="cm">/*P2_SYNCSTR*/</span>
<span class="cp">#define R0900_P2_SYNCSTR 0xf366</span>
<span class="cp">#define F0900_P2_SYNC_CURRENT 0xf36600ff</span>

<span class="cm">/*P2_SYNCDSTR1*/</span>
<span class="cp">#define R0900_P2_SYNCDSTR1 0xf367</span>
<span class="cp">#define F0900_P2_SYNCD_CURRENT1 0xf36700ff</span>

<span class="cm">/*P2_SYNCDSTR0*/</span>
<span class="cp">#define R0900_P2_SYNCDSTR0 0xf368</span>
<span class="cp">#define F0900_P2_SYNCD_CURRENT0 0xf36800ff</span>

<span class="cm">/*P2_PDELSTATUS1*/</span>
<span class="cp">#define R0900_P2_PDELSTATUS1 0xf369</span>
<span class="cp">#define F0900_P2_PKTDELIN_DELOCK 0xf3690080</span>
<span class="cp">#define F0900_P2_SYNCDUPDFL_BADDFL 0xf3690040</span>
<span class="cp">#define F0900_P2_CONTINUOUS_STREAM 0xf3690020</span>
<span class="cp">#define F0900_P2_UNACCEPTED_STREAM 0xf3690010</span>
<span class="cp">#define F0900_P2_BCH_ERROR_FLAG 0xf3690008</span>
<span class="cp">#define F0900_P2_PKTDELIN_LOCK 0xf3690002</span>
<span class="cp">#define F0900_P2_FIRST_LOCK 0xf3690001</span>

<span class="cm">/*P2_PDELSTATUS2*/</span>
<span class="cp">#define R0900_P2_PDELSTATUS2 0xf36a</span>
<span class="cp">#define F0900_P2_FRAME_MODCOD 0xf36a007c</span>
<span class="cp">#define F0900_P2_FRAME_TYPE 0xf36a0003</span>

<span class="cm">/*P2_BBFCRCKO1*/</span>
<span class="cp">#define R0900_P2_BBFCRCKO1 0xf36b</span>
<span class="cp">#define F0900_P2_BBHCRC_KOCNT1 0xf36b00ff</span>

<span class="cm">/*P2_BBFCRCKO0*/</span>
<span class="cp">#define R0900_P2_BBFCRCKO0 0xf36c</span>
<span class="cp">#define F0900_P2_BBHCRC_KOCNT0 0xf36c00ff</span>

<span class="cm">/*P2_UPCRCKO1*/</span>
<span class="cp">#define R0900_P2_UPCRCKO1 0xf36d</span>
<span class="cp">#define F0900_P2_PKTCRC_KOCNT1 0xf36d00ff</span>

<span class="cm">/*P2_UPCRCKO0*/</span>
<span class="cp">#define R0900_P2_UPCRCKO0 0xf36e</span>
<span class="cp">#define F0900_P2_PKTCRC_KOCNT0 0xf36e00ff</span>

<span class="cm">/*P2_PDELCTRL3*/</span>
<span class="cp">#define R0900_P2_PDELCTRL3 0xf36f</span>
<span class="cp">#define F0900_P2_PKTDEL_CONTFAIL 0xf36f0080</span>
<span class="cp">#define F0900_P2_NOFIFO_BCHERR 0xf36f0020</span>

<span class="cm">/*P2_TSSTATEM*/</span>
<span class="cp">#define R0900_P2_TSSTATEM 0xf370</span>
<span class="cp">#define F0900_P2_TSDIL_ON 0xf3700080</span>
<span class="cp">#define F0900_P2_TSRS_ON 0xf3700020</span>
<span class="cp">#define F0900_P2_TSDESCRAMB_ON 0xf3700010</span>
<span class="cp">#define F0900_P2_TSFRAME_MODE 0xf3700008</span>
<span class="cp">#define F0900_P2_TS_DISABLE 0xf3700004</span>
<span class="cp">#define F0900_P2_TSOUT_NOSYNC 0xf3700001</span>

<span class="cm">/*P2_TSCFGH*/</span>
<span class="cp">#define R0900_P2_TSCFGH 0xf372</span>
<span class="cp">#define F0900_P2_TSFIFO_DVBCI 0xf3720080</span>
<span class="cp">#define F0900_P2_TSFIFO_SERIAL 0xf3720040</span>
<span class="cp">#define F0900_P2_TSFIFO_TEIUPDATE 0xf3720020</span>
<span class="cp">#define F0900_P2_TSFIFO_DUTY50 0xf3720010</span>
<span class="cp">#define F0900_P2_TSFIFO_HSGNLOUT 0xf3720008</span>
<span class="cp">#define F0900_P2_TSFIFO_ERRMODE 0xf3720006</span>
<span class="cp">#define F0900_P2_RST_HWARE 0xf3720001</span>

<span class="cm">/*P2_TSCFGM*/</span>
<span class="cp">#define R0900_P2_TSCFGM 0xf373</span>
<span class="cp">#define F0900_P2_TSFIFO_MANSPEED 0xf37300c0</span>
<span class="cp">#define F0900_P2_TSFIFO_PERMDATA 0xf3730020</span>
<span class="cp">#define F0900_P2_TSFIFO_DPUNACT 0xf3730002</span>
<span class="cp">#define F0900_P2_TSFIFO_INVDATA 0xf3730001</span>

<span class="cm">/*P2_TSCFGL*/</span>
<span class="cp">#define R0900_P2_TSCFGL 0xf374</span>
<span class="cp">#define F0900_P2_TSFIFO_BCLKDEL1CK 0xf37400c0</span>
<span class="cp">#define F0900_P2_BCHERROR_MODE 0xf3740030</span>
<span class="cp">#define F0900_P2_TSFIFO_NSGNL2DATA 0xf3740008</span>
<span class="cp">#define F0900_P2_TSFIFO_EMBINDVB 0xf3740004</span>
<span class="cp">#define F0900_P2_TSFIFO_BITSPEED 0xf3740003</span>

<span class="cm">/*P2_TSINSDELH*/</span>
<span class="cp">#define R0900_P2_TSINSDELH 0xf376</span>
<span class="cp">#define F0900_P2_TSDEL_SYNCBYTE 0xf3760080</span>
<span class="cp">#define F0900_P2_TSDEL_XXHEADER 0xf3760040</span>
<span class="cp">#define F0900_P2_TSDEL_BBHEADER 0xf3760020</span>
<span class="cp">#define F0900_P2_TSDEL_DATAFIELD 0xf3760010</span>
<span class="cp">#define F0900_P2_TSINSDEL_ISCR 0xf3760008</span>
<span class="cp">#define F0900_P2_TSINSDEL_NPD 0xf3760004</span>
<span class="cp">#define F0900_P2_TSINSDEL_RSPARITY 0xf3760002</span>
<span class="cp">#define F0900_P2_TSINSDEL_CRC8 0xf3760001</span>

<span class="cm">/*P2_TSDIVN*/</span>
<span class="cp">#define R0900_P2_TSDIVN 0xf379</span>
<span class="cp">#define F0900_P2_TSFIFO_SPEEDMODE 0xf37900c0</span>

<span class="cm">/*P2_TSCFG4*/</span>
<span class="cp">#define R0900_P2_TSCFG4 0xf37a</span>
<span class="cp">#define F0900_P2_TSFIFO_TSSPEEDMODE 0xf37a00c0</span>

<span class="cm">/*P2_TSSPEED*/</span>
<span class="cp">#define R0900_P2_TSSPEED 0xf380</span>
<span class="cp">#define F0900_P2_TSFIFO_OUTSPEED 0xf38000ff</span>

<span class="cm">/*P2_TSSTATUS*/</span>
<span class="cp">#define R0900_P2_TSSTATUS 0xf381</span>
<span class="cp">#define F0900_P2_TSFIFO_LINEOK 0xf3810080</span>
<span class="cp">#define F0900_P2_TSFIFO_ERROR 0xf3810040</span>
<span class="cp">#define F0900_P2_DIL_READY 0xf3810001</span>

<span class="cm">/*P2_TSSTATUS2*/</span>
<span class="cp">#define R0900_P2_TSSTATUS2 0xf382</span>
<span class="cp">#define F0900_P2_TSFIFO_DEMODSEL 0xf3820080</span>
<span class="cp">#define F0900_P2_TSFIFOSPEED_STORE 0xf3820040</span>
<span class="cp">#define F0900_P2_DILXX_RESET 0xf3820020</span>
<span class="cp">#define F0900_P2_TSSERIAL_IMPOS 0xf3820010</span>
<span class="cp">#define F0900_P2_SCRAMBDETECT 0xf3820002</span>

<span class="cm">/*P2_TSBITRATE1*/</span>
<span class="cp">#define R0900_P2_TSBITRATE1 0xf383</span>
<span class="cp">#define F0900_P2_TSFIFO_BITRATE1 0xf38300ff</span>

<span class="cm">/*P2_TSBITRATE0*/</span>
<span class="cp">#define R0900_P2_TSBITRATE0 0xf384</span>
<span class="cp">#define F0900_P2_TSFIFO_BITRATE0 0xf38400ff</span>

<span class="cm">/*P2_ERRCTRL1*/</span>
<span class="cp">#define R0900_P2_ERRCTRL1 0xf398</span>
<span class="cp">#define F0900_P2_ERR_SOURCE1 0xf39800f0</span>
<span class="cp">#define F0900_P2_NUM_EVENT1 0xf3980007</span>

<span class="cm">/*P2_ERRCNT12*/</span>
<span class="cp">#define R0900_P2_ERRCNT12 0xf399</span>
<span class="cp">#define F0900_P2_ERRCNT1_OLDVALUE 0xf3990080</span>
<span class="cp">#define F0900_P2_ERR_CNT12 0xf399007f</span>

<span class="cm">/*P2_ERRCNT11*/</span>
<span class="cp">#define R0900_P2_ERRCNT11 0xf39a</span>
<span class="cp">#define F0900_P2_ERR_CNT11 0xf39a00ff</span>

<span class="cm">/*P2_ERRCNT10*/</span>
<span class="cp">#define R0900_P2_ERRCNT10 0xf39b</span>
<span class="cp">#define F0900_P2_ERR_CNT10 0xf39b00ff</span>

<span class="cm">/*P2_ERRCTRL2*/</span>
<span class="cp">#define R0900_P2_ERRCTRL2 0xf39c</span>
<span class="cp">#define F0900_P2_ERR_SOURCE2 0xf39c00f0</span>
<span class="cp">#define F0900_P2_NUM_EVENT2 0xf39c0007</span>

<span class="cm">/*P2_ERRCNT22*/</span>
<span class="cp">#define R0900_P2_ERRCNT22 0xf39d</span>
<span class="cp">#define F0900_P2_ERRCNT2_OLDVALUE 0xf39d0080</span>
<span class="cp">#define F0900_P2_ERR_CNT22 0xf39d007f</span>

<span class="cm">/*P2_ERRCNT21*/</span>
<span class="cp">#define R0900_P2_ERRCNT21 0xf39e</span>
<span class="cp">#define F0900_P2_ERR_CNT21 0xf39e00ff</span>

<span class="cm">/*P2_ERRCNT20*/</span>
<span class="cp">#define R0900_P2_ERRCNT20 0xf39f</span>
<span class="cp">#define F0900_P2_ERR_CNT20 0xf39f00ff</span>

<span class="cm">/*P2_FECSPY*/</span>
<span class="cp">#define R0900_P2_FECSPY 0xf3a0</span>
<span class="cp">#define F0900_P2_SPY_ENABLE 0xf3a00080</span>
<span class="cp">#define F0900_P2_NO_SYNCBYTE 0xf3a00040</span>
<span class="cp">#define F0900_P2_SERIAL_MODE 0xf3a00020</span>
<span class="cp">#define F0900_P2_UNUSUAL_PACKET 0xf3a00010</span>
<span class="cp">#define F0900_P2_BERMETER_DATAMODE 0xf3a00008</span>
<span class="cp">#define F0900_P2_BERMETER_LMODE 0xf3a00002</span>
<span class="cp">#define F0900_P2_BERMETER_RESET 0xf3a00001</span>

<span class="cm">/*P2_FSPYCFG*/</span>
<span class="cp">#define R0900_P2_FSPYCFG 0xf3a1</span>
<span class="cp">#define F0900_P2_FECSPY_INPUT 0xf3a100c0</span>
<span class="cp">#define F0900_P2_RST_ON_ERROR 0xf3a10020</span>
<span class="cp">#define F0900_P2_ONE_SHOT 0xf3a10010</span>
<span class="cp">#define F0900_P2_I2C_MODE 0xf3a1000c</span>
<span class="cp">#define F0900_P2_SPY_HYSTERESIS 0xf3a10003</span>

<span class="cm">/*P2_FSPYDATA*/</span>
<span class="cp">#define R0900_P2_FSPYDATA 0xf3a2</span>
<span class="cp">#define F0900_P2_SPY_STUFFING 0xf3a20080</span>
<span class="cp">#define F0900_P2_SPY_CNULLPKT 0xf3a20020</span>
<span class="cp">#define F0900_P2_SPY_OUTDATA_MODE 0xf3a2001f</span>

<span class="cm">/*P2_FSPYOUT*/</span>
<span class="cp">#define R0900_P2_FSPYOUT 0xf3a3</span>
<span class="cp">#define F0900_P2_FSPY_DIRECT 0xf3a30080</span>
<span class="cp">#define F0900_P2_STUFF_MODE 0xf3a30007</span>

<span class="cm">/*P2_FSTATUS*/</span>
<span class="cp">#define R0900_P2_FSTATUS 0xf3a4</span>
<span class="cp">#define F0900_P2_SPY_ENDSIM 0xf3a40080</span>
<span class="cp">#define F0900_P2_VALID_SIM 0xf3a40040</span>
<span class="cp">#define F0900_P2_FOUND_SIGNAL 0xf3a40020</span>
<span class="cp">#define F0900_P2_DSS_SYNCBYTE 0xf3a40010</span>
<span class="cp">#define F0900_P2_RESULT_STATE 0xf3a4000f</span>

<span class="cm">/*P2_FBERCPT4*/</span>
<span class="cp">#define R0900_P2_FBERCPT4 0xf3a8</span>
<span class="cp">#define F0900_P2_FBERMETER_CPT4 0xf3a800ff</span>

<span class="cm">/*P2_FBERCPT3*/</span>
<span class="cp">#define R0900_P2_FBERCPT3 0xf3a9</span>
<span class="cp">#define F0900_P2_FBERMETER_CPT3 0xf3a900ff</span>

<span class="cm">/*P2_FBERCPT2*/</span>
<span class="cp">#define R0900_P2_FBERCPT2 0xf3aa</span>
<span class="cp">#define F0900_P2_FBERMETER_CPT2 0xf3aa00ff</span>

<span class="cm">/*P2_FBERCPT1*/</span>
<span class="cp">#define R0900_P2_FBERCPT1 0xf3ab</span>
<span class="cp">#define F0900_P2_FBERMETER_CPT1 0xf3ab00ff</span>

<span class="cm">/*P2_FBERCPT0*/</span>
<span class="cp">#define R0900_P2_FBERCPT0 0xf3ac</span>
<span class="cp">#define F0900_P2_FBERMETER_CPT0 0xf3ac00ff</span>

<span class="cm">/*P2_FBERERR2*/</span>
<span class="cp">#define R0900_P2_FBERERR2 0xf3ad</span>
<span class="cp">#define F0900_P2_FBERMETER_ERR2 0xf3ad00ff</span>

<span class="cm">/*P2_FBERERR1*/</span>
<span class="cp">#define R0900_P2_FBERERR1 0xf3ae</span>
<span class="cp">#define F0900_P2_FBERMETER_ERR1 0xf3ae00ff</span>

<span class="cm">/*P2_FBERERR0*/</span>
<span class="cp">#define R0900_P2_FBERERR0 0xf3af</span>
<span class="cp">#define F0900_P2_FBERMETER_ERR0 0xf3af00ff</span>

<span class="cm">/*P2_FSPYBER*/</span>
<span class="cp">#define R0900_P2_FSPYBER 0xf3b2</span>
<span class="cp">#define F0900_P2_FSPYBER_SYNCBYTE 0xf3b20010</span>
<span class="cp">#define F0900_P2_FSPYBER_UNSYNC 0xf3b20008</span>
<span class="cp">#define F0900_P2_FSPYBER_CTIME 0xf3b20007</span>

<span class="cm">/*P1_IQCONST*/</span>
<span class="cp">#define R0900_P1_IQCONST 0xf400</span>
<span class="cp">#define IQCONST REGx(R0900_P1_IQCONST)</span>
<span class="cp">#define F0900_P1_CONSTEL_SELECT 0xf4000060</span>
<span class="cp">#define F0900_P1_IQSYMB_SEL 0xf400001f</span>

<span class="cm">/*P1_NOSCFG*/</span>
<span class="cp">#define R0900_P1_NOSCFG 0xf401</span>
<span class="cp">#define NOSCFG REGx(R0900_P1_NOSCFG)</span>
<span class="cp">#define F0900_P1_DUMMYPL_NOSDATA 0xf4010020</span>
<span class="cp">#define F0900_P1_NOSPLH_BETA 0xf4010018</span>
<span class="cp">#define F0900_P1_NOSDATA_BETA 0xf4010007</span>

<span class="cm">/*P1_ISYMB*/</span>
<span class="cp">#define R0900_P1_ISYMB 0xf402</span>
<span class="cp">#define ISYMB REGx(R0900_P1_ISYMB)</span>
<span class="cp">#define F0900_P1_I_SYMBOL 0xf40201ff</span>

<span class="cm">/*P1_QSYMB*/</span>
<span class="cp">#define R0900_P1_QSYMB 0xf403</span>
<span class="cp">#define QSYMB REGx(R0900_P1_QSYMB)</span>
<span class="cp">#define F0900_P1_Q_SYMBOL 0xf40301ff</span>

<span class="cm">/*P1_AGC1CFG*/</span>
<span class="cp">#define R0900_P1_AGC1CFG 0xf404</span>
<span class="cp">#define AGC1CFG REGx(R0900_P1_AGC1CFG)</span>
<span class="cp">#define F0900_P1_DC_FROZEN 0xf4040080</span>
<span class="cp">#define F0900_P1_DC_CORRECT 0xf4040040</span>
<span class="cp">#define F0900_P1_AMM_FROZEN 0xf4040020</span>
<span class="cp">#define F0900_P1_AMM_CORRECT 0xf4040010</span>
<span class="cp">#define F0900_P1_QUAD_FROZEN 0xf4040008</span>
<span class="cp">#define F0900_P1_QUAD_CORRECT 0xf4040004</span>

<span class="cm">/*P1_AGC1CN*/</span>
<span class="cp">#define R0900_P1_AGC1CN 0xf406</span>
<span class="cp">#define AGC1CN REGx(R0900_P1_AGC1CN)</span>
<span class="cp">#define F0900_P1_AGC1_LOCKED 0xf4060080</span>
<span class="cp">#define F0900_P1_AGC1_MINPOWER 0xf4060010</span>
<span class="cp">#define F0900_P1_AGCOUT_FAST 0xf4060008</span>
<span class="cp">#define F0900_P1_AGCIQ_BETA 0xf4060007</span>

<span class="cm">/*P1_AGC1REF*/</span>
<span class="cp">#define R0900_P1_AGC1REF 0xf407</span>
<span class="cp">#define AGC1REF REGx(R0900_P1_AGC1REF)</span>
<span class="cp">#define F0900_P1_AGCIQ_REF 0xf40700ff</span>

<span class="cm">/*P1_IDCCOMP*/</span>
<span class="cp">#define R0900_P1_IDCCOMP 0xf408</span>
<span class="cp">#define IDCCOMP REGx(R0900_P1_IDCCOMP)</span>
<span class="cp">#define F0900_P1_IAVERAGE_ADJ 0xf40801ff</span>

<span class="cm">/*P1_QDCCOMP*/</span>
<span class="cp">#define R0900_P1_QDCCOMP 0xf409</span>
<span class="cp">#define QDCCOMP REGx(R0900_P1_QDCCOMP)</span>
<span class="cp">#define F0900_P1_QAVERAGE_ADJ 0xf40901ff</span>

<span class="cm">/*P1_POWERI*/</span>
<span class="cp">#define R0900_P1_POWERI 0xf40a</span>
<span class="cp">#define POWERI REGx(R0900_P1_POWERI)</span>
<span class="cp">#define F0900_P1_POWER_I 0xf40a00ff</span>
<span class="cp">#define POWER_I FLDx(F0900_P1_POWER_I)</span>

<span class="cm">/*P1_POWERQ*/</span>
<span class="cp">#define R0900_P1_POWERQ 0xf40b</span>
<span class="cp">#define POWERQ REGx(R0900_P1_POWERQ)</span>
<span class="cp">#define F0900_P1_POWER_Q 0xf40b00ff</span>
<span class="cp">#define POWER_Q FLDx(F0900_P1_POWER_Q)</span>

<span class="cm">/*P1_AGC1AMM*/</span>
<span class="cp">#define R0900_P1_AGC1AMM 0xf40c</span>
<span class="cp">#define AGC1AMM REGx(R0900_P1_AGC1AMM)</span>
<span class="cp">#define F0900_P1_AMM_VALUE 0xf40c00ff</span>

<span class="cm">/*P1_AGC1QUAD*/</span>
<span class="cp">#define R0900_P1_AGC1QUAD 0xf40d</span>
<span class="cp">#define AGC1QUAD REGx(R0900_P1_AGC1QUAD)</span>
<span class="cp">#define F0900_P1_QUAD_VALUE 0xf40d01ff</span>

<span class="cm">/*P1_AGCIQIN1*/</span>
<span class="cp">#define R0900_P1_AGCIQIN1 0xf40e</span>
<span class="cp">#define AGCIQIN1 REGx(R0900_P1_AGCIQIN1)</span>
<span class="cp">#define F0900_P1_AGCIQ_VALUE1 0xf40e00ff</span>
<span class="cp">#define AGCIQ_VALUE1 FLDx(F0900_P1_AGCIQ_VALUE1)</span>

<span class="cm">/*P1_AGCIQIN0*/</span>
<span class="cp">#define R0900_P1_AGCIQIN0 0xf40f</span>
<span class="cp">#define AGCIQIN0 REGx(R0900_P1_AGCIQIN0)</span>
<span class="cp">#define F0900_P1_AGCIQ_VALUE0 0xf40f00ff</span>
<span class="cp">#define AGCIQ_VALUE0 FLDx(F0900_P1_AGCIQ_VALUE0)</span>

<span class="cm">/*P1_DEMOD*/</span>
<span class="cp">#define R0900_P1_DEMOD 0xf410</span>
<span class="cp">#define DEMOD REGx(R0900_P1_DEMOD)</span>
<span class="cp">#define F0900_P1_MANUALS2_ROLLOFF 0xf4100080</span>
<span class="cp">#define MANUALS2_ROLLOFF FLDx(F0900_P1_MANUALS2_ROLLOFF)</span>

<span class="cp">#define F0900_P1_SPECINV_CONTROL 0xf4100030</span>
<span class="cp">#define SPECINV_CONTROL FLDx(F0900_P1_SPECINV_CONTROL)</span>
<span class="cp">#define F0900_P1_FORCE_ENASAMP 0xf4100008</span>
<span class="cp">#define F0900_P1_MANUALSX_ROLLOFF 0xf4100004</span>
<span class="cp">#define MANUALSX_ROLLOFF FLDx(F0900_P1_MANUALSX_ROLLOFF)</span>
<span class="cp">#define F0900_P1_ROLLOFF_CONTROL 0xf4100003</span>
<span class="cp">#define ROLLOFF_CONTROL FLDx(F0900_P1_ROLLOFF_CONTROL)</span>

<span class="cm">/*P1_DMDMODCOD*/</span>
<span class="cp">#define R0900_P1_DMDMODCOD 0xf411</span>
<span class="cp">#define DMDMODCOD REGx(R0900_P1_DMDMODCOD)</span>
<span class="cp">#define F0900_P1_MANUAL_MODCOD 0xf4110080</span>
<span class="cp">#define F0900_P1_DEMOD_MODCOD 0xf411007c</span>
<span class="cp">#define DEMOD_MODCOD FLDx(F0900_P1_DEMOD_MODCOD)</span>
<span class="cp">#define F0900_P1_DEMOD_TYPE 0xf4110003</span>
<span class="cp">#define DEMOD_TYPE FLDx(F0900_P1_DEMOD_TYPE)</span>

<span class="cm">/*P1_DSTATUS*/</span>
<span class="cp">#define R0900_P1_DSTATUS 0xf412</span>
<span class="cp">#define DSTATUS REGx(R0900_P1_DSTATUS)</span>
<span class="cp">#define F0900_P1_CAR_LOCK 0xf4120080</span>
<span class="cp">#define F0900_P1_TMGLOCK_QUALITY 0xf4120060</span>
<span class="cp">#define TMGLOCK_QUALITY FLDx(F0900_P1_TMGLOCK_QUALITY)</span>
<span class="cp">#define F0900_P1_LOCK_DEFINITIF 0xf4120008</span>
<span class="cp">#define LOCK_DEFINITIF FLDx(F0900_P1_LOCK_DEFINITIF)</span>
<span class="cp">#define F0900_P1_OVADC_DETECT 0xf4120001</span>

<span class="cm">/*P1_DSTATUS2*/</span>
<span class="cp">#define R0900_P1_DSTATUS2 0xf413</span>
<span class="cp">#define DSTATUS2 REGx(R0900_P1_DSTATUS2)</span>
<span class="cp">#define F0900_P1_DEMOD_DELOCK 0xf4130080</span>
<span class="cp">#define F0900_P1_AGC1_NOSIGNALACK 0xf4130008</span>
<span class="cp">#define F0900_P1_AGC2_OVERFLOW 0xf4130004</span>
<span class="cp">#define F0900_P1_CFR_OVERFLOW 0xf4130002</span>
<span class="cp">#define F0900_P1_GAMMA_OVERUNDER 0xf4130001</span>

<span class="cm">/*P1_DMDCFGMD*/</span>
<span class="cp">#define R0900_P1_DMDCFGMD 0xf414</span>
<span class="cp">#define DMDCFGMD REGx(R0900_P1_DMDCFGMD)</span>
<span class="cp">#define F0900_P1_DVBS2_ENABLE 0xf4140080</span>
<span class="cp">#define DVBS2_ENABLE FLDx(F0900_P1_DVBS2_ENABLE)</span>
<span class="cp">#define F0900_P1_DVBS1_ENABLE 0xf4140040</span>
<span class="cp">#define DVBS1_ENABLE FLDx(F0900_P1_DVBS1_ENABLE)</span>
<span class="cp">#define F0900_P1_SCAN_ENABLE 0xf4140010</span>
<span class="cp">#define SCAN_ENABLE FLDx(F0900_P1_SCAN_ENABLE)</span>
<span class="cp">#define F0900_P1_CFR_AUTOSCAN 0xf4140008</span>
<span class="cp">#define CFR_AUTOSCAN FLDx(F0900_P1_CFR_AUTOSCAN)</span>
<span class="cp">#define F0900_P1_TUN_RNG 0xf4140003</span>

<span class="cm">/*P1_DMDCFG2*/</span>
<span class="cp">#define R0900_P1_DMDCFG2 0xf415</span>
<span class="cp">#define DMDCFG2 REGx(R0900_P1_DMDCFG2)</span>
<span class="cp">#define F0900_P1_S1S2_SEQUENTIAL 0xf4150040</span>
<span class="cp">#define S1S2_SEQUENTIAL FLDx(F0900_P1_S1S2_SEQUENTIAL)</span>
<span class="cp">#define F0900_P1_INFINITE_RELOCK 0xf4150010</span>

<span class="cm">/*P1_DMDISTATE*/</span>
<span class="cp">#define R0900_P1_DMDISTATE 0xf416</span>
<span class="cp">#define DMDISTATE REGx(R0900_P1_DMDISTATE)</span>
<span class="cp">#define F0900_P1_I2C_DEMOD_MODE 0xf416001f</span>
<span class="cp">#define DEMOD_MODE FLDx(F0900_P1_I2C_DEMOD_MODE)</span>

<span class="cm">/*P1_DMDT0M*/</span>
<span class="cp">#define R0900_P1_DMDT0M 0xf417</span>
<span class="cp">#define DMDT0M REGx(R0900_P1_DMDT0M)</span>
<span class="cp">#define F0900_P1_DMDT0_MIN 0xf41700ff</span>

<span class="cm">/*P1_DMDSTATE*/</span>
<span class="cp">#define R0900_P1_DMDSTATE 0xf41b</span>
<span class="cp">#define DMDSTATE REGx(R0900_P1_DMDSTATE)</span>
<span class="cp">#define F0900_P1_HEADER_MODE 0xf41b0060</span>
<span class="cp">#define HEADER_MODE FLDx(F0900_P1_HEADER_MODE)</span>

<span class="cm">/*P1_DMDFLYW*/</span>
<span class="cp">#define R0900_P1_DMDFLYW 0xf41c</span>
<span class="cp">#define DMDFLYW REGx(R0900_P1_DMDFLYW)</span>
<span class="cp">#define F0900_P1_I2C_IRQVAL 0xf41c00f0</span>
<span class="cp">#define F0900_P1_FLYWHEEL_CPT 0xf41c000f</span>
<span class="cp">#define FLYWHEEL_CPT FLDx(F0900_P1_FLYWHEEL_CPT)</span>

<span class="cm">/*P1_DSTATUS3*/</span>
<span class="cp">#define R0900_P1_DSTATUS3 0xf41d</span>
<span class="cp">#define DSTATUS3 REGx(R0900_P1_DSTATUS3)</span>
<span class="cp">#define F0900_P1_DEMOD_CFGMODE 0xf41d0060</span>

<span class="cm">/*P1_DMDCFG3*/</span>
<span class="cp">#define R0900_P1_DMDCFG3 0xf41e</span>
<span class="cp">#define DMDCFG3 REGx(R0900_P1_DMDCFG3)</span>
<span class="cp">#define F0900_P1_NOSTOP_FIFOFULL 0xf41e0008</span>

<span class="cm">/*P1_DMDCFG4*/</span>
<span class="cp">#define R0900_P1_DMDCFG4 0xf41f</span>
<span class="cp">#define DMDCFG4 REGx(R0900_P1_DMDCFG4)</span>
<span class="cp">#define F0900_P1_TUNER_NRELAUNCH 0xf41f0008</span>

<span class="cm">/*P1_CORRELMANT*/</span>
<span class="cp">#define R0900_P1_CORRELMANT 0xf420</span>
<span class="cp">#define CORRELMANT REGx(R0900_P1_CORRELMANT)</span>
<span class="cp">#define F0900_P1_CORREL_MANT 0xf42000ff</span>

<span class="cm">/*P1_CORRELABS*/</span>
<span class="cp">#define R0900_P1_CORRELABS 0xf421</span>
<span class="cp">#define CORRELABS REGx(R0900_P1_CORRELABS)</span>
<span class="cp">#define F0900_P1_CORREL_ABS 0xf42100ff</span>

<span class="cm">/*P1_CORRELEXP*/</span>
<span class="cp">#define R0900_P1_CORRELEXP 0xf422</span>
<span class="cp">#define CORRELEXP REGx(R0900_P1_CORRELEXP)</span>
<span class="cp">#define F0900_P1_CORREL_ABSEXP 0xf42200f0</span>
<span class="cp">#define F0900_P1_CORREL_EXP 0xf422000f</span>

<span class="cm">/*P1_PLHMODCOD*/</span>
<span class="cp">#define R0900_P1_PLHMODCOD 0xf424</span>
<span class="cp">#define PLHMODCOD REGx(R0900_P1_PLHMODCOD)</span>
<span class="cp">#define F0900_P1_SPECINV_DEMOD 0xf4240080</span>
<span class="cp">#define SPECINV_DEMOD FLDx(F0900_P1_SPECINV_DEMOD)</span>
<span class="cp">#define F0900_P1_PLH_MODCOD 0xf424007c</span>
<span class="cp">#define F0900_P1_PLH_TYPE 0xf4240003</span>

<span class="cm">/*P1_DMDREG*/</span>
<span class="cp">#define R0900_P1_DMDREG 0xf425</span>
<span class="cp">#define DMDREG REGx(R0900_P1_DMDREG)</span>
<span class="cp">#define F0900_P1_DECIM_PLFRAMES 0xf4250001</span>

<span class="cm">/*P1_AGC2O*/</span>
<span class="cp">#define R0900_P1_AGC2O 0xf42c</span>
<span class="cp">#define AGC2O REGx(R0900_P1_AGC2O)</span>
<span class="cp">#define F0900_P1_AGC2_COEF 0xf42c0007</span>

<span class="cm">/*P1_AGC2REF*/</span>
<span class="cp">#define R0900_P1_AGC2REF 0xf42d</span>
<span class="cp">#define AGC2REF REGx(R0900_P1_AGC2REF)</span>
<span class="cp">#define F0900_P1_AGC2_REF 0xf42d00ff</span>

<span class="cm">/*P1_AGC1ADJ*/</span>
<span class="cp">#define R0900_P1_AGC1ADJ 0xf42e</span>
<span class="cp">#define AGC1ADJ REGx(R0900_P1_AGC1ADJ)</span>
<span class="cp">#define F0900_P1_AGC1_ADJUSTED 0xf42e007f</span>

<span class="cm">/*P1_AGC2I1*/</span>
<span class="cp">#define R0900_P1_AGC2I1 0xf436</span>
<span class="cp">#define AGC2I1 REGx(R0900_P1_AGC2I1)</span>
<span class="cp">#define F0900_P1_AGC2_INTEGRATOR1 0xf43600ff</span>

<span class="cm">/*P1_AGC2I0*/</span>
<span class="cp">#define R0900_P1_AGC2I0 0xf437</span>
<span class="cp">#define AGC2I0 REGx(R0900_P1_AGC2I0)</span>
<span class="cp">#define F0900_P1_AGC2_INTEGRATOR0 0xf43700ff</span>

<span class="cm">/*P1_CARCFG*/</span>
<span class="cp">#define R0900_P1_CARCFG 0xf438</span>
<span class="cp">#define CARCFG REGx(R0900_P1_CARCFG)</span>
<span class="cp">#define F0900_P1_CFRUPLOW_AUTO 0xf4380080</span>
<span class="cp">#define F0900_P1_CFRUPLOW_TEST 0xf4380040</span>
<span class="cp">#define F0900_P1_ROTAON 0xf4380004</span>
<span class="cp">#define F0900_P1_PH_DET_ALGO 0xf4380003</span>

<span class="cm">/*P1_ACLC*/</span>
<span class="cp">#define R0900_P1_ACLC 0xf439</span>
<span class="cp">#define ACLC REGx(R0900_P1_ACLC)</span>
<span class="cp">#define F0900_P1_CAR_ALPHA_MANT 0xf4390030</span>
<span class="cp">#define F0900_P1_CAR_ALPHA_EXP 0xf439000f</span>

<span class="cm">/*P1_BCLC*/</span>
<span class="cp">#define R0900_P1_BCLC 0xf43a</span>
<span class="cp">#define BCLC REGx(R0900_P1_BCLC)</span>
<span class="cp">#define F0900_P1_CAR_BETA_MANT 0xf43a0030</span>
<span class="cp">#define F0900_P1_CAR_BETA_EXP 0xf43a000f</span>

<span class="cm">/*P1_CARFREQ*/</span>
<span class="cp">#define R0900_P1_CARFREQ 0xf43d</span>
<span class="cp">#define CARFREQ REGx(R0900_P1_CARFREQ)</span>
<span class="cp">#define F0900_P1_KC_COARSE_EXP 0xf43d00f0</span>
<span class="cp">#define F0900_P1_BETA_FREQ 0xf43d000f</span>

<span class="cm">/*P1_CARHDR*/</span>
<span class="cp">#define R0900_P1_CARHDR 0xf43e</span>
<span class="cp">#define CARHDR REGx(R0900_P1_CARHDR)</span>
<span class="cp">#define F0900_P1_K_FREQ_HDR 0xf43e00ff</span>

<span class="cm">/*P1_LDT*/</span>
<span class="cp">#define R0900_P1_LDT 0xf43f</span>
<span class="cp">#define LDT REGx(R0900_P1_LDT)</span>
<span class="cp">#define F0900_P1_CARLOCK_THRES 0xf43f01ff</span>

<span class="cm">/*P1_LDT2*/</span>
<span class="cp">#define R0900_P1_LDT2 0xf440</span>
<span class="cp">#define LDT2 REGx(R0900_P1_LDT2)</span>
<span class="cp">#define F0900_P1_CARLOCK_THRES2 0xf44001ff</span>

<span class="cm">/*P1_CFRICFG*/</span>
<span class="cp">#define R0900_P1_CFRICFG 0xf441</span>
<span class="cp">#define CFRICFG REGx(R0900_P1_CFRICFG)</span>
<span class="cp">#define F0900_P1_NEG_CFRSTEP 0xf4410001</span>

<span class="cm">/*P1_CFRUP1*/</span>
<span class="cp">#define R0900_P1_CFRUP1 0xf442</span>
<span class="cp">#define CFRUP1 REGx(R0900_P1_CFRUP1)</span>
<span class="cp">#define F0900_P1_CFR_UP1 0xf44201ff</span>
<span class="cp">#define CFR_UP1 FLDx(F0900_P1_CFR_UP1)</span>

<span class="cm">/*P1_CFRUP0*/</span>
<span class="cp">#define R0900_P1_CFRUP0 0xf443</span>
<span class="cp">#define CFRUP0 REGx(R0900_P1_CFRUP0)</span>
<span class="cp">#define F0900_P1_CFR_UP0 0xf44300ff</span>
<span class="cp">#define CFR_UP0 FLDx(F0900_P1_CFR_UP0)</span>

<span class="cm">/*P1_CFRLOW1*/</span>
<span class="cp">#define R0900_P1_CFRLOW1 0xf446</span>
<span class="cp">#define CFRLOW1 REGx(R0900_P1_CFRLOW1)</span>
<span class="cp">#define F0900_P1_CFR_LOW1 0xf44601ff</span>
<span class="cp">#define CFR_LOW1 FLDx(F0900_P1_CFR_LOW1)</span>

<span class="cm">/*P1_CFRLOW0*/</span>
<span class="cp">#define R0900_P1_CFRLOW0 0xf447</span>
<span class="cp">#define CFRLOW0 REGx(R0900_P1_CFRLOW0)</span>
<span class="cp">#define F0900_P1_CFR_LOW0 0xf44700ff</span>
<span class="cp">#define CFR_LOW0 FLDx(F0900_P1_CFR_LOW0)</span>

<span class="cm">/*P1_CFRINIT1*/</span>
<span class="cp">#define R0900_P1_CFRINIT1 0xf448</span>
<span class="cp">#define CFRINIT1 REGx(R0900_P1_CFRINIT1)</span>
<span class="cp">#define F0900_P1_CFR_INIT1 0xf44801ff</span>
<span class="cp">#define CFR_INIT1 FLDx(F0900_P1_CFR_INIT1)</span>

<span class="cm">/*P1_CFRINIT0*/</span>
<span class="cp">#define R0900_P1_CFRINIT0 0xf449</span>
<span class="cp">#define CFRINIT0 REGx(R0900_P1_CFRINIT0)</span>
<span class="cp">#define F0900_P1_CFR_INIT0 0xf44900ff</span>
<span class="cp">#define CFR_INIT0 FLDx(F0900_P1_CFR_INIT0)</span>

<span class="cm">/*P1_CFRINC1*/</span>
<span class="cp">#define R0900_P1_CFRINC1 0xf44a</span>
<span class="cp">#define CFRINC1 REGx(R0900_P1_CFRINC1)</span>
<span class="cp">#define F0900_P1_MANUAL_CFRINC 0xf44a0080</span>
<span class="cp">#define F0900_P1_CFR_INC1 0xf44a003f</span>

<span class="cm">/*P1_CFRINC0*/</span>
<span class="cp">#define R0900_P1_CFRINC0 0xf44b</span>
<span class="cp">#define CFRINC0 REGx(R0900_P1_CFRINC0)</span>
<span class="cp">#define F0900_P1_CFR_INC0 0xf44b00f8</span>

<span class="cm">/*P1_CFR2*/</span>
<span class="cp">#define R0900_P1_CFR2 0xf44c</span>
<span class="cp">#define CFR2 REGx(R0900_P1_CFR2)</span>
<span class="cp">#define F0900_P1_CAR_FREQ2 0xf44c01ff</span>
<span class="cp">#define CAR_FREQ2 FLDx(F0900_P1_CAR_FREQ2)</span>

<span class="cm">/*P1_CFR1*/</span>
<span class="cp">#define R0900_P1_CFR1 0xf44d</span>
<span class="cp">#define CFR1 REGx(R0900_P1_CFR1)</span>
<span class="cp">#define F0900_P1_CAR_FREQ1 0xf44d00ff</span>
<span class="cp">#define CAR_FREQ1 FLDx(F0900_P1_CAR_FREQ1)</span>

<span class="cm">/*P1_CFR0*/</span>
<span class="cp">#define R0900_P1_CFR0 0xf44e</span>
<span class="cp">#define CFR0 REGx(R0900_P1_CFR0)</span>
<span class="cp">#define F0900_P1_CAR_FREQ0 0xf44e00ff</span>
<span class="cp">#define CAR_FREQ0 FLDx(F0900_P1_CAR_FREQ0)</span>

<span class="cm">/*P1_LDI*/</span>
<span class="cp">#define R0900_P1_LDI 0xf44f</span>
<span class="cp">#define LDI REGx(R0900_P1_LDI)</span>
<span class="cp">#define F0900_P1_LOCK_DET_INTEGR 0xf44f01ff</span>

<span class="cm">/*P1_TMGCFG*/</span>
<span class="cp">#define R0900_P1_TMGCFG 0xf450</span>
<span class="cp">#define TMGCFG REGx(R0900_P1_TMGCFG)</span>
<span class="cp">#define F0900_P1_TMGLOCK_BETA 0xf45000c0</span>
<span class="cp">#define F0900_P1_DO_TIMING_CORR 0xf4500010</span>
<span class="cp">#define F0900_P1_TMG_MINFREQ 0xf4500003</span>

<span class="cm">/*P1_RTC*/</span>
<span class="cp">#define R0900_P1_RTC 0xf451</span>
<span class="cp">#define RTC REGx(R0900_P1_RTC)</span>
<span class="cp">#define F0900_P1_TMGALPHA_EXP 0xf45100f0</span>
<span class="cp">#define F0900_P1_TMGBETA_EXP 0xf451000f</span>

<span class="cm">/*P1_RTCS2*/</span>
<span class="cp">#define R0900_P1_RTCS2 0xf452</span>
<span class="cp">#define RTCS2 REGx(R0900_P1_RTCS2)</span>
<span class="cp">#define F0900_P1_TMGALPHAS2_EXP 0xf45200f0</span>
<span class="cp">#define F0900_P1_TMGBETAS2_EXP 0xf452000f</span>

<span class="cm">/*P1_TMGTHRISE*/</span>
<span class="cp">#define R0900_P1_TMGTHRISE 0xf453</span>
<span class="cp">#define TMGTHRISE REGx(R0900_P1_TMGTHRISE)</span>
<span class="cp">#define F0900_P1_TMGLOCK_THRISE 0xf45300ff</span>

<span class="cm">/*P1_TMGTHFALL*/</span>
<span class="cp">#define R0900_P1_TMGTHFALL 0xf454</span>
<span class="cp">#define TMGTHFALL REGx(R0900_P1_TMGTHFALL)</span>
<span class="cp">#define F0900_P1_TMGLOCK_THFALL 0xf45400ff</span>

<span class="cm">/*P1_SFRUPRATIO*/</span>
<span class="cp">#define R0900_P1_SFRUPRATIO 0xf455</span>
<span class="cp">#define SFRUPRATIO REGx(R0900_P1_SFRUPRATIO)</span>
<span class="cp">#define F0900_P1_SFR_UPRATIO 0xf45500ff</span>

<span class="cm">/*P1_SFRLOWRATIO*/</span>
<span class="cp">#define R0900_P1_SFRLOWRATIO 0xf456</span>
<span class="cp">#define F0900_P1_SFR_LOWRATIO 0xf45600ff</span>

<span class="cm">/*P1_KREFTMG*/</span>
<span class="cp">#define R0900_P1_KREFTMG 0xf458</span>
<span class="cp">#define KREFTMG REGx(R0900_P1_KREFTMG)</span>
<span class="cp">#define F0900_P1_KREF_TMG 0xf45800ff</span>

<span class="cm">/*P1_SFRSTEP*/</span>
<span class="cp">#define R0900_P1_SFRSTEP 0xf459</span>
<span class="cp">#define SFRSTEP REGx(R0900_P1_SFRSTEP)</span>
<span class="cp">#define F0900_P1_SFR_SCANSTEP 0xf45900f0</span>
<span class="cp">#define F0900_P1_SFR_CENTERSTEP 0xf459000f</span>

<span class="cm">/*P1_TMGCFG2*/</span>
<span class="cp">#define R0900_P1_TMGCFG2 0xf45a</span>
<span class="cp">#define TMGCFG2 REGx(R0900_P1_TMGCFG2)</span>
<span class="cp">#define F0900_P1_SFRRATIO_FINE 0xf45a0001</span>

<span class="cm">/*P1_KREFTMG2*/</span>
<span class="cp">#define R0900_P1_KREFTMG2 0xf45b</span>
<span class="cp">#define KREFTMG2 REGx(R0900_P1_KREFTMG2)</span>
<span class="cp">#define F0900_P1_KREF_TMG2 0xf45b00ff</span>

<span class="cm">/*P1_SFRINIT1*/</span>
<span class="cp">#define R0900_P1_SFRINIT1 0xf45e</span>
<span class="cp">#define SFRINIT1 REGx(R0900_P1_SFRINIT1)</span>
<span class="cp">#define F0900_P1_SFR_INIT1 0xf45e007f</span>

<span class="cm">/*P1_SFRINIT0*/</span>
<span class="cp">#define R0900_P1_SFRINIT0 0xf45f</span>
<span class="cp">#define SFRINIT0 REGx(R0900_P1_SFRINIT0)</span>
<span class="cp">#define F0900_P1_SFR_INIT0 0xf45f00ff</span>

<span class="cm">/*P1_SFRUP1*/</span>
<span class="cp">#define R0900_P1_SFRUP1 0xf460</span>
<span class="cp">#define SFRUP1 REGx(R0900_P1_SFRUP1)</span>
<span class="cp">#define F0900_P1_AUTO_GUP 0xf4600080</span>
<span class="cp">#define AUTO_GUP FLDx(F0900_P1_AUTO_GUP)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ_UP1 0xf460007f</span>

<span class="cm">/*P1_SFRUP0*/</span>
<span class="cp">#define R0900_P1_SFRUP0 0xf461</span>
<span class="cp">#define SFRUP0 REGx(R0900_P1_SFRUP0)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ_UP0 0xf46100ff</span>

<span class="cm">/*P1_SFRLOW1*/</span>
<span class="cp">#define R0900_P1_SFRLOW1 0xf462</span>
<span class="cp">#define SFRLOW1 REGx(R0900_P1_SFRLOW1)</span>
<span class="cp">#define F0900_P1_AUTO_GLOW 0xf4620080</span>
<span class="cp">#define AUTO_GLOW FLDx(F0900_P1_AUTO_GLOW)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ_LOW1 0xf462007f</span>

<span class="cm">/*P1_SFRLOW0*/</span>
<span class="cp">#define R0900_P1_SFRLOW0 0xf463</span>
<span class="cp">#define SFRLOW0 REGx(R0900_P1_SFRLOW0)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ_LOW0 0xf46300ff</span>

<span class="cm">/*P1_SFR3*/</span>
<span class="cp">#define R0900_P1_SFR3 0xf464</span>
<span class="cp">#define SFR3 REGx(R0900_P1_SFR3)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ3 0xf46400ff</span>
<span class="cp">#define SYMB_FREQ3 FLDx(F0900_P1_SYMB_FREQ3)</span>

<span class="cm">/*P1_SFR2*/</span>
<span class="cp">#define R0900_P1_SFR2 0xf465</span>
<span class="cp">#define SFR2 REGx(R0900_P1_SFR2)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ2 0xf46500ff</span>
<span class="cp">#define SYMB_FREQ2 FLDx(F0900_P1_SYMB_FREQ2)</span>

<span class="cm">/*P1_SFR1*/</span>
<span class="cp">#define R0900_P1_SFR1 0xf466</span>
<span class="cp">#define SFR1 REGx(R0900_P1_SFR1)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ1 0xf46600ff</span>
<span class="cp">#define SYMB_FREQ1 FLDx(F0900_P1_SYMB_FREQ1)</span>

<span class="cm">/*P1_SFR0*/</span>
<span class="cp">#define R0900_P1_SFR0 0xf467</span>
<span class="cp">#define SFR0 REGx(R0900_P1_SFR0)</span>
<span class="cp">#define F0900_P1_SYMB_FREQ0 0xf46700ff</span>
<span class="cp">#define SYMB_FREQ0 FLDx(F0900_P1_SYMB_FREQ0)</span>

<span class="cm">/*P1_TMGREG2*/</span>
<span class="cp">#define R0900_P1_TMGREG2 0xf468</span>
<span class="cp">#define TMGREG2 REGx(R0900_P1_TMGREG2)</span>
<span class="cp">#define F0900_P1_TMGREG2 0xf46800ff</span>

<span class="cm">/*P1_TMGREG1*/</span>
<span class="cp">#define R0900_P1_TMGREG1 0xf469</span>
<span class="cp">#define TMGREG1 REGx(R0900_P1_TMGREG1)</span>
<span class="cp">#define F0900_P1_TMGREG1 0xf46900ff</span>

<span class="cm">/*P1_TMGREG0*/</span>
<span class="cp">#define R0900_P1_TMGREG0 0xf46a</span>
<span class="cp">#define TMGREG0 REGx(R0900_P1_TMGREG0)</span>
<span class="cp">#define F0900_P1_TMGREG0 0xf46a00ff</span>

<span class="cm">/*P1_TMGLOCK1*/</span>
<span class="cp">#define R0900_P1_TMGLOCK1 0xf46b</span>
<span class="cp">#define TMGLOCK1 REGx(R0900_P1_TMGLOCK1)</span>
<span class="cp">#define F0900_P1_TMGLOCK_LEVEL1 0xf46b01ff</span>

<span class="cm">/*P1_TMGLOCK0*/</span>
<span class="cp">#define R0900_P1_TMGLOCK0 0xf46c</span>
<span class="cp">#define TMGLOCK0 REGx(R0900_P1_TMGLOCK0)</span>
<span class="cp">#define F0900_P1_TMGLOCK_LEVEL0 0xf46c00ff</span>

<span class="cm">/*P1_TMGOBS*/</span>
<span class="cp">#define R0900_P1_TMGOBS 0xf46d</span>
<span class="cp">#define TMGOBS REGx(R0900_P1_TMGOBS)</span>
<span class="cp">#define F0900_P1_ROLLOFF_STATUS 0xf46d00c0</span>
<span class="cp">#define ROLLOFF_STATUS FLDx(F0900_P1_ROLLOFF_STATUS)</span>

<span class="cm">/*P1_EQUALCFG*/</span>
<span class="cp">#define R0900_P1_EQUALCFG 0xf46f</span>
<span class="cp">#define EQUALCFG REGx(R0900_P1_EQUALCFG)</span>
<span class="cp">#define F0900_P1_EQUAL_ON 0xf46f0040</span>
<span class="cp">#define F0900_P1_MU_EQUALDFE 0xf46f0007</span>

<span class="cm">/*P1_EQUAI1*/</span>
<span class="cp">#define R0900_P1_EQUAI1 0xf470</span>
<span class="cp">#define EQUAI1 REGx(R0900_P1_EQUAI1)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI1 0xf47001ff</span>

<span class="cm">/*P1_EQUAQ1*/</span>
<span class="cp">#define R0900_P1_EQUAQ1 0xf471</span>
<span class="cp">#define EQUAQ1 REGx(R0900_P1_EQUAQ1)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ1 0xf47101ff</span>

<span class="cm">/*P1_EQUAI2*/</span>
<span class="cp">#define R0900_P1_EQUAI2 0xf472</span>
<span class="cp">#define EQUAI2 REGx(R0900_P1_EQUAI2)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI2 0xf47201ff</span>

<span class="cm">/*P1_EQUAQ2*/</span>
<span class="cp">#define R0900_P1_EQUAQ2 0xf473</span>
<span class="cp">#define EQUAQ2 REGx(R0900_P1_EQUAQ2)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ2 0xf47301ff</span>

<span class="cm">/*P1_EQUAI3*/</span>
<span class="cp">#define R0900_P1_EQUAI3 0xf474</span>
<span class="cp">#define EQUAI3 REGx(R0900_P1_EQUAI3)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI3 0xf47401ff</span>

<span class="cm">/*P1_EQUAQ3*/</span>
<span class="cp">#define R0900_P1_EQUAQ3 0xf475</span>
<span class="cp">#define EQUAQ3 REGx(R0900_P1_EQUAQ3)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ3 0xf47501ff</span>

<span class="cm">/*P1_EQUAI4*/</span>
<span class="cp">#define R0900_P1_EQUAI4 0xf476</span>
<span class="cp">#define EQUAI4 REGx(R0900_P1_EQUAI4)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI4 0xf47601ff</span>

<span class="cm">/*P1_EQUAQ4*/</span>
<span class="cp">#define R0900_P1_EQUAQ4 0xf477</span>
<span class="cp">#define EQUAQ4 REGx(R0900_P1_EQUAQ4)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ4 0xf47701ff</span>

<span class="cm">/*P1_EQUAI5*/</span>
<span class="cp">#define R0900_P1_EQUAI5 0xf478</span>
<span class="cp">#define EQUAI5 REGx(R0900_P1_EQUAI5)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI5 0xf47801ff</span>

<span class="cm">/*P1_EQUAQ5*/</span>
<span class="cp">#define R0900_P1_EQUAQ5 0xf479</span>
<span class="cp">#define EQUAQ5 REGx(R0900_P1_EQUAQ5)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ5 0xf47901ff</span>

<span class="cm">/*P1_EQUAI6*/</span>
<span class="cp">#define R0900_P1_EQUAI6 0xf47a</span>
<span class="cp">#define EQUAI6 REGx(R0900_P1_EQUAI6)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI6 0xf47a01ff</span>

<span class="cm">/*P1_EQUAQ6*/</span>
<span class="cp">#define R0900_P1_EQUAQ6 0xf47b</span>
<span class="cp">#define EQUAQ6 REGx(R0900_P1_EQUAQ6)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ6 0xf47b01ff</span>

<span class="cm">/*P1_EQUAI7*/</span>
<span class="cp">#define R0900_P1_EQUAI7 0xf47c</span>
<span class="cp">#define EQUAI7 REGx(R0900_P1_EQUAI7)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI7 0xf47c01ff</span>

<span class="cm">/*P1_EQUAQ7*/</span>
<span class="cp">#define R0900_P1_EQUAQ7 0xf47d</span>
<span class="cp">#define EQUAQ7 REGx(R0900_P1_EQUAQ7)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ7 0xf47d01ff</span>

<span class="cm">/*P1_EQUAI8*/</span>
<span class="cp">#define R0900_P1_EQUAI8 0xf47e</span>
<span class="cp">#define EQUAI8 REGx(R0900_P1_EQUAI8)</span>
<span class="cp">#define F0900_P1_EQUA_ACCI8 0xf47e01ff</span>

<span class="cm">/*P1_EQUAQ8*/</span>
<span class="cp">#define R0900_P1_EQUAQ8 0xf47f</span>
<span class="cp">#define EQUAQ8 REGx(R0900_P1_EQUAQ8)</span>
<span class="cp">#define F0900_P1_EQUA_ACCQ8 0xf47f01ff</span>

<span class="cm">/*P1_NNOSDATAT1*/</span>
<span class="cp">#define R0900_P1_NNOSDATAT1 0xf480</span>
<span class="cp">#define NNOSDATAT1 REGx(R0900_P1_NNOSDATAT1)</span>
<span class="cp">#define F0900_P1_NOSDATAT_NORMED1 0xf48000ff</span>
<span class="cp">#define NOSDATAT_NORMED1 FLDx(F0900_P1_NOSDATAT_NORMED1)</span>

<span class="cm">/*P1_NNOSDATAT0*/</span>
<span class="cp">#define R0900_P1_NNOSDATAT0 0xf481</span>
<span class="cp">#define NNOSDATAT0 REGx(R0900_P1_NNOSDATAT0)</span>
<span class="cp">#define F0900_P1_NOSDATAT_NORMED0 0xf48100ff</span>
<span class="cp">#define NOSDATAT_NORMED0 FLDx(F0900_P1_NOSDATAT_NORMED0)</span>

<span class="cm">/*P1_NNOSDATA1*/</span>
<span class="cp">#define R0900_P1_NNOSDATA1 0xf482</span>
<span class="cp">#define NNOSDATA1 REGx(R0900_P1_NNOSDATA1)</span>
<span class="cp">#define F0900_P1_NOSDATA_NORMED1 0xf48200ff</span>

<span class="cm">/*P1_NNOSDATA0*/</span>
<span class="cp">#define R0900_P1_NNOSDATA0 0xf483</span>
<span class="cp">#define NNOSDATA0 REGx(R0900_P1_NNOSDATA0)</span>
<span class="cp">#define F0900_P1_NOSDATA_NORMED0 0xf48300ff</span>

<span class="cm">/*P1_NNOSPLHT1*/</span>
<span class="cp">#define R0900_P1_NNOSPLHT1 0xf484</span>
<span class="cp">#define NNOSPLHT1 REGx(R0900_P1_NNOSPLHT1)</span>
<span class="cp">#define F0900_P1_NOSPLHT_NORMED1 0xf48400ff</span>
<span class="cp">#define NOSPLHT_NORMED1 FLDx(F0900_P1_NOSPLHT_NORMED1)</span>

<span class="cm">/*P1_NNOSPLHT0*/</span>
<span class="cp">#define R0900_P1_NNOSPLHT0 0xf485</span>
<span class="cp">#define NNOSPLHT0 REGx(R0900_P1_NNOSPLHT0)</span>
<span class="cp">#define F0900_P1_NOSPLHT_NORMED0 0xf48500ff</span>
<span class="cp">#define NOSPLHT_NORMED0 FLDx(F0900_P1_NOSPLHT_NORMED0)</span>

<span class="cm">/*P1_NNOSPLH1*/</span>
<span class="cp">#define R0900_P1_NNOSPLH1 0xf486</span>
<span class="cp">#define NNOSPLH1 REGx(R0900_P1_NNOSPLH1)</span>
<span class="cp">#define F0900_P1_NOSPLH_NORMED1 0xf48600ff</span>

<span class="cm">/*P1_NNOSPLH0*/</span>
<span class="cp">#define R0900_P1_NNOSPLH0 0xf487</span>
<span class="cp">#define NNOSPLH0 REGx(R0900_P1_NNOSPLH0)</span>
<span class="cp">#define F0900_P1_NOSPLH_NORMED0 0xf48700ff</span>

<span class="cm">/*P1_NOSDATAT1*/</span>
<span class="cp">#define R0900_P1_NOSDATAT1 0xf488</span>
<span class="cp">#define NOSDATAT1 REGx(R0900_P1_NOSDATAT1)</span>
<span class="cp">#define F0900_P1_NOSDATAT_UNNORMED1 0xf48800ff</span>

<span class="cm">/*P1_NOSDATAT0*/</span>
<span class="cp">#define R0900_P1_NOSDATAT0 0xf489</span>
<span class="cp">#define NOSDATAT0 REGx(R0900_P1_NOSDATAT0)</span>
<span class="cp">#define F0900_P1_NOSDATAT_UNNORMED0 0xf48900ff</span>

<span class="cm">/*P1_NOSDATA1*/</span>
<span class="cp">#define R0900_P1_NOSDATA1 0xf48a</span>
<span class="cp">#define NOSDATA1 REGx(R0900_P1_NOSDATA1)</span>
<span class="cp">#define F0900_P1_NOSDATA_UNNORMED1 0xf48a00ff</span>

<span class="cm">/*P1_NOSDATA0*/</span>
<span class="cp">#define R0900_P1_NOSDATA0 0xf48b</span>
<span class="cp">#define NOSDATA0 REGx(R0900_P1_NOSDATA0)</span>
<span class="cp">#define F0900_P1_NOSDATA_UNNORMED0 0xf48b00ff</span>

<span class="cm">/*P1_NOSPLHT1*/</span>
<span class="cp">#define R0900_P1_NOSPLHT1 0xf48c</span>
<span class="cp">#define NOSPLHT1 REGx(R0900_P1_NOSPLHT1)</span>
<span class="cp">#define F0900_P1_NOSPLHT_UNNORMED1 0xf48c00ff</span>

<span class="cm">/*P1_NOSPLHT0*/</span>
<span class="cp">#define R0900_P1_NOSPLHT0 0xf48d</span>
<span class="cp">#define NOSPLHT0 REGx(R0900_P1_NOSPLHT0)</span>
<span class="cp">#define F0900_P1_NOSPLHT_UNNORMED0 0xf48d00ff</span>

<span class="cm">/*P1_NOSPLH1*/</span>
<span class="cp">#define R0900_P1_NOSPLH1 0xf48e</span>
<span class="cp">#define NOSPLH1 REGx(R0900_P1_NOSPLH1)</span>
<span class="cp">#define F0900_P1_NOSPLH_UNNORMED1 0xf48e00ff</span>

<span class="cm">/*P1_NOSPLH0*/</span>
<span class="cp">#define R0900_P1_NOSPLH0 0xf48f</span>
<span class="cp">#define NOSPLH0 REGx(R0900_P1_NOSPLH0)</span>
<span class="cp">#define F0900_P1_NOSPLH_UNNORMED0 0xf48f00ff</span>

<span class="cm">/*P1_CAR2CFG*/</span>
<span class="cp">#define R0900_P1_CAR2CFG 0xf490</span>
<span class="cp">#define CAR2CFG REGx(R0900_P1_CAR2CFG)</span>
<span class="cp">#define F0900_P1_CARRIER3_DISABLE 0xf4900040</span>
<span class="cp">#define F0900_P1_ROTA2ON 0xf4900004</span>
<span class="cp">#define F0900_P1_PH_DET_ALGO2 0xf4900003</span>

<span class="cm">/*P1_CFR2CFR1*/</span>
<span class="cp">#define R0900_P1_CFR2CFR1 0xf491</span>
<span class="cp">#define CFR2CFR1 REGx(R0900_P1_CFR2CFR1)</span>
<span class="cp">#define F0900_P1_CFR2TOCFR1_DVBS1 0xf49100c0</span>
<span class="cp">#define F0900_P1_EN_S2CAR2CENTER 0xf4910020</span>
<span class="cp">#define F0900_P1_DIS_BCHERRCFR2 0xf4910010</span>
<span class="cp">#define F0900_P1_CFR2TOCFR1_BETA 0xf4910007</span>

<span class="cm">/*P1_CFR22*/</span>
<span class="cp">#define R0900_P1_CFR22 0xf493</span>
<span class="cp">#define CFR22 REGx(R0900_P1_CFR22)</span>
<span class="cp">#define F0900_P1_CAR2_FREQ2 0xf49301ff</span>

<span class="cm">/*P1_CFR21*/</span>
<span class="cp">#define R0900_P1_CFR21 0xf494</span>
<span class="cp">#define CFR21 REGx(R0900_P1_CFR21)</span>
<span class="cp">#define F0900_P1_CAR2_FREQ1 0xf49400ff</span>

<span class="cm">/*P1_CFR20*/</span>
<span class="cp">#define R0900_P1_CFR20 0xf495</span>
<span class="cp">#define CFR20 REGx(R0900_P1_CFR20)</span>
<span class="cp">#define F0900_P1_CAR2_FREQ0 0xf49500ff</span>

<span class="cm">/*P1_ACLC2S2Q*/</span>
<span class="cp">#define R0900_P1_ACLC2S2Q 0xf497</span>
<span class="cp">#define ACLC2S2Q REGx(R0900_P1_ACLC2S2Q)</span>
<span class="cp">#define F0900_P1_ENAB_SPSKSYMB 0xf4970080</span>
<span class="cp">#define F0900_P1_CAR2S2_Q_ALPH_M 0xf4970030</span>
<span class="cp">#define F0900_P1_CAR2S2_Q_ALPH_E 0xf497000f</span>

<span class="cm">/*P1_ACLC2S28*/</span>
<span class="cp">#define R0900_P1_ACLC2S28 0xf498</span>
<span class="cp">#define ACLC2S28 REGx(R0900_P1_ACLC2S28)</span>
<span class="cp">#define F0900_P1_OLDI3Q_MODE 0xf4980080</span>
<span class="cp">#define F0900_P1_CAR2S2_8_ALPH_M 0xf4980030</span>
<span class="cp">#define F0900_P1_CAR2S2_8_ALPH_E 0xf498000f</span>

<span class="cm">/*P1_ACLC2S216A*/</span>
<span class="cp">#define R0900_P1_ACLC2S216A 0xf499</span>
<span class="cp">#define ACLC2S216A REGx(R0900_P1_ACLC2S216A)</span>
<span class="cp">#define F0900_P1_DIS_C3STOPA2 0xf4990080</span>
<span class="cp">#define F0900_P1_CAR2S2_16ADERAT 0xf4990040</span>
<span class="cp">#define F0900_P1_CAR2S2_16A_ALPH_M 0xf4990030</span>
<span class="cp">#define F0900_P1_CAR2S2_16A_ALPH_E 0xf499000f</span>

<span class="cm">/*P1_ACLC2S232A*/</span>
<span class="cp">#define R0900_P1_ACLC2S232A 0xf49a</span>
<span class="cp">#define ACLC2S232A REGx(R0900_P1_ACLC2S232A)</span>
<span class="cp">#define F0900_P1_CAR2S2_32ADERAT 0xf49a0040</span>
<span class="cp">#define F0900_P1_CAR2S2_32A_ALPH_M 0xf49a0030</span>
<span class="cp">#define F0900_P1_CAR2S2_32A_ALPH_E 0xf49a000f</span>

<span class="cm">/*P1_BCLC2S2Q*/</span>
<span class="cp">#define R0900_P1_BCLC2S2Q 0xf49c</span>
<span class="cp">#define BCLC2S2Q REGx(R0900_P1_BCLC2S2Q)</span>
<span class="cp">#define F0900_P1_CAR2S2_Q_BETA_M 0xf49c0030</span>
<span class="cp">#define F0900_P1_CAR2S2_Q_BETA_E 0xf49c000f</span>

<span class="cm">/*P1_BCLC2S28*/</span>
<span class="cp">#define R0900_P1_BCLC2S28 0xf49d</span>
<span class="cp">#define BCLC2S28 REGx(R0900_P1_BCLC2S28)</span>
<span class="cp">#define F0900_P1_CAR2S2_8_BETA_M 0xf49d0030</span>
<span class="cp">#define F0900_P1_CAR2S2_8_BETA_E 0xf49d000f</span>

<span class="cm">/*P1_BCLC2S216A*/</span>
<span class="cp">#define R0900_P1_BCLC2S216A 0xf49e</span>
<span class="cp">#define BCLC2S216A REGx(R0900_P1_BCLC2S216A)</span>

<span class="cm">/*P1_BCLC2S232A*/</span>
<span class="cp">#define R0900_P1_BCLC2S232A 0xf49f</span>
<span class="cp">#define BCLC2S232A REGx(R0900_P1_BCLC2S232A)</span>

<span class="cm">/*P1_PLROOT2*/</span>
<span class="cp">#define R0900_P1_PLROOT2 0xf4ac</span>
<span class="cp">#define PLROOT2 REGx(R0900_P1_PLROOT2)</span>
<span class="cp">#define F0900_P1_PLSCRAMB_MODE 0xf4ac000c</span>
<span class="cp">#define F0900_P1_PLSCRAMB_ROOT2 0xf4ac0003</span>

<span class="cm">/*P1_PLROOT1*/</span>
<span class="cp">#define R0900_P1_PLROOT1 0xf4ad</span>
<span class="cp">#define PLROOT1 REGx(R0900_P1_PLROOT1)</span>
<span class="cp">#define F0900_P1_PLSCRAMB_ROOT1 0xf4ad00ff</span>

<span class="cm">/*P1_PLROOT0*/</span>
<span class="cp">#define R0900_P1_PLROOT0 0xf4ae</span>
<span class="cp">#define PLROOT0 REGx(R0900_P1_PLROOT0)</span>
<span class="cp">#define F0900_P1_PLSCRAMB_ROOT0 0xf4ae00ff</span>

<span class="cm">/*P1_MODCODLST0*/</span>
<span class="cp">#define R0900_P1_MODCODLST0 0xf4b0</span>
<span class="cp">#define MODCODLST0 REGx(R0900_P1_MODCODLST0)</span>

<span class="cm">/*P1_MODCODLST1*/</span>
<span class="cp">#define R0900_P1_MODCODLST1 0xf4b1</span>
<span class="cp">#define MODCODLST1 REGx(R0900_P1_MODCODLST1)</span>
<span class="cp">#define F0900_P1_DIS_MODCOD29 0xf4b100f0</span>
<span class="cp">#define F0900_P1_DIS_32PSK_9_10 0xf4b1000f</span>

<span class="cm">/*P1_MODCODLST2*/</span>
<span class="cp">#define R0900_P1_MODCODLST2 0xf4b2</span>
<span class="cp">#define MODCODLST2 REGx(R0900_P1_MODCODLST2)</span>
<span class="cp">#define F0900_P1_DIS_32PSK_8_9 0xf4b200f0</span>
<span class="cp">#define F0900_P1_DIS_32PSK_5_6 0xf4b2000f</span>

<span class="cm">/*P1_MODCODLST3*/</span>
<span class="cp">#define R0900_P1_MODCODLST3 0xf4b3</span>
<span class="cp">#define MODCODLST3 REGx(R0900_P1_MODCODLST3)</span>
<span class="cp">#define F0900_P1_DIS_32PSK_4_5 0xf4b300f0</span>
<span class="cp">#define F0900_P1_DIS_32PSK_3_4 0xf4b3000f</span>

<span class="cm">/*P1_MODCODLST4*/</span>
<span class="cp">#define R0900_P1_MODCODLST4 0xf4b4</span>
<span class="cp">#define MODCODLST4 REGx(R0900_P1_MODCODLST4)</span>
<span class="cp">#define F0900_P1_DIS_16PSK_9_10 0xf4b400f0</span>
<span class="cp">#define F0900_P1_DIS_16PSK_8_9 0xf4b4000f</span>

<span class="cm">/*P1_MODCODLST5*/</span>
<span class="cp">#define R0900_P1_MODCODLST5 0xf4b5</span>
<span class="cp">#define MODCODLST5 REGx(R0900_P1_MODCODLST5)</span>
<span class="cp">#define F0900_P1_DIS_16PSK_5_6 0xf4b500f0</span>
<span class="cp">#define F0900_P1_DIS_16PSK_4_5 0xf4b5000f</span>

<span class="cm">/*P1_MODCODLST6*/</span>
<span class="cp">#define R0900_P1_MODCODLST6 0xf4b6</span>
<span class="cp">#define MODCODLST6 REGx(R0900_P1_MODCODLST6)</span>
<span class="cp">#define F0900_P1_DIS_16PSK_3_4 0xf4b600f0</span>
<span class="cp">#define F0900_P1_DIS_16PSK_2_3 0xf4b6000f</span>

<span class="cm">/*P1_MODCODLST7*/</span>
<span class="cp">#define R0900_P1_MODCODLST7 0xf4b7</span>
<span class="cp">#define MODCODLST7 REGx(R0900_P1_MODCODLST7)</span>
<span class="cp">#define F0900_P1_DIS_8P_9_10 0xf4b700f0</span>
<span class="cp">#define F0900_P1_DIS_8P_8_9 0xf4b7000f</span>

<span class="cm">/*P1_MODCODLST8*/</span>
<span class="cp">#define R0900_P1_MODCODLST8 0xf4b8</span>
<span class="cp">#define MODCODLST8 REGx(R0900_P1_MODCODLST8)</span>
<span class="cp">#define F0900_P1_DIS_8P_5_6 0xf4b800f0</span>
<span class="cp">#define F0900_P1_DIS_8P_3_4 0xf4b8000f</span>

<span class="cm">/*P1_MODCODLST9*/</span>
<span class="cp">#define R0900_P1_MODCODLST9 0xf4b9</span>
<span class="cp">#define MODCODLST9 REGx(R0900_P1_MODCODLST9)</span>
<span class="cp">#define F0900_P1_DIS_8P_2_3 0xf4b900f0</span>
<span class="cp">#define F0900_P1_DIS_8P_3_5 0xf4b9000f</span>

<span class="cm">/*P1_MODCODLSTA*/</span>
<span class="cp">#define R0900_P1_MODCODLSTA 0xf4ba</span>
<span class="cp">#define MODCODLSTA REGx(R0900_P1_MODCODLSTA)</span>
<span class="cp">#define F0900_P1_DIS_QP_9_10 0xf4ba00f0</span>
<span class="cp">#define F0900_P1_DIS_QP_8_9 0xf4ba000f</span>

<span class="cm">/*P1_MODCODLSTB*/</span>
<span class="cp">#define R0900_P1_MODCODLSTB 0xf4bb</span>
<span class="cp">#define MODCODLSTB REGx(R0900_P1_MODCODLSTB)</span>
<span class="cp">#define F0900_P1_DIS_QP_5_6 0xf4bb00f0</span>
<span class="cp">#define F0900_P1_DIS_QP_4_5 0xf4bb000f</span>

<span class="cm">/*P1_MODCODLSTC*/</span>
<span class="cp">#define R0900_P1_MODCODLSTC 0xf4bc</span>
<span class="cp">#define MODCODLSTC REGx(R0900_P1_MODCODLSTC)</span>
<span class="cp">#define F0900_P1_DIS_QP_3_4 0xf4bc00f0</span>
<span class="cp">#define F0900_P1_DIS_QP_2_3 0xf4bc000f</span>

<span class="cm">/*P1_MODCODLSTD*/</span>
<span class="cp">#define R0900_P1_MODCODLSTD 0xf4bd</span>
<span class="cp">#define MODCODLSTD REGx(R0900_P1_MODCODLSTD)</span>
<span class="cp">#define F0900_P1_DIS_QP_3_5 0xf4bd00f0</span>
<span class="cp">#define F0900_P1_DIS_QP_1_2 0xf4bd000f</span>

<span class="cm">/*P1_MODCODLSTE*/</span>
<span class="cp">#define R0900_P1_MODCODLSTE 0xf4be</span>
<span class="cp">#define MODCODLSTE REGx(R0900_P1_MODCODLSTE)</span>
<span class="cp">#define F0900_P1_DIS_QP_2_5 0xf4be00f0</span>
<span class="cp">#define F0900_P1_DIS_QP_1_3 0xf4be000f</span>

<span class="cm">/*P1_MODCODLSTF*/</span>
<span class="cp">#define R0900_P1_MODCODLSTF 0xf4bf</span>
<span class="cp">#define MODCODLSTF REGx(R0900_P1_MODCODLSTF)</span>
<span class="cp">#define F0900_P1_DIS_QP_1_4 0xf4bf00f0</span>

<span class="cm">/*P1_GAUSSR0*/</span>
<span class="cp">#define R0900_P1_GAUSSR0 0xf4c0</span>
<span class="cp">#define GAUSSR0 REGx(R0900_P1_GAUSSR0)</span>
<span class="cp">#define F0900_P1_EN_CCIMODE 0xf4c00080</span>
<span class="cp">#define F0900_P1_R0_GAUSSIEN 0xf4c0007f</span>

<span class="cm">/*P1_CCIR0*/</span>
<span class="cp">#define R0900_P1_CCIR0 0xf4c1</span>
<span class="cp">#define CCIR0 REGx(R0900_P1_CCIR0)</span>
<span class="cp">#define F0900_P1_CCIDETECT_PLHONLY 0xf4c10080</span>
<span class="cp">#define F0900_P1_R0_CCI 0xf4c1007f</span>

<span class="cm">/*P1_CCIQUANT*/</span>
<span class="cp">#define R0900_P1_CCIQUANT 0xf4c2</span>
<span class="cp">#define CCIQUANT REGx(R0900_P1_CCIQUANT)</span>
<span class="cp">#define F0900_P1_CCI_BETA 0xf4c200e0</span>
<span class="cp">#define F0900_P1_CCI_QUANT 0xf4c2001f</span>

<span class="cm">/*P1_CCITHRES*/</span>
<span class="cp">#define R0900_P1_CCITHRES 0xf4c3</span>
<span class="cp">#define CCITHRES REGx(R0900_P1_CCITHRES)</span>
<span class="cp">#define F0900_P1_CCI_THRESHOLD 0xf4c300ff</span>

<span class="cm">/*P1_CCIACC*/</span>
<span class="cp">#define R0900_P1_CCIACC 0xf4c4</span>
<span class="cp">#define CCIACC REGx(R0900_P1_CCIACC)</span>
<span class="cp">#define F0900_P1_CCI_VALUE 0xf4c400ff</span>

<span class="cm">/*P1_DMDRESCFG*/</span>
<span class="cp">#define R0900_P1_DMDRESCFG 0xf4c6</span>
<span class="cp">#define DMDRESCFG REGx(R0900_P1_DMDRESCFG)</span>
<span class="cp">#define F0900_P1_DMDRES_RESET 0xf4c60080</span>
<span class="cp">#define F0900_P1_DMDRES_STRALL 0xf4c60008</span>
<span class="cp">#define F0900_P1_DMDRES_NEWONLY 0xf4c60004</span>
<span class="cp">#define F0900_P1_DMDRES_NOSTORE 0xf4c60002</span>

<span class="cm">/*P1_DMDRESADR*/</span>
<span class="cp">#define R0900_P1_DMDRESADR 0xf4c7</span>
<span class="cp">#define DMDRESADR REGx(R0900_P1_DMDRESADR)</span>
<span class="cp">#define F0900_P1_DMDRES_VALIDCFR 0xf4c70040</span>
<span class="cp">#define F0900_P1_DMDRES_MEMFULL 0xf4c70030</span>
<span class="cp">#define F0900_P1_DMDRES_RESNBR 0xf4c7000f</span>

<span class="cm">/*P1_DMDRESDATA7*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA7 0xf4c8</span>
<span class="cp">#define F0900_P1_DMDRES_DATA7 0xf4c800ff</span>

<span class="cm">/*P1_DMDRESDATA6*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA6 0xf4c9</span>
<span class="cp">#define F0900_P1_DMDRES_DATA6 0xf4c900ff</span>

<span class="cm">/*P1_DMDRESDATA5*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA5 0xf4ca</span>
<span class="cp">#define F0900_P1_DMDRES_DATA5 0xf4ca00ff</span>

<span class="cm">/*P1_DMDRESDATA4*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA4 0xf4cb</span>
<span class="cp">#define F0900_P1_DMDRES_DATA4 0xf4cb00ff</span>

<span class="cm">/*P1_DMDRESDATA3*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA3 0xf4cc</span>
<span class="cp">#define F0900_P1_DMDRES_DATA3 0xf4cc00ff</span>

<span class="cm">/*P1_DMDRESDATA2*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA2 0xf4cd</span>
<span class="cp">#define F0900_P1_DMDRES_DATA2 0xf4cd00ff</span>

<span class="cm">/*P1_DMDRESDATA1*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA1 0xf4ce</span>
<span class="cp">#define F0900_P1_DMDRES_DATA1 0xf4ce00ff</span>

<span class="cm">/*P1_DMDRESDATA0*/</span>
<span class="cp">#define R0900_P1_DMDRESDATA0 0xf4cf</span>
<span class="cp">#define F0900_P1_DMDRES_DATA0 0xf4cf00ff</span>

<span class="cm">/*P1_FFEI1*/</span>
<span class="cp">#define R0900_P1_FFEI1 0xf4d0</span>
<span class="cp">#define FFEI1 REGx(R0900_P1_FFEI1)</span>
<span class="cp">#define F0900_P1_FFE_ACCI1 0xf4d001ff</span>

<span class="cm">/*P1_FFEQ1*/</span>
<span class="cp">#define R0900_P1_FFEQ1 0xf4d1</span>
<span class="cp">#define FFEQ1 REGx(R0900_P1_FFEQ1)</span>
<span class="cp">#define F0900_P1_FFE_ACCQ1 0xf4d101ff</span>

<span class="cm">/*P1_FFEI2*/</span>
<span class="cp">#define R0900_P1_FFEI2 0xf4d2</span>
<span class="cp">#define FFEI2 REGx(R0900_P1_FFEI2)</span>
<span class="cp">#define F0900_P1_FFE_ACCI2 0xf4d201ff</span>

<span class="cm">/*P1_FFEQ2*/</span>
<span class="cp">#define R0900_P1_FFEQ2 0xf4d3</span>
<span class="cp">#define FFEQ2 REGx(R0900_P1_FFEQ2)</span>
<span class="cp">#define F0900_P1_FFE_ACCQ2 0xf4d301ff</span>

<span class="cm">/*P1_FFEI3*/</span>
<span class="cp">#define R0900_P1_FFEI3 0xf4d4</span>
<span class="cp">#define FFEI3 REGx(R0900_P1_FFEI3)</span>
<span class="cp">#define F0900_P1_FFE_ACCI3 0xf4d401ff</span>

<span class="cm">/*P1_FFEQ3*/</span>
<span class="cp">#define R0900_P1_FFEQ3 0xf4d5</span>
<span class="cp">#define FFEQ3 REGx(R0900_P1_FFEQ3)</span>
<span class="cp">#define F0900_P1_FFE_ACCQ3 0xf4d501ff</span>

<span class="cm">/*P1_FFEI4*/</span>
<span class="cp">#define R0900_P1_FFEI4 0xf4d6</span>
<span class="cp">#define FFEI4 REGx(R0900_P1_FFEI4)</span>
<span class="cp">#define F0900_P1_FFE_ACCI4 0xf4d601ff</span>

<span class="cm">/*P1_FFEQ4*/</span>
<span class="cp">#define R0900_P1_FFEQ4 0xf4d7</span>
<span class="cp">#define FFEQ4 REGx(R0900_P1_FFEQ4)</span>
<span class="cp">#define F0900_P1_FFE_ACCQ4 0xf4d701ff</span>

<span class="cm">/*P1_FFECFG*/</span>
<span class="cp">#define R0900_P1_FFECFG 0xf4d8</span>
<span class="cp">#define FFECFG REGx(R0900_P1_FFECFG)</span>
<span class="cp">#define F0900_P1_EQUALFFE_ON 0xf4d80040</span>
<span class="cp">#define F0900_P1_MU_EQUALFFE 0xf4d80007</span>

<span class="cm">/*P1_TNRCFG*/</span>
<span class="cp">#define R0900_P1_TNRCFG 0xf4e0</span>
<span class="cp">#define TNRCFG REGx(R0900_P1_TNRCFG)</span>
<span class="cp">#define F0900_P1_TUN_ACKFAIL 0xf4e00080</span>
<span class="cp">#define F0900_P1_TUN_TYPE 0xf4e00070</span>
<span class="cp">#define F0900_P1_TUN_SECSTOP 0xf4e00008</span>
<span class="cp">#define F0900_P1_TUN_VCOSRCH 0xf4e00004</span>
<span class="cp">#define F0900_P1_TUN_MADDRESS 0xf4e00003</span>

<span class="cm">/*P1_TNRCFG2*/</span>
<span class="cp">#define R0900_P1_TNRCFG2 0xf4e1</span>
<span class="cp">#define TNRCFG2 REGx(R0900_P1_TNRCFG2)</span>
<span class="cp">#define F0900_P1_TUN_IQSWAP 0xf4e10080</span>
<span class="cp">#define F0900_P1_DIS_BWCALC 0xf4e10004</span>
<span class="cp">#define F0900_P1_SHORT_WAITSTATES 0xf4e10002</span>

<span class="cm">/*P1_TNRXTAL*/</span>
<span class="cp">#define R0900_P1_TNRXTAL 0xf4e4</span>
<span class="cp">#define TNRXTAL REGx(R0900_P1_TNRXTAL)</span>
<span class="cp">#define F0900_P1_TUN_XTALFREQ 0xf4e4001f</span>

<span class="cm">/*P1_TNRSTEPS*/</span>
<span class="cp">#define R0900_P1_TNRSTEPS 0xf4e7</span>
<span class="cp">#define TNRSTEPS REGx(R0900_P1_TNRSTEPS)</span>
<span class="cp">#define F0900_P1_TUNER_BW0P125 0xf4e70080</span>
<span class="cp">#define F0900_P1_BWINC_OFFSET 0xf4e70170</span>
<span class="cp">#define F0900_P1_SOFTSTEP_RNG 0xf4e70008</span>
<span class="cp">#define F0900_P1_TUN_BWOFFSET 0xf4e70007</span>

<span class="cm">/*P1_TNRGAIN*/</span>
<span class="cp">#define R0900_P1_TNRGAIN 0xf4e8</span>
<span class="cp">#define TNRGAIN REGx(R0900_P1_TNRGAIN)</span>
<span class="cp">#define F0900_P1_TUN_KDIVEN 0xf4e800c0</span>
<span class="cp">#define F0900_P1_STB6X00_OCK 0xf4e80030</span>
<span class="cp">#define F0900_P1_TUN_GAIN 0xf4e8000f</span>

<span class="cm">/*P1_TNRRF1*/</span>
<span class="cp">#define R0900_P1_TNRRF1 0xf4e9</span>
<span class="cp">#define TNRRF1 REGx(R0900_P1_TNRRF1)</span>
<span class="cp">#define F0900_P1_TUN_RFFREQ2 0xf4e900ff</span>
<span class="cp">#define TUN_RFFREQ2 FLDx(F0900_P1_TUN_RFFREQ2)</span>

<span class="cm">/*P1_TNRRF0*/</span>
<span class="cp">#define R0900_P1_TNRRF0 0xf4ea</span>
<span class="cp">#define TNRRF0 REGx(R0900_P1_TNRRF0)</span>
<span class="cp">#define F0900_P1_TUN_RFFREQ1 0xf4ea00ff</span>
<span class="cp">#define TUN_RFFREQ1 FLDx(F0900_P1_TUN_RFFREQ1)</span>

<span class="cm">/*P1_TNRBW*/</span>
<span class="cp">#define R0900_P1_TNRBW 0xf4eb</span>
<span class="cp">#define TNRBW REGx(R0900_P1_TNRBW)</span>
<span class="cp">#define F0900_P1_TUN_RFFREQ0 0xf4eb00c0</span>
<span class="cp">#define TUN_RFFREQ0 FLDx(F0900_P1_TUN_RFFREQ0)</span>
<span class="cp">#define F0900_P1_TUN_BW 0xf4eb003f</span>
<span class="cp">#define TUN_BW FLDx(F0900_P1_TUN_BW)</span>

<span class="cm">/*P1_TNRADJ*/</span>
<span class="cp">#define R0900_P1_TNRADJ 0xf4ec</span>
<span class="cp">#define TNRADJ REGx(R0900_P1_TNRADJ)</span>
<span class="cp">#define F0900_P1_STB61X0_CALTIME 0xf4ec0040</span>

<span class="cm">/*P1_TNRCTL2*/</span>
<span class="cp">#define R0900_P1_TNRCTL2 0xf4ed</span>
<span class="cp">#define TNRCTL2 REGx(R0900_P1_TNRCTL2)</span>
<span class="cp">#define F0900_P1_STB61X0_RCCKOFF 0xf4ed0080</span>
<span class="cp">#define F0900_P1_STB61X0_ICP_SDOFF 0xf4ed0040</span>
<span class="cp">#define F0900_P1_STB61X0_DCLOOPOFF 0xf4ed0020</span>
<span class="cp">#define F0900_P1_STB61X0_REFOUTSEL 0xf4ed0010</span>
<span class="cp">#define F0900_P1_STB61X0_CALOFF 0xf4ed0008</span>
<span class="cp">#define F0900_P1_STB6XX0_LPT_BEN 0xf4ed0004</span>
<span class="cp">#define F0900_P1_STB6XX0_RX_OSCP 0xf4ed0002</span>
<span class="cp">#define F0900_P1_STB6XX0_SYN 0xf4ed0001</span>

<span class="cm">/*P1_TNRCFG3*/</span>
<span class="cp">#define R0900_P1_TNRCFG3 0xf4ee</span>
<span class="cp">#define TNRCFG3 REGx(R0900_P1_TNRCFG3)</span>
<span class="cp">#define F0900_P1_TUN_PLLFREQ 0xf4ee001c</span>
<span class="cp">#define F0900_P1_TUN_I2CFREQ_MODE 0xf4ee0003</span>

<span class="cm">/*P1_TNRLAUNCH*/</span>
<span class="cp">#define R0900_P1_TNRLAUNCH 0xf4f0</span>
<span class="cp">#define TNRLAUNCH REGx(R0900_P1_TNRLAUNCH)</span>

<span class="cm">/*P1_TNRLD*/</span>
<span class="cp">#define R0900_P1_TNRLD 0xf4f0</span>
<span class="cp">#define TNRLD REGx(R0900_P1_TNRLD)</span>
<span class="cp">#define F0900_P1_TUNLD_VCOING 0xf4f00080</span>
<span class="cp">#define F0900_P1_TUN_REG1FAIL 0xf4f00040</span>
<span class="cp">#define F0900_P1_TUN_REG2FAIL 0xf4f00020</span>
<span class="cp">#define F0900_P1_TUN_REG3FAIL 0xf4f00010</span>
<span class="cp">#define F0900_P1_TUN_REG4FAIL 0xf4f00008</span>
<span class="cp">#define F0900_P1_TUN_REG5FAIL 0xf4f00004</span>
<span class="cp">#define F0900_P1_TUN_BWING 0xf4f00002</span>
<span class="cp">#define F0900_P1_TUN_LOCKED 0xf4f00001</span>

<span class="cm">/*P1_TNROBSL*/</span>
<span class="cp">#define R0900_P1_TNROBSL 0xf4f6</span>
<span class="cp">#define TNROBSL REGx(R0900_P1_TNROBSL)</span>
<span class="cp">#define F0900_P1_TUN_I2CABORTED 0xf4f60080</span>
<span class="cp">#define F0900_P1_TUN_LPEN 0xf4f60040</span>
<span class="cp">#define F0900_P1_TUN_FCCK 0xf4f60020</span>
<span class="cp">#define F0900_P1_TUN_I2CLOCKED 0xf4f60010</span>
<span class="cp">#define F0900_P1_TUN_PROGDONE 0xf4f6000c</span>
<span class="cp">#define F0900_P1_TUN_RFRESTE1 0xf4f60003</span>
<span class="cp">#define TUN_RFRESTE1 FLDx(F0900_P1_TUN_RFRESTE1)</span>

<span class="cm">/*P1_TNRRESTE*/</span>
<span class="cp">#define R0900_P1_TNRRESTE 0xf4f7</span>
<span class="cp">#define TNRRESTE REGx(R0900_P1_TNRRESTE)</span>
<span class="cp">#define F0900_P1_TUN_RFRESTE0 0xf4f700ff</span>
<span class="cp">#define TUN_RFRESTE0 FLDx(F0900_P1_TUN_RFRESTE0)</span>

<span class="cm">/*P1_SMAPCOEF7*/</span>
<span class="cp">#define R0900_P1_SMAPCOEF7 0xf500</span>
<span class="cp">#define SMAPCOEF7 REGx(R0900_P1_SMAPCOEF7)</span>
<span class="cp">#define F0900_P1_DIS_QSCALE 0xf5000080</span>
<span class="cp">#define F0900_P1_SMAPCOEF_Q_LLR12 0xf500017f</span>

<span class="cm">/*P1_SMAPCOEF6*/</span>
<span class="cp">#define R0900_P1_SMAPCOEF6 0xf501</span>
<span class="cp">#define SMAPCOEF6 REGx(R0900_P1_SMAPCOEF6)</span>
<span class="cp">#define F0900_P1_ADJ_8PSKLLR1 0xf5010004</span>
<span class="cp">#define F0900_P1_OLD_8PSKLLR1 0xf5010002</span>
<span class="cp">#define F0900_P1_DIS_AB8PSK 0xf5010001</span>

<span class="cm">/*P1_SMAPCOEF5*/</span>
<span class="cp">#define R0900_P1_SMAPCOEF5 0xf502</span>
<span class="cp">#define SMAPCOEF5 REGx(R0900_P1_SMAPCOEF5)</span>
<span class="cp">#define F0900_P1_DIS_8SCALE 0xf5020080</span>
<span class="cp">#define F0900_P1_SMAPCOEF_8P_LLR23 0xf502017f</span>

<span class="cm">/*P1_NCO2MAX1*/</span>
<span class="cp">#define R0900_P1_NCO2MAX1 0xf514</span>
<span class="cp">#define NCO2MAX1 REGx(R0900_P1_NCO2MAX1)</span>
<span class="cp">#define F0900_P1_TETA2_MAXVABS1 0xf51400ff</span>

<span class="cm">/*P1_NCO2MAX0*/</span>
<span class="cp">#define R0900_P1_NCO2MAX0 0xf515</span>
<span class="cp">#define NCO2MAX0 REGx(R0900_P1_NCO2MAX0)</span>
<span class="cp">#define F0900_P1_TETA2_MAXVABS0 0xf51500ff</span>

<span class="cm">/*P1_NCO2FR1*/</span>
<span class="cp">#define R0900_P1_NCO2FR1 0xf516</span>
<span class="cp">#define NCO2FR1 REGx(R0900_P1_NCO2FR1)</span>
<span class="cp">#define F0900_P1_NCO2FINAL_ANGLE1 0xf51600ff</span>

<span class="cm">/*P1_NCO2FR0*/</span>
<span class="cp">#define R0900_P1_NCO2FR0 0xf517</span>
<span class="cp">#define NCO2FR0 REGx(R0900_P1_NCO2FR0)</span>
<span class="cp">#define F0900_P1_NCO2FINAL_ANGLE0 0xf51700ff</span>

<span class="cm">/*P1_CFR2AVRGE1*/</span>
<span class="cp">#define R0900_P1_CFR2AVRGE1 0xf518</span>
<span class="cp">#define CFR2AVRGE1 REGx(R0900_P1_CFR2AVRGE1)</span>
<span class="cp">#define F0900_P1_I2C_CFR2AVERAGE1 0xf51800ff</span>

<span class="cm">/*P1_CFR2AVRGE0*/</span>
<span class="cp">#define R0900_P1_CFR2AVRGE0 0xf519</span>
<span class="cp">#define CFR2AVRGE0 REGx(R0900_P1_CFR2AVRGE0)</span>
<span class="cp">#define F0900_P1_I2C_CFR2AVERAGE0 0xf51900ff</span>

<span class="cm">/*P1_DMDPLHSTAT*/</span>
<span class="cp">#define R0900_P1_DMDPLHSTAT 0xf520</span>
<span class="cp">#define DMDPLHSTAT REGx(R0900_P1_DMDPLHSTAT)</span>
<span class="cp">#define F0900_P1_PLH_STATISTIC 0xf52000ff</span>

<span class="cm">/*P1_LOCKTIME3*/</span>
<span class="cp">#define R0900_P1_LOCKTIME3 0xf522</span>
<span class="cp">#define LOCKTIME3 REGx(R0900_P1_LOCKTIME3)</span>
<span class="cp">#define F0900_P1_DEMOD_LOCKTIME3 0xf52200ff</span>

<span class="cm">/*P1_LOCKTIME2*/</span>
<span class="cp">#define R0900_P1_LOCKTIME2 0xf523</span>
<span class="cp">#define LOCKTIME2 REGx(R0900_P1_LOCKTIME2)</span>
<span class="cp">#define F0900_P1_DEMOD_LOCKTIME2 0xf52300ff</span>

<span class="cm">/*P1_LOCKTIME1*/</span>
<span class="cp">#define R0900_P1_LOCKTIME1 0xf524</span>
<span class="cp">#define LOCKTIME1 REGx(R0900_P1_LOCKTIME1)</span>
<span class="cp">#define F0900_P1_DEMOD_LOCKTIME1 0xf52400ff</span>

<span class="cm">/*P1_LOCKTIME0*/</span>
<span class="cp">#define R0900_P1_LOCKTIME0 0xf525</span>
<span class="cp">#define LOCKTIME0 REGx(R0900_P1_LOCKTIME0)</span>
<span class="cp">#define F0900_P1_DEMOD_LOCKTIME0 0xf52500ff</span>

<span class="cm">/*P1_VITSCALE*/</span>
<span class="cp">#define R0900_P1_VITSCALE 0xf532</span>
<span class="cp">#define VITSCALE REGx(R0900_P1_VITSCALE)</span>
<span class="cp">#define F0900_P1_NVTH_NOSRANGE 0xf5320080</span>
<span class="cp">#define F0900_P1_VERROR_MAXMODE 0xf5320040</span>
<span class="cp">#define F0900_P1_NSLOWSN_LOCKED 0xf5320008</span>
<span class="cp">#define F0900_P1_DIS_RSFLOCK 0xf5320002</span>

<span class="cm">/*P1_FECM*/</span>
<span class="cp">#define R0900_P1_FECM 0xf533</span>
<span class="cp">#define FECM REGx(R0900_P1_FECM)</span>
<span class="cp">#define F0900_P1_DSS_DVB 0xf5330080</span>
<span class="cp">#define DSS_DVB FLDx(F0900_P1_DSS_DVB)</span>
<span class="cp">#define F0900_P1_DSS_SRCH 0xf5330010</span>
<span class="cp">#define F0900_P1_SYNCVIT 0xf5330002</span>
<span class="cp">#define F0900_P1_IQINV 0xf5330001</span>
<span class="cp">#define IQINV FLDx(F0900_P1_IQINV)</span>

<span class="cm">/*P1_VTH12*/</span>
<span class="cp">#define R0900_P1_VTH12 0xf534</span>
<span class="cp">#define VTH12 REGx(R0900_P1_VTH12)</span>
<span class="cp">#define F0900_P1_VTH12 0xf53400ff</span>

<span class="cm">/*P1_VTH23*/</span>
<span class="cp">#define R0900_P1_VTH23 0xf535</span>
<span class="cp">#define VTH23 REGx(R0900_P1_VTH23)</span>
<span class="cp">#define F0900_P1_VTH23 0xf53500ff</span>

<span class="cm">/*P1_VTH34*/</span>
<span class="cp">#define R0900_P1_VTH34 0xf536</span>
<span class="cp">#define VTH34 REGx(R0900_P1_VTH34)</span>
<span class="cp">#define F0900_P1_VTH34 0xf53600ff</span>

<span class="cm">/*P1_VTH56*/</span>
<span class="cp">#define R0900_P1_VTH56 0xf537</span>
<span class="cp">#define VTH56 REGx(R0900_P1_VTH56)</span>
<span class="cp">#define F0900_P1_VTH56 0xf53700ff</span>

<span class="cm">/*P1_VTH67*/</span>
<span class="cp">#define R0900_P1_VTH67 0xf538</span>
<span class="cp">#define VTH67 REGx(R0900_P1_VTH67)</span>
<span class="cp">#define F0900_P1_VTH67 0xf53800ff</span>

<span class="cm">/*P1_VTH78*/</span>
<span class="cp">#define R0900_P1_VTH78 0xf539</span>
<span class="cp">#define VTH78 REGx(R0900_P1_VTH78)</span>
<span class="cp">#define F0900_P1_VTH78 0xf53900ff</span>

<span class="cm">/*P1_VITCURPUN*/</span>
<span class="cp">#define R0900_P1_VITCURPUN 0xf53a</span>
<span class="cp">#define VITCURPUN REGx(R0900_P1_VITCURPUN)</span>
<span class="cp">#define F0900_P1_VIT_CURPUN 0xf53a001f</span>
<span class="cp">#define VIT_CURPUN FLDx(F0900_P1_VIT_CURPUN)</span>

<span class="cm">/*P1_VERROR*/</span>
<span class="cp">#define R0900_P1_VERROR 0xf53b</span>
<span class="cp">#define VERROR REGx(R0900_P1_VERROR)</span>
<span class="cp">#define F0900_P1_REGERR_VIT 0xf53b00ff</span>

<span class="cm">/*P1_PRVIT*/</span>
<span class="cp">#define R0900_P1_PRVIT 0xf53c</span>
<span class="cp">#define PRVIT REGx(R0900_P1_PRVIT)</span>
<span class="cp">#define F0900_P1_DIS_VTHLOCK 0xf53c0040</span>
<span class="cp">#define F0900_P1_E7_8VIT 0xf53c0020</span>
<span class="cp">#define F0900_P1_E6_7VIT 0xf53c0010</span>
<span class="cp">#define F0900_P1_E5_6VIT 0xf53c0008</span>
<span class="cp">#define F0900_P1_E3_4VIT 0xf53c0004</span>
<span class="cp">#define F0900_P1_E2_3VIT 0xf53c0002</span>
<span class="cp">#define F0900_P1_E1_2VIT 0xf53c0001</span>

<span class="cm">/*P1_VAVSRVIT*/</span>
<span class="cp">#define R0900_P1_VAVSRVIT 0xf53d</span>
<span class="cp">#define VAVSRVIT REGx(R0900_P1_VAVSRVIT)</span>
<span class="cp">#define F0900_P1_AMVIT 0xf53d0080</span>
<span class="cp">#define F0900_P1_FROZENVIT 0xf53d0040</span>
<span class="cp">#define F0900_P1_SNVIT 0xf53d0030</span>
<span class="cp">#define F0900_P1_TOVVIT 0xf53d000c</span>
<span class="cp">#define F0900_P1_HYPVIT 0xf53d0003</span>

<span class="cm">/*P1_VSTATUSVIT*/</span>
<span class="cp">#define R0900_P1_VSTATUSVIT 0xf53e</span>
<span class="cp">#define VSTATUSVIT REGx(R0900_P1_VSTATUSVIT)</span>
<span class="cp">#define F0900_P1_PRFVIT 0xf53e0010</span>
<span class="cp">#define PRFVIT FLDx(F0900_P1_PRFVIT)</span>
<span class="cp">#define F0900_P1_LOCKEDVIT 0xf53e0008</span>
<span class="cp">#define LOCKEDVIT FLDx(F0900_P1_LOCKEDVIT)</span>

<span class="cm">/*P1_VTHINUSE*/</span>
<span class="cp">#define R0900_P1_VTHINUSE 0xf53f</span>
<span class="cp">#define VTHINUSE REGx(R0900_P1_VTHINUSE)</span>
<span class="cp">#define F0900_P1_VIT_INUSE 0xf53f00ff</span>

<span class="cm">/*P1_KDIV12*/</span>
<span class="cp">#define R0900_P1_KDIV12 0xf540</span>
<span class="cp">#define KDIV12 REGx(R0900_P1_KDIV12)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_12 0xf540007f</span>

<span class="cm">/*P1_KDIV23*/</span>
<span class="cp">#define R0900_P1_KDIV23 0xf541</span>
<span class="cp">#define KDIV23 REGx(R0900_P1_KDIV23)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_23 0xf541007f</span>

<span class="cm">/*P1_KDIV34*/</span>
<span class="cp">#define R0900_P1_KDIV34 0xf542</span>
<span class="cp">#define KDIV34 REGx(R0900_P1_KDIV34)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_34 0xf542007f</span>

<span class="cm">/*P1_KDIV56*/</span>
<span class="cp">#define R0900_P1_KDIV56 0xf543</span>
<span class="cp">#define KDIV56 REGx(R0900_P1_KDIV56)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_56 0xf543007f</span>

<span class="cm">/*P1_KDIV67*/</span>
<span class="cp">#define R0900_P1_KDIV67 0xf544</span>
<span class="cp">#define KDIV67 REGx(R0900_P1_KDIV67)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_67 0xf544007f</span>

<span class="cm">/*P1_KDIV78*/</span>
<span class="cp">#define R0900_P1_KDIV78 0xf545</span>
<span class="cp">#define KDIV78 REGx(R0900_P1_KDIV78)</span>
<span class="cp">#define F0900_P1_K_DIVIDER_78 0xf545007f</span>

<span class="cm">/*P1_PDELCTRL1*/</span>
<span class="cp">#define R0900_P1_PDELCTRL1 0xf550</span>
<span class="cp">#define PDELCTRL1 REGx(R0900_P1_PDELCTRL1)</span>
<span class="cp">#define F0900_P1_INV_MISMASK 0xf5500080</span>
<span class="cp">#define F0900_P1_FILTER_EN 0xf5500020</span>
<span class="cp">#define F0900_P1_EN_MIS00 0xf5500002</span>
<span class="cp">#define F0900_P1_ALGOSWRST 0xf5500001</span>
<span class="cp">#define ALGOSWRST FLDx(F0900_P1_ALGOSWRST)</span>

<span class="cm">/*P1_PDELCTRL2*/</span>
<span class="cp">#define R0900_P1_PDELCTRL2 0xf551</span>
<span class="cp">#define PDELCTRL2 REGx(R0900_P1_PDELCTRL2)</span>
<span class="cp">#define F0900_P1_RESET_UPKO_COUNT 0xf5510040</span>
<span class="cp">#define RESET_UPKO_COUNT FLDx(F0900_P1_RESET_UPKO_COUNT)</span>
<span class="cp">#define F0900_P1_FRAME_MODE 0xf5510002</span>
<span class="cp">#define F0900_P1_NOBCHERRFLG_USE 0xf5510001</span>

<span class="cm">/*P1_HYSTTHRESH*/</span>
<span class="cp">#define R0900_P1_HYSTTHRESH 0xf554</span>
<span class="cp">#define HYSTTHRESH REGx(R0900_P1_HYSTTHRESH)</span>
<span class="cp">#define F0900_P1_UNLCK_THRESH 0xf55400f0</span>
<span class="cp">#define F0900_P1_DELIN_LCK_THRESH 0xf554000f</span>

<span class="cm">/*P1_ISIENTRY*/</span>
<span class="cp">#define R0900_P1_ISIENTRY 0xf55e</span>
<span class="cp">#define ISIENTRY REGx(R0900_P1_ISIENTRY)</span>
<span class="cp">#define F0900_P1_ISI_ENTRY 0xf55e00ff</span>

<span class="cm">/*P1_ISIBITENA*/</span>
<span class="cp">#define R0900_P1_ISIBITENA 0xf55f</span>
<span class="cp">#define ISIBITENA REGx(R0900_P1_ISIBITENA)</span>
<span class="cp">#define F0900_P1_ISI_BIT_EN 0xf55f00ff</span>

<span class="cm">/*P1_MATSTR1*/</span>
<span class="cp">#define R0900_P1_MATSTR1 0xf560</span>
<span class="cp">#define MATSTR1 REGx(R0900_P1_MATSTR1)</span>
<span class="cp">#define F0900_P1_MATYPE_CURRENT1 0xf56000ff</span>

<span class="cm">/*P1_MATSTR0*/</span>
<span class="cp">#define R0900_P1_MATSTR0 0xf561</span>
<span class="cp">#define MATSTR0 REGx(R0900_P1_MATSTR0)</span>
<span class="cp">#define F0900_P1_MATYPE_CURRENT0 0xf56100ff</span>

<span class="cm">/*P1_UPLSTR1*/</span>
<span class="cp">#define R0900_P1_UPLSTR1 0xf562</span>
<span class="cp">#define UPLSTR1 REGx(R0900_P1_UPLSTR1)</span>
<span class="cp">#define F0900_P1_UPL_CURRENT1 0xf56200ff</span>

<span class="cm">/*P1_UPLSTR0*/</span>
<span class="cp">#define R0900_P1_UPLSTR0 0xf563</span>
<span class="cp">#define UPLSTR0 REGx(R0900_P1_UPLSTR0)</span>
<span class="cp">#define F0900_P1_UPL_CURRENT0 0xf56300ff</span>

<span class="cm">/*P1_DFLSTR1*/</span>
<span class="cp">#define R0900_P1_DFLSTR1 0xf564</span>
<span class="cp">#define DFLSTR1 REGx(R0900_P1_DFLSTR1)</span>
<span class="cp">#define F0900_P1_DFL_CURRENT1 0xf56400ff</span>

<span class="cm">/*P1_DFLSTR0*/</span>
<span class="cp">#define R0900_P1_DFLSTR0 0xf565</span>
<span class="cp">#define DFLSTR0 REGx(R0900_P1_DFLSTR0)</span>
<span class="cp">#define F0900_P1_DFL_CURRENT0 0xf56500ff</span>

<span class="cm">/*P1_SYNCSTR*/</span>
<span class="cp">#define R0900_P1_SYNCSTR 0xf566</span>
<span class="cp">#define SYNCSTR REGx(R0900_P1_SYNCSTR)</span>
<span class="cp">#define F0900_P1_SYNC_CURRENT 0xf56600ff</span>

<span class="cm">/*P1_SYNCDSTR1*/</span>
<span class="cp">#define R0900_P1_SYNCDSTR1 0xf567</span>
<span class="cp">#define SYNCDSTR1 REGx(R0900_P1_SYNCDSTR1)</span>
<span class="cp">#define F0900_P1_SYNCD_CURRENT1 0xf56700ff</span>

<span class="cm">/*P1_SYNCDSTR0*/</span>
<span class="cp">#define R0900_P1_SYNCDSTR0 0xf568</span>
<span class="cp">#define SYNCDSTR0 REGx(R0900_P1_SYNCDSTR0)</span>
<span class="cp">#define F0900_P1_SYNCD_CURRENT0 0xf56800ff</span>

<span class="cm">/*P1_PDELSTATUS1*/</span>
<span class="cp">#define R0900_P1_PDELSTATUS1 0xf569</span>
<span class="cp">#define F0900_P1_PKTDELIN_DELOCK 0xf5690080</span>
<span class="cp">#define F0900_P1_SYNCDUPDFL_BADDFL 0xf5690040</span>
<span class="cp">#define F0900_P1_CONTINUOUS_STREAM 0xf5690020</span>
<span class="cp">#define F0900_P1_UNACCEPTED_STREAM 0xf5690010</span>
<span class="cp">#define F0900_P1_BCH_ERROR_FLAG 0xf5690008</span>
<span class="cp">#define F0900_P1_PKTDELIN_LOCK 0xf5690002</span>
<span class="cp">#define PKTDELIN_LOCK FLDx(F0900_P1_PKTDELIN_LOCK)</span>
<span class="cp">#define F0900_P1_FIRST_LOCK 0xf5690001</span>

<span class="cm">/*P1_PDELSTATUS2*/</span>
<span class="cp">#define R0900_P1_PDELSTATUS2 0xf56a</span>
<span class="cp">#define F0900_P1_FRAME_MODCOD 0xf56a007c</span>
<span class="cp">#define F0900_P1_FRAME_TYPE 0xf56a0003</span>

<span class="cm">/*P1_BBFCRCKO1*/</span>
<span class="cp">#define R0900_P1_BBFCRCKO1 0xf56b</span>
<span class="cp">#define BBFCRCKO1 REGx(R0900_P1_BBFCRCKO1)</span>
<span class="cp">#define F0900_P1_BBHCRC_KOCNT1 0xf56b00ff</span>

<span class="cm">/*P1_BBFCRCKO0*/</span>
<span class="cp">#define R0900_P1_BBFCRCKO0 0xf56c</span>
<span class="cp">#define BBFCRCKO0 REGx(R0900_P1_BBFCRCKO0)</span>
<span class="cp">#define F0900_P1_BBHCRC_KOCNT0 0xf56c00ff</span>

<span class="cm">/*P1_UPCRCKO1*/</span>
<span class="cp">#define R0900_P1_UPCRCKO1 0xf56d</span>
<span class="cp">#define UPCRCKO1 REGx(R0900_P1_UPCRCKO1)</span>
<span class="cp">#define F0900_P1_PKTCRC_KOCNT1 0xf56d00ff</span>

<span class="cm">/*P1_UPCRCKO0*/</span>
<span class="cp">#define R0900_P1_UPCRCKO0 0xf56e</span>
<span class="cp">#define UPCRCKO0 REGx(R0900_P1_UPCRCKO0)</span>
<span class="cp">#define F0900_P1_PKTCRC_KOCNT0 0xf56e00ff</span>

<span class="cm">/*P1_PDELCTRL3*/</span>
<span class="cp">#define R0900_P1_PDELCTRL3 0xf56f</span>
<span class="cp">#define PDELCTRL3 REGx(R0900_P1_PDELCTRL3)</span>
<span class="cp">#define F0900_P1_PKTDEL_CONTFAIL 0xf56f0080</span>
<span class="cp">#define F0900_P1_NOFIFO_BCHERR 0xf56f0020</span>

<span class="cm">/*P1_TSSTATEM*/</span>
<span class="cp">#define R0900_P1_TSSTATEM 0xf570</span>
<span class="cp">#define TSSTATEM REGx(R0900_P1_TSSTATEM)</span>
<span class="cp">#define F0900_P1_TSDIL_ON 0xf5700080</span>
<span class="cp">#define F0900_P1_TSRS_ON 0xf5700020</span>
<span class="cp">#define F0900_P1_TSDESCRAMB_ON 0xf5700010</span>
<span class="cp">#define F0900_P1_TSFRAME_MODE 0xf5700008</span>
<span class="cp">#define F0900_P1_TS_DISABLE 0xf5700004</span>
<span class="cp">#define F0900_P1_TSOUT_NOSYNC 0xf5700001</span>

<span class="cm">/*P1_TSCFGH*/</span>
<span class="cp">#define R0900_P1_TSCFGH 0xf572</span>
<span class="cp">#define TSCFGH REGx(R0900_P1_TSCFGH)</span>
<span class="cp">#define F0900_P1_TSFIFO_DVBCI 0xf5720080</span>
<span class="cp">#define F0900_P1_TSFIFO_SERIAL 0xf5720040</span>
<span class="cp">#define F0900_P1_TSFIFO_TEIUPDATE 0xf5720020</span>
<span class="cp">#define F0900_P1_TSFIFO_DUTY50 0xf5720010</span>
<span class="cp">#define F0900_P1_TSFIFO_HSGNLOUT 0xf5720008</span>
<span class="cp">#define F0900_P1_TSFIFO_ERRMODE 0xf5720006</span>
<span class="cp">#define F0900_P1_RST_HWARE 0xf5720001</span>
<span class="cp">#define RST_HWARE FLDx(F0900_P1_RST_HWARE)</span>

<span class="cm">/*P1_TSCFGM*/</span>
<span class="cp">#define R0900_P1_TSCFGM 0xf573</span>
<span class="cp">#define TSCFGM REGx(R0900_P1_TSCFGM)</span>
<span class="cp">#define F0900_P1_TSFIFO_MANSPEED 0xf57300c0</span>
<span class="cp">#define F0900_P1_TSFIFO_PERMDATA 0xf5730020</span>
<span class="cp">#define F0900_P1_TSFIFO_DPUNACT 0xf5730002</span>
<span class="cp">#define F0900_P1_TSFIFO_INVDATA 0xf5730001</span>

<span class="cm">/*P1_TSCFGL*/</span>
<span class="cp">#define R0900_P1_TSCFGL 0xf574</span>
<span class="cp">#define TSCFGL REGx(R0900_P1_TSCFGL)</span>
<span class="cp">#define F0900_P1_TSFIFO_BCLKDEL1CK 0xf57400c0</span>
<span class="cp">#define F0900_P1_BCHERROR_MODE 0xf5740030</span>
<span class="cp">#define F0900_P1_TSFIFO_NSGNL2DATA 0xf5740008</span>
<span class="cp">#define F0900_P1_TSFIFO_EMBINDVB 0xf5740004</span>
<span class="cp">#define F0900_P1_TSFIFO_BITSPEED 0xf5740003</span>

<span class="cm">/*P1_TSINSDELH*/</span>
<span class="cp">#define R0900_P1_TSINSDELH 0xf576</span>
<span class="cp">#define TSINSDELH REGx(R0900_P1_TSINSDELH)</span>
<span class="cp">#define F0900_P1_TSDEL_SYNCBYTE 0xf5760080</span>
<span class="cp">#define F0900_P1_TSDEL_XXHEADER 0xf5760040</span>
<span class="cp">#define F0900_P1_TSDEL_BBHEADER 0xf5760020</span>
<span class="cp">#define F0900_P1_TSDEL_DATAFIELD 0xf5760010</span>
<span class="cp">#define F0900_P1_TSINSDEL_ISCR 0xf5760008</span>
<span class="cp">#define F0900_P1_TSINSDEL_NPD 0xf5760004</span>
<span class="cp">#define F0900_P1_TSINSDEL_RSPARITY 0xf5760002</span>
<span class="cp">#define F0900_P1_TSINSDEL_CRC8 0xf5760001</span>

<span class="cm">/*P1_TSDIVN*/</span>
<span class="cp">#define R0900_P1_TSDIVN 0xf579</span>
<span class="cp">#define TSDIVN REGx(R0900_P1_TSDIVN)</span>
<span class="cp">#define F0900_P1_TSFIFO_SPEEDMODE 0xf57900c0</span>

<span class="cm">/*P1_TSCFG4*/</span>
<span class="cp">#define R0900_P1_TSCFG4 0xf57a</span>
<span class="cp">#define TSCFG4 REGx(R0900_P1_TSCFG4)</span>
<span class="cp">#define F0900_P1_TSFIFO_TSSPEEDMODE 0xf57a00c0</span>

<span class="cm">/*P1_TSSPEED*/</span>
<span class="cp">#define R0900_P1_TSSPEED 0xf580</span>
<span class="cp">#define TSSPEED REGx(R0900_P1_TSSPEED)</span>
<span class="cp">#define F0900_P1_TSFIFO_OUTSPEED 0xf58000ff</span>

<span class="cm">/*P1_TSSTATUS*/</span>
<span class="cp">#define R0900_P1_TSSTATUS 0xf581</span>
<span class="cp">#define TSSTATUS REGx(R0900_P1_TSSTATUS)</span>
<span class="cp">#define F0900_P1_TSFIFO_LINEOK 0xf5810080</span>
<span class="cp">#define TSFIFO_LINEOK FLDx(F0900_P1_TSFIFO_LINEOK)</span>
<span class="cp">#define F0900_P1_TSFIFO_ERROR 0xf5810040</span>
<span class="cp">#define F0900_P1_DIL_READY 0xf5810001</span>

<span class="cm">/*P1_TSSTATUS2*/</span>
<span class="cp">#define R0900_P1_TSSTATUS2 0xf582</span>
<span class="cp">#define TSSTATUS2 REGx(R0900_P1_TSSTATUS2)</span>
<span class="cp">#define F0900_P1_TSFIFO_DEMODSEL 0xf5820080</span>
<span class="cp">#define F0900_P1_TSFIFOSPEED_STORE 0xf5820040</span>
<span class="cp">#define F0900_P1_DILXX_RESET 0xf5820020</span>
<span class="cp">#define F0900_P1_TSSERIAL_IMPOS 0xf5820010</span>
<span class="cp">#define F0900_P1_SCRAMBDETECT 0xf5820002</span>

<span class="cm">/*P1_TSBITRATE1*/</span>
<span class="cp">#define R0900_P1_TSBITRATE1 0xf583</span>
<span class="cp">#define TSBITRATE1 REGx(R0900_P1_TSBITRATE1)</span>
<span class="cp">#define F0900_P1_TSFIFO_BITRATE1 0xf58300ff</span>

<span class="cm">/*P1_TSBITRATE0*/</span>
<span class="cp">#define R0900_P1_TSBITRATE0 0xf584</span>
<span class="cp">#define TSBITRATE0 REGx(R0900_P1_TSBITRATE0)</span>
<span class="cp">#define F0900_P1_TSFIFO_BITRATE0 0xf58400ff</span>

<span class="cm">/*P1_ERRCTRL1*/</span>
<span class="cp">#define R0900_P1_ERRCTRL1 0xf598</span>
<span class="cp">#define ERRCTRL1 REGx(R0900_P1_ERRCTRL1)</span>
<span class="cp">#define F0900_P1_ERR_SOURCE1 0xf59800f0</span>
<span class="cp">#define F0900_P1_NUM_EVENT1 0xf5980007</span>

<span class="cm">/*P1_ERRCNT12*/</span>
<span class="cp">#define R0900_P1_ERRCNT12 0xf599</span>
<span class="cp">#define ERRCNT12 REGx(R0900_P1_ERRCNT12)</span>
<span class="cp">#define F0900_P1_ERRCNT1_OLDVALUE 0xf5990080</span>
<span class="cp">#define F0900_P1_ERR_CNT12 0xf599007f</span>
<span class="cp">#define ERR_CNT12 FLDx(F0900_P1_ERR_CNT12)</span>

<span class="cm">/*P1_ERRCNT11*/</span>
<span class="cp">#define R0900_P1_ERRCNT11 0xf59a</span>
<span class="cp">#define ERRCNT11 REGx(R0900_P1_ERRCNT11)</span>
<span class="cp">#define F0900_P1_ERR_CNT11 0xf59a00ff</span>
<span class="cp">#define ERR_CNT11 FLDx(F0900_P1_ERR_CNT11)</span>

<span class="cm">/*P1_ERRCNT10*/</span>
<span class="cp">#define R0900_P1_ERRCNT10 0xf59b</span>
<span class="cp">#define ERRCNT10 REGx(R0900_P1_ERRCNT10)</span>
<span class="cp">#define F0900_P1_ERR_CNT10 0xf59b00ff</span>
<span class="cp">#define ERR_CNT10 FLDx(F0900_P1_ERR_CNT10)</span>

<span class="cm">/*P1_ERRCTRL2*/</span>
<span class="cp">#define R0900_P1_ERRCTRL2 0xf59c</span>
<span class="cp">#define ERRCTRL2 REGx(R0900_P1_ERRCTRL2)</span>
<span class="cp">#define F0900_P1_ERR_SOURCE2 0xf59c00f0</span>
<span class="cp">#define F0900_P1_NUM_EVENT2 0xf59c0007</span>

<span class="cm">/*P1_ERRCNT22*/</span>
<span class="cp">#define R0900_P1_ERRCNT22 0xf59d</span>
<span class="cp">#define ERRCNT22 REGx(R0900_P1_ERRCNT22)</span>
<span class="cp">#define F0900_P1_ERRCNT2_OLDVALUE 0xf59d0080</span>
<span class="cp">#define F0900_P1_ERR_CNT22 0xf59d007f</span>
<span class="cp">#define ERR_CNT22 FLDx(F0900_P1_ERR_CNT22)</span>

<span class="cm">/*P1_ERRCNT21*/</span>
<span class="cp">#define R0900_P1_ERRCNT21 0xf59e</span>
<span class="cp">#define ERRCNT21 REGx(R0900_P1_ERRCNT21)</span>
<span class="cp">#define F0900_P1_ERR_CNT21 0xf59e00ff</span>
<span class="cp">#define ERR_CNT21 FLDx(F0900_P1_ERR_CNT21)</span>

<span class="cm">/*P1_ERRCNT20*/</span>
<span class="cp">#define R0900_P1_ERRCNT20 0xf59f</span>
<span class="cp">#define ERRCNT20 REGx(R0900_P1_ERRCNT20)</span>
<span class="cp">#define F0900_P1_ERR_CNT20 0xf59f00ff</span>
<span class="cp">#define ERR_CNT20 FLDx(F0900_P1_ERR_CNT20)</span>

<span class="cm">/*P1_FECSPY*/</span>
<span class="cp">#define R0900_P1_FECSPY 0xf5a0</span>
<span class="cp">#define FECSPY REGx(R0900_P1_FECSPY)</span>
<span class="cp">#define F0900_P1_SPY_ENABLE 0xf5a00080</span>
<span class="cp">#define F0900_P1_NO_SYNCBYTE 0xf5a00040</span>
<span class="cp">#define F0900_P1_SERIAL_MODE 0xf5a00020</span>
<span class="cp">#define F0900_P1_UNUSUAL_PACKET 0xf5a00010</span>
<span class="cp">#define F0900_P1_BERMETER_DATAMODE 0xf5a00008</span>
<span class="cp">#define F0900_P1_BERMETER_LMODE 0xf5a00002</span>
<span class="cp">#define F0900_P1_BERMETER_RESET 0xf5a00001</span>

<span class="cm">/*P1_FSPYCFG*/</span>
<span class="cp">#define R0900_P1_FSPYCFG 0xf5a1</span>
<span class="cp">#define FSPYCFG REGx(R0900_P1_FSPYCFG)</span>
<span class="cp">#define F0900_P1_FECSPY_INPUT 0xf5a100c0</span>
<span class="cp">#define F0900_P1_RST_ON_ERROR 0xf5a10020</span>
<span class="cp">#define F0900_P1_ONE_SHOT 0xf5a10010</span>
<span class="cp">#define F0900_P1_I2C_MODE 0xf5a1000c</span>
<span class="cp">#define F0900_P1_SPY_HYSTERESIS 0xf5a10003</span>

<span class="cm">/*P1_FSPYDATA*/</span>
<span class="cp">#define R0900_P1_FSPYDATA 0xf5a2</span>
<span class="cp">#define FSPYDATA REGx(R0900_P1_FSPYDATA)</span>
<span class="cp">#define F0900_P1_SPY_STUFFING 0xf5a20080</span>
<span class="cp">#define F0900_P1_SPY_CNULLPKT 0xf5a20020</span>
<span class="cp">#define F0900_P1_SPY_OUTDATA_MODE 0xf5a2001f</span>

<span class="cm">/*P1_FSPYOUT*/</span>
<span class="cp">#define R0900_P1_FSPYOUT 0xf5a3</span>
<span class="cp">#define FSPYOUT REGx(R0900_P1_FSPYOUT)</span>
<span class="cp">#define F0900_P1_FSPY_DIRECT 0xf5a30080</span>
<span class="cp">#define F0900_P1_STUFF_MODE 0xf5a30007</span>

<span class="cm">/*P1_FSTATUS*/</span>
<span class="cp">#define R0900_P1_FSTATUS 0xf5a4</span>
<span class="cp">#define FSTATUS REGx(R0900_P1_FSTATUS)</span>
<span class="cp">#define F0900_P1_SPY_ENDSIM 0xf5a40080</span>
<span class="cp">#define F0900_P1_VALID_SIM 0xf5a40040</span>
<span class="cp">#define F0900_P1_FOUND_SIGNAL 0xf5a40020</span>
<span class="cp">#define F0900_P1_DSS_SYNCBYTE 0xf5a40010</span>
<span class="cp">#define F0900_P1_RESULT_STATE 0xf5a4000f</span>

<span class="cm">/*P1_FBERCPT4*/</span>
<span class="cp">#define R0900_P1_FBERCPT4 0xf5a8</span>
<span class="cp">#define FBERCPT4 REGx(R0900_P1_FBERCPT4)</span>
<span class="cp">#define F0900_P1_FBERMETER_CPT4 0xf5a800ff</span>

<span class="cm">/*P1_FBERCPT3*/</span>
<span class="cp">#define R0900_P1_FBERCPT3 0xf5a9</span>
<span class="cp">#define FBERCPT3 REGx(R0900_P1_FBERCPT3)</span>
<span class="cp">#define F0900_P1_FBERMETER_CPT3 0xf5a900ff</span>

<span class="cm">/*P1_FBERCPT2*/</span>
<span class="cp">#define R0900_P1_FBERCPT2 0xf5aa</span>
<span class="cp">#define FBERCPT2 REGx(R0900_P1_FBERCPT2)</span>
<span class="cp">#define F0900_P1_FBERMETER_CPT2 0xf5aa00ff</span>

<span class="cm">/*P1_FBERCPT1*/</span>
<span class="cp">#define R0900_P1_FBERCPT1 0xf5ab</span>
<span class="cp">#define FBERCPT1 REGx(R0900_P1_FBERCPT1)</span>
<span class="cp">#define F0900_P1_FBERMETER_CPT1 0xf5ab00ff</span>

<span class="cm">/*P1_FBERCPT0*/</span>
<span class="cp">#define R0900_P1_FBERCPT0 0xf5ac</span>
<span class="cp">#define FBERCPT0 REGx(R0900_P1_FBERCPT0)</span>
<span class="cp">#define F0900_P1_FBERMETER_CPT0 0xf5ac00ff</span>

<span class="cm">/*P1_FBERERR2*/</span>
<span class="cp">#define R0900_P1_FBERERR2 0xf5ad</span>
<span class="cp">#define FBERERR2 REGx(R0900_P1_FBERERR2)</span>
<span class="cp">#define F0900_P1_FBERMETER_ERR2 0xf5ad00ff</span>

<span class="cm">/*P1_FBERERR1*/</span>
<span class="cp">#define R0900_P1_FBERERR1 0xf5ae</span>
<span class="cp">#define FBERERR1 REGx(R0900_P1_FBERERR1)</span>
<span class="cp">#define F0900_P1_FBERMETER_ERR1 0xf5ae00ff</span>

<span class="cm">/*P1_FBERERR0*/</span>
<span class="cp">#define R0900_P1_FBERERR0 0xf5af</span>
<span class="cp">#define FBERERR0 REGx(R0900_P1_FBERERR0)</span>
<span class="cp">#define F0900_P1_FBERMETER_ERR0 0xf5af00ff</span>

<span class="cm">/*P1_FSPYBER*/</span>
<span class="cp">#define R0900_P1_FSPYBER 0xf5b2</span>
<span class="cp">#define FSPYBER REGx(R0900_P1_FSPYBER)</span>
<span class="cp">#define F0900_P1_FSPYBER_SYNCBYTE 0xf5b20010</span>
<span class="cp">#define F0900_P1_FSPYBER_UNSYNC 0xf5b20008</span>
<span class="cp">#define F0900_P1_FSPYBER_CTIME 0xf5b20007</span>

<span class="cm">/*RCCFG2*/</span>
<span class="cp">#define R0900_RCCFG2 0xf600</span>

<span class="cm">/*TSGENERAL*/</span>
<span class="cp">#define R0900_TSGENERAL 0xf630</span>
<span class="cp">#define F0900_TSFIFO_DISTS2PAR 0xf6300040</span>
<span class="cp">#define F0900_MUXSTREAM_OUTMODE 0xf6300008</span>
<span class="cp">#define F0900_TSFIFO_PERMPARAL 0xf6300006</span>

<span class="cm">/*TSGENERAL1X*/</span>
<span class="cp">#define R0900_TSGENERAL1X 0xf670</span>

<span class="cm">/*NBITER_NF4*/</span>
<span class="cp">#define R0900_NBITER_NF4 0xfa03</span>
<span class="cp">#define F0900_NBITER_NF_QP_1_2 0xfa0300ff</span>

<span class="cm">/*NBITER_NF5*/</span>
<span class="cp">#define R0900_NBITER_NF5 0xfa04</span>
<span class="cp">#define F0900_NBITER_NF_QP_3_5 0xfa0400ff</span>

<span class="cm">/*NBITER_NF6*/</span>
<span class="cp">#define R0900_NBITER_NF6 0xfa05</span>
<span class="cp">#define F0900_NBITER_NF_QP_2_3 0xfa0500ff</span>

<span class="cm">/*NBITER_NF7*/</span>
<span class="cp">#define R0900_NBITER_NF7 0xfa06</span>
<span class="cp">#define F0900_NBITER_NF_QP_3_4 0xfa0600ff</span>

<span class="cm">/*NBITER_NF8*/</span>
<span class="cp">#define R0900_NBITER_NF8 0xfa07</span>
<span class="cp">#define F0900_NBITER_NF_QP_4_5 0xfa0700ff</span>

<span class="cm">/*NBITER_NF9*/</span>
<span class="cp">#define R0900_NBITER_NF9 0xfa08</span>
<span class="cp">#define F0900_NBITER_NF_QP_5_6 0xfa0800ff</span>

<span class="cm">/*NBITER_NF10*/</span>
<span class="cp">#define R0900_NBITER_NF10 0xfa09</span>
<span class="cp">#define F0900_NBITER_NF_QP_8_9 0xfa0900ff</span>

<span class="cm">/*NBITER_NF11*/</span>
<span class="cp">#define R0900_NBITER_NF11 0xfa0a</span>
<span class="cp">#define F0900_NBITER_NF_QP_9_10 0xfa0a00ff</span>

<span class="cm">/*NBITER_NF12*/</span>
<span class="cp">#define R0900_NBITER_NF12 0xfa0b</span>
<span class="cp">#define F0900_NBITER_NF_8P_3_5 0xfa0b00ff</span>

<span class="cm">/*NBITER_NF13*/</span>
<span class="cp">#define R0900_NBITER_NF13 0xfa0c</span>
<span class="cp">#define F0900_NBITER_NF_8P_2_3 0xfa0c00ff</span>

<span class="cm">/*NBITER_NF14*/</span>
<span class="cp">#define R0900_NBITER_NF14 0xfa0d</span>
<span class="cp">#define F0900_NBITER_NF_8P_3_4 0xfa0d00ff</span>

<span class="cm">/*NBITER_NF15*/</span>
<span class="cp">#define R0900_NBITER_NF15 0xfa0e</span>
<span class="cp">#define F0900_NBITER_NF_8P_5_6 0xfa0e00ff</span>

<span class="cm">/*NBITER_NF16*/</span>
<span class="cp">#define R0900_NBITER_NF16 0xfa0f</span>
<span class="cp">#define F0900_NBITER_NF_8P_8_9 0xfa0f00ff</span>

<span class="cm">/*NBITER_NF17*/</span>
<span class="cp">#define R0900_NBITER_NF17 0xfa10</span>
<span class="cp">#define F0900_NBITER_NF_8P_9_10 0xfa1000ff</span>

<span class="cm">/*NBITERNOERR*/</span>
<span class="cp">#define R0900_NBITERNOERR 0xfa3f</span>
<span class="cp">#define F0900_NBITER_STOP_CRIT 0xfa3f000f</span>

<span class="cm">/*GAINLLR_NF4*/</span>
<span class="cp">#define R0900_GAINLLR_NF4 0xfa43</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_1_2 0xfa43007f</span>

<span class="cm">/*GAINLLR_NF5*/</span>
<span class="cp">#define R0900_GAINLLR_NF5 0xfa44</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_3_5 0xfa44007f</span>

<span class="cm">/*GAINLLR_NF6*/</span>
<span class="cp">#define R0900_GAINLLR_NF6 0xfa45</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_2_3 0xfa45007f</span>

<span class="cm">/*GAINLLR_NF7*/</span>
<span class="cp">#define R0900_GAINLLR_NF7 0xfa46</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_3_4 0xfa46007f</span>

<span class="cm">/*GAINLLR_NF8*/</span>
<span class="cp">#define R0900_GAINLLR_NF8 0xfa47</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_4_5 0xfa47007f</span>

<span class="cm">/*GAINLLR_NF9*/</span>
<span class="cp">#define R0900_GAINLLR_NF9 0xfa48</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_5_6 0xfa48007f</span>

<span class="cm">/*GAINLLR_NF10*/</span>
<span class="cp">#define R0900_GAINLLR_NF10 0xfa49</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_8_9 0xfa49007f</span>

<span class="cm">/*GAINLLR_NF11*/</span>
<span class="cp">#define R0900_GAINLLR_NF11 0xfa4a</span>
<span class="cp">#define F0900_GAINLLR_NF_QP_9_10 0xfa4a007f</span>

<span class="cm">/*GAINLLR_NF12*/</span>
<span class="cp">#define R0900_GAINLLR_NF12 0xfa4b</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_3_5 0xfa4b007f</span>

<span class="cm">/*GAINLLR_NF13*/</span>
<span class="cp">#define R0900_GAINLLR_NF13 0xfa4c</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_2_3 0xfa4c007f</span>

<span class="cm">/*GAINLLR_NF14*/</span>
<span class="cp">#define R0900_GAINLLR_NF14 0xfa4d</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_3_4 0xfa4d007f</span>

<span class="cm">/*GAINLLR_NF15*/</span>
<span class="cp">#define R0900_GAINLLR_NF15 0xfa4e</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_5_6 0xfa4e007f</span>

<span class="cm">/*GAINLLR_NF16*/</span>
<span class="cp">#define R0900_GAINLLR_NF16 0xfa4f</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_8_9 0xfa4f007f</span>

<span class="cm">/*GAINLLR_NF17*/</span>
<span class="cp">#define R0900_GAINLLR_NF17 0xfa50</span>
<span class="cp">#define F0900_GAINLLR_NF_8P_9_10 0xfa50007f</span>

<span class="cm">/*CFGEXT*/</span>
<span class="cp">#define R0900_CFGEXT 0xfa80</span>
<span class="cp">#define F0900_STAGMODE 0xfa800080</span>
<span class="cp">#define F0900_BYPBCH 0xfa800040</span>
<span class="cp">#define F0900_BYPLDPC 0xfa800020</span>
<span class="cp">#define F0900_LDPCMODE 0xfa800010</span>
<span class="cp">#define F0900_INVLLRSIGN 0xfa800008</span>
<span class="cp">#define F0900_SHORTMULT 0xfa800004</span>
<span class="cp">#define F0900_EXTERNTX 0xfa800001</span>

<span class="cm">/*GENCFG*/</span>
<span class="cp">#define R0900_GENCFG 0xfa86</span>
<span class="cp">#define F0900_BROADCAST 0xfa860010</span>
<span class="cp">#define F0900_PRIORITY 0xfa860002</span>
<span class="cp">#define F0900_DDEMOD 0xfa860001</span>

<span class="cm">/*LDPCERR1*/</span>
<span class="cp">#define R0900_LDPCERR1 0xfa96</span>
<span class="cp">#define F0900_LDPC_ERRORS_COUNTER1 0xfa9600ff</span>

<span class="cm">/*LDPCERR0*/</span>
<span class="cp">#define R0900_LDPCERR0 0xfa97</span>
<span class="cp">#define F0900_LDPC_ERRORS_COUNTER0 0xfa9700ff</span>

<span class="cm">/*BCHERR*/</span>
<span class="cp">#define R0900_BCHERR 0xfa98</span>
<span class="cp">#define F0900_ERRORFLAG 0xfa980010</span>
<span class="cp">#define F0900_BCH_ERRORS_COUNTER 0xfa98000f</span>

<span class="cm">/*TSTRES0*/</span>
<span class="cp">#define R0900_TSTRES0 0xff11</span>
<span class="cp">#define F0900_FRESFEC 0xff110080</span>

<span class="cm">/*P2_TCTL4*/</span>
<span class="cp">#define R0900_P2_TCTL4 0xff28</span>
<span class="cp">#define F0900_P2_PN4_SELECT 0xff280020</span>

<span class="cm">/*P1_TCTL4*/</span>
<span class="cp">#define R0900_P1_TCTL4 0xff48</span>
<span class="cp">#define TCTL4 shiftx(R0900_P1_TCTL4, demod, 0x20)</span>
<span class="cp">#define F0900_P1_PN4_SELECT 0xff480020</span>

<span class="cm">/*P2_TSTDISRX*/</span>
<span class="cp">#define R0900_P2_TSTDISRX 0xff65</span>
<span class="cp">#define F0900_P2_PIN_SELECT1 0xff650008</span>

<span class="cm">/*P1_TSTDISRX*/</span>
<span class="cp">#define R0900_P1_TSTDISRX 0xff67</span>
<span class="cp">#define TSTDISRX shiftx(R0900_P1_TSTDISRX, demod, 2)</span>
<span class="cp">#define F0900_P1_PIN_SELECT1 0xff670008</span>
<span class="cp">#define PIN_SELECT1 shiftx(F0900_P1_PIN_SELECT1, demod, 0x20000)</span>

<span class="cp">#define STV0900_NBREGS 723</span>
<span class="cp">#define STV0900_NBFIELDS 1420</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
