<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4097" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4097{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4097{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4097{left:558px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4097{left:122px;bottom:1086px;}
#t5_4097{left:148px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_4097{left:147px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t7_4097{left:122px;bottom:1044px;}
#t8_4097{left:148px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t9_4097{left:147px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_4097{left:96px;bottom:1005px;}
#tb_4097{left:122px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tc_4097{left:122px;bottom:988px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#td_4097{left:122px;bottom:962px;}
#te_4097{left:148px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_4097{left:122px;bottom:937px;}
#tg_4097{left:148px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#th_4097{left:122px;bottom:913px;}
#ti_4097{left:148px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_4097{left:122px;bottom:889px;}
#tk_4097{left:148px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_4097{left:122px;bottom:864px;}
#tm_4097{left:148px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_4097{left:122px;bottom:842px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_4097{left:122px;bottom:825px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_4097{left:122px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_4097{left:96px;bottom:785px;letter-spacing:-0.17px;word-spacing:1.23px;}
#tr_4097{left:96px;bottom:768px;letter-spacing:-0.18px;word-spacing:-0.22px;}
#ts_4097{left:96px;bottom:752px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tt_4097{left:70px;bottom:683px;letter-spacing:0.16px;}
#tu_4097{left:151px;bottom:683px;letter-spacing:0.21px;word-spacing:0.06px;}
#tv_4097{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tw_4097{left:70px;bottom:642px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_4097{left:70px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_4097{left:70px;bottom:600px;letter-spacing:-0.14px;word-spacing:-1px;}
#tz_4097{left:572px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t10_4097{left:844px;bottom:600px;}
#t11_4097{left:70px;bottom:584px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_4097{left:70px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_4097{left:281px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_4097{left:70px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_4097{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_4097{left:70px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_4097{left:70px;bottom:492px;letter-spacing:-0.15px;}
#t18_4097{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t19_4097{left:161px;bottom:267px;letter-spacing:-0.16px;}
#t1a_4097{left:194px;bottom:267px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_4097{left:70px;bottom:250px;letter-spacing:-0.33px;}
#t1c_4097{left:70px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1d_4097{left:70px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1e_4097{left:70px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_4097{left:70px;bottom:176px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1g_4097{left:70px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_4097{left:286px;bottom:467px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1i_4097{left:372px;bottom:467px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1j_4097{left:81px;bottom:444px;letter-spacing:-0.12px;}
#t1k_4097{left:81px;bottom:429px;letter-spacing:-0.12px;}
#t1l_4097{left:163px;bottom:444px;letter-spacing:-0.19px;}
#t1m_4097{left:355px;bottom:444px;letter-spacing:-0.13px;}
#t1n_4097{left:81px;bottom:405px;letter-spacing:-0.16px;}
#t1o_4097{left:163px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4097{left:355px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1q_4097{left:355px;bottom:388px;letter-spacing:-0.11px;}
#t1r_4097{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t1s_4097{left:163px;bottom:364px;letter-spacing:-0.11px;}
#t1t_4097{left:355px;bottom:364px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1u_4097{left:355px;bottom:347px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_4097{left:81px;bottom:322px;letter-spacing:-0.14px;}
#t1w_4097{left:163px;bottom:322px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_4097{left:163px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_4097{left:355px;bottom:322px;letter-spacing:-0.11px;}
#t1z_4097{left:355px;bottom:305px;letter-spacing:-0.11px;}

.s1_4097{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4097{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4097{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4097{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4097{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4097{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4097{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4097{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4097{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4097" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4097Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4097" style="-webkit-user-select: none;"><object width="935" height="1210" data="4097/4097.svg" type="image/svg+xml" id="pdf4097" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4097" class="t s1_4097">Vol. 3C </span><span id="t2_4097" class="t s1_4097">30-15 </span>
<span id="t3_4097" class="t s2_4097">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4097" class="t s3_4097">• </span><span id="t5_4097" class="t s4_4097">If the value is non-zero, the logical processor performs self-IPI virtualization with the 8-bit vector in </span>
<span id="t6_4097" class="t s4_4097">EAX[7:0] (see Section 30.1.5). </span>
<span id="t7_4097" class="t s3_4097">• </span><span id="t8_4097" class="t s4_4097">If the value is zero, the logical processor causes an APIC-write VM exit as if there had been a write </span>
<span id="t9_4097" class="t s4_4097">access to page offset 3F0H on the APIC-access page (see Section 30.4.3.3). </span>
<span id="ta_4097" class="t s4_4097">— </span><span id="tb_4097" class="t s4_4097">If ECX contains 830H, the processor then checks the value of VICR to determine whether the following are </span>
<span id="tc_4097" class="t s4_4097">all true: </span>
<span id="td_4097" class="t s3_4097">• </span><span id="te_4097" class="t s4_4097">Bits 19:18 (destination shorthand) are 00B (no shorthand). </span>
<span id="tf_4097" class="t s3_4097">• </span><span id="tg_4097" class="t s4_4097">Bit 15 (trigger mode) is 0 (edge). </span>
<span id="th_4097" class="t s3_4097">• </span><span id="ti_4097" class="t s4_4097">Bit 12 (unused) is 0. </span>
<span id="tj_4097" class="t s3_4097">• </span><span id="tk_4097" class="t s4_4097">Bit 11 (destination mode) is 0 (physical). </span>
<span id="tl_4097" class="t s3_4097">• </span><span id="tm_4097" class="t s4_4097">Bits 10:8 (delivery mode) are 000B (fixed). </span>
<span id="tn_4097" class="t s4_4097">If all of the items above are true, the processor performs IPI virtualization using the 8-bit vector in byte 0 </span>
<span id="to_4097" class="t s4_4097">of VICR and the 32-bit APIC ID in VICR[63:32] (see Section 30.1.6). Otherwise, the logical processor </span>
<span id="tp_4097" class="t s4_4097">causes an APIC-write VM exit (see Section 30.4.3.3). </span>
<span id="tq_4097" class="t s4_4097">If special processing does not apply, the instruction operates normally. If the local APIC is in x2APIC mode </span>
<span id="tr_4097" class="t s4_4097">and ECX indicates a writable APIC register, the value in EDX:EAX is written to that register. If the local APIC is </span>
<span id="ts_4097" class="t s4_4097">not in x2APIC mode or ECX does not indicate a writable APIC register, a general-protection fault occurs. </span>
<span id="tt_4097" class="t s5_4097">30.6 </span><span id="tu_4097" class="t s5_4097">POSTED-INTERRUPT PROCESSING </span>
<span id="tv_4097" class="t s4_4097">Posted-interrupt processing is a feature by which a processor processes the virtual interrupts by recording them as </span>
<span id="tw_4097" class="t s4_4097">pending on the virtual-APIC page. </span>
<span id="tx_4097" class="t s4_4097">Posted-interrupt processing is enabled by setting the “process posted interrupts” VM-execution control. The </span>
<span id="ty_4097" class="t s4_4097">processing is performed in response to the arrival of an interrupt with the </span><span id="tz_4097" class="t s6_4097">posted-interrupt notification vector</span><span id="t10_4097" class="t s4_4097">. </span>
<span id="t11_4097" class="t s4_4097">In response to such an interrupt, the processor processes virtual interrupts recorded in a data structure called a </span>
<span id="t12_4097" class="t s6_4097">posted-interrupt descriptor</span><span id="t13_4097" class="t s4_4097">. The posted-interrupt notification vector and the address of the posted-interrupt </span>
<span id="t14_4097" class="t s4_4097">descriptor are fields in the VMCS; see Section 25.6.8. </span>
<span id="t15_4097" class="t s4_4097">If the “process posted interrupts” VM-execution control is 1, a logical processor uses a 64-byte posted-interrupt </span>
<span id="t16_4097" class="t s4_4097">descriptor located at the posted-interrupt descriptor address. The posted-interrupt descriptor has the following </span>
<span id="t17_4097" class="t s4_4097">format: </span>
<span id="t18_4097" class="t s4_4097">The notation </span><span id="t19_4097" class="t s6_4097">PIR </span><span id="t1a_4097" class="t s4_4097">(posted-interrupt requests) refers to the 256 posted-interrupt bits in the posted-interrupt </span>
<span id="t1b_4097" class="t s4_4097">descriptor. </span>
<span id="t1c_4097" class="t s4_4097">Use of the posted-interrupt descriptor differs from that of other data structures that are referenced by pointers in </span>
<span id="t1d_4097" class="t s4_4097">a VMCS. There is a general requirement that software ensure that each such data structure is modified only when </span>
<span id="t1e_4097" class="t s4_4097">no logical processor with a current VMCS that references it is in VMX non-root operation. That requirement does </span>
<span id="t1f_4097" class="t s4_4097">not apply to the posted-interrupt descriptor. There is a requirement, however, that such modifications be done </span>
<span id="t1g_4097" class="t s4_4097">using locked read-modify-write instructions. </span>
<span id="t1h_4097" class="t s7_4097">Table 30-1. </span><span id="t1i_4097" class="t s7_4097">Format of Posted-Interrupt Descriptor </span>
<span id="t1j_4097" class="t s8_4097">Bit </span>
<span id="t1k_4097" class="t s8_4097">Position(s) </span>
<span id="t1l_4097" class="t s8_4097">Name </span><span id="t1m_4097" class="t s8_4097">Description </span>
<span id="t1n_4097" class="t s9_4097">255:0 </span><span id="t1o_4097" class="t s9_4097">Posted-interrupt requests </span><span id="t1p_4097" class="t s9_4097">One bit for each interrupt vector. There is a posted-interrupt request for a vector if </span>
<span id="t1q_4097" class="t s9_4097">the corresponding bit is 1. </span>
<span id="t1r_4097" class="t s9_4097">256 </span><span id="t1s_4097" class="t s9_4097">Outstanding notification </span><span id="t1t_4097" class="t s9_4097">If this bit is set, there is a notification outstanding for one or more posted interrupts </span>
<span id="t1u_4097" class="t s9_4097">in bits 255:0. </span>
<span id="t1v_4097" class="t s9_4097">511:257 </span><span id="t1w_4097" class="t s9_4097">Reserved for software and </span>
<span id="t1x_4097" class="t s9_4097">other agents </span>
<span id="t1y_4097" class="t s9_4097">These bits may be used by software and by other agents in the system (e.g., </span>
<span id="t1z_4097" class="t s9_4097">chipset). The processor does not modify these bits. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
