

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:42:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.360|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8281|  8281|  8281|  8281|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  8280|  8280|      1380|          -|          -|     6|    no    |
        | + Row_Loop           |  1378|  1378|       106|          -|          -|    13|    no    |
        |  ++ Col_Loop         |   104|   104|         8|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop  |     5|     5|         4|          2|          1|     2|    yes   |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 14 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %5, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i11" [maxpool/max_pool.cpp:13]   --->   Operation 22 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 23 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 24 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 25 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [maxpool/max_pool.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 28 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 30 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [maxpool/max_pool.cpp:13]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 35 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 36 'specregionend' 'empty_10' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 37 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 38 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 40 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 41 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [maxpool/max_pool.cpp:16]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 44 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 45 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %shl_ln1 to i10" [maxpool/max_pool.cpp:27]   --->   Operation 46 'zext' 'zext_ln27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 47 'or' 'or_ln27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %or_ln27 to i10" [maxpool/max_pool.cpp:20]   --->   Operation 48 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:20]   --->   Operation 49 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 50 'specregionend' 'empty_9' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 51 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.3>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln29_1, %Pool_Row_Loop ]" [maxpool/max_pool.cpp:29]   --->   Operation 52 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop ]"   --->   Operation 53 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 54 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [maxpool/max_pool.cpp:20]   --->   Operation 56 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop" [maxpool/max_pool.cpp:20]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 58 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 59 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [maxpool/max_pool.cpp:29]   --->   Operation 60 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 61 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln27" [maxpool/max_pool.cpp:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 63 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 64 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i11 %tmp_11 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 65 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl2_cast, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 66 'sub' 'sub_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 67 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 68 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 69 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln29_2 = add i10 %mul_ln29, %zext_ln20_1" [maxpool/max_pool.cpp:29]   --->   Operation 70 'add' 'add_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 71 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 72 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp_12 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 73 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 74 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %sub_ln29_1, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 75 'add' 'add_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 77 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 78 'load' 'conv_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 79 'load' 'conv_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 80 'load' 'conv_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 81 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %max_0" [maxpool/max_pool.cpp:29]   --->   Operation 81 'fcmp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 82 'load' 'conv_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 83 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 85 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_0 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 86 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 87 'partselect' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 88 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_1, -1" [maxpool/max_pool.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 90 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 91 'or' 'or_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 93 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 94 'or' 'or_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 95 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %max_0" [maxpool/max_pool.cpp:29]   --->   Operation 96 'fcmp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 97 'and' 'and_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %max_0" [maxpool/max_pool.cpp:29]   --->   Operation 98 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 99 'fcmp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 101 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:22]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 103 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 104 'partselect' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 105 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 106 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 108 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 111 'or' 'or_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 112 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 113 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 114 'or' 'or_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 115 'and' 'and_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 116 'fcmp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 117 'and' 'and_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 118 'select' 'select_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 119 'specregionend' 'empty_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:20]   --->   Operation 120 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 8.92>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %c_0 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 121 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 122 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 123 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 124 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %tmp_10 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 125 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl4_cast, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 126 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 127 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln13_1, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 127 'add' 'add_ln36_1' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 128 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 129 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 131 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
br_ln10           (br               ) [ 0111111111]
f_0               (phi              ) [ 0010000000]
icmp_ln10         (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
f                 (add              ) [ 0111111111]
br_ln10           (br               ) [ 0000000000]
specloopname_ln11 (specloopname     ) [ 0000000000]
tmp               (specregionbegin  ) [ 0001111111]
zext_ln13         (zext             ) [ 0001111111]
zext_ln13_1       (zext             ) [ 0001111111]
br_ln13           (br               ) [ 0011111111]
ret_ln40          (ret              ) [ 0000000000]
r_0               (phi              ) [ 0001000000]
phi_mul           (phi              ) [ 0001011111]
add_ln13          (add              ) [ 0011111111]
icmp_ln13         (icmp             ) [ 0011111111]
empty_4           (speclooptripcount) [ 0000000000]
r                 (add              ) [ 0011111111]
br_ln13           (br               ) [ 0000000000]
specloopname_ln14 (specloopname     ) [ 0000000000]
tmp_2             (specregionbegin  ) [ 0000111111]
shl_ln            (bitconcatenate   ) [ 0000111111]
br_ln16           (br               ) [ 0011111111]
empty_10          (specregionend    ) [ 0000000000]
br_ln10           (br               ) [ 0111111111]
c_0               (phi              ) [ 0000111111]
icmp_ln16         (icmp             ) [ 0011111111]
empty_5           (speclooptripcount) [ 0000000000]
c                 (add              ) [ 0011111111]
br_ln16           (br               ) [ 0000000000]
specloopname_ln17 (specloopname     ) [ 0000000000]
tmp_3             (specregionbegin  ) [ 0000011111]
shl_ln1           (bitconcatenate   ) [ 0000000000]
zext_ln27         (zext             ) [ 0000011110]
or_ln27           (or               ) [ 0000000000]
zext_ln20_1       (zext             ) [ 0000011110]
br_ln20           (br               ) [ 0011111111]
empty_9           (specregionend    ) [ 0000000000]
br_ln13           (br               ) [ 0011111111]
max_0             (phi              ) [ 0000011101]
mpr_0             (phi              ) [ 0000010000]
icmp_ln20         (icmp             ) [ 0011111111]
empty_6           (speclooptripcount) [ 0000000000]
mpr               (add              ) [ 0011111111]
br_ln20           (br               ) [ 0000000000]
zext_ln20         (zext             ) [ 0000000000]
i                 (add              ) [ 0000000000]
zext_ln29         (zext             ) [ 0000000000]
mul_ln29          (mul              ) [ 0000000000]
add_ln29          (add              ) [ 0000000000]
p_shl2_cast       (bitconcatenate   ) [ 0000000000]
tmp_11            (bitconcatenate   ) [ 0000000000]
zext_ln29_1       (zext             ) [ 0000000000]
sub_ln29          (sub              ) [ 0000000000]
add_ln29_1        (add              ) [ 0000000000]
zext_ln29_2       (zext             ) [ 0000000000]
conv_out_addr     (getelementptr    ) [ 0000001000]
add_ln29_2        (add              ) [ 0000000000]
p_shl_cast        (bitconcatenate   ) [ 0000000000]
tmp_12            (bitconcatenate   ) [ 0000000000]
zext_ln29_3       (zext             ) [ 0000000000]
sub_ln29_1        (sub              ) [ 0000000000]
add_ln29_3        (add              ) [ 0000000000]
zext_ln29_4       (zext             ) [ 0000000000]
conv_out_addr_1   (getelementptr    ) [ 0000001000]
conv_out_load     (load             ) [ 0000010100]
conv_out_load_1   (load             ) [ 0000011110]
bitcast_ln29      (bitcast          ) [ 0000000000]
tmp_1             (partselect       ) [ 0000000000]
trunc_ln29        (trunc            ) [ 0000000000]
bitcast_ln29_1    (bitcast          ) [ 0000000000]
tmp_5             (partselect       ) [ 0000000000]
trunc_ln29_1      (trunc            ) [ 0000000000]
icmp_ln29         (icmp             ) [ 0000000000]
icmp_ln29_1       (icmp             ) [ 0000000000]
or_ln29           (or               ) [ 0000000000]
icmp_ln29_2       (icmp             ) [ 0000000000]
icmp_ln29_3       (icmp             ) [ 0000000000]
or_ln29_1         (or               ) [ 0000000000]
and_ln29          (and              ) [ 0000000000]
tmp_6             (fcmp             ) [ 0000000000]
and_ln29_1        (and              ) [ 0000000000]
select_ln29       (select           ) [ 0000001010]
specloopname_ln21 (specloopname     ) [ 0000000000]
tmp_4             (specregionbegin  ) [ 0000000000]
specpipeline_ln22 (specpipeline     ) [ 0000000000]
bitcast_ln29_2    (bitcast          ) [ 0000000000]
tmp_7             (partselect       ) [ 0000000000]
trunc_ln29_2      (trunc            ) [ 0000000000]
bitcast_ln29_3    (bitcast          ) [ 0000000000]
tmp_8             (partselect       ) [ 0000000000]
trunc_ln29_3      (trunc            ) [ 0000000000]
icmp_ln29_4       (icmp             ) [ 0000000000]
icmp_ln29_5       (icmp             ) [ 0000000000]
or_ln29_2         (or               ) [ 0000000000]
icmp_ln29_6       (icmp             ) [ 0000000000]
icmp_ln29_7       (icmp             ) [ 0000000000]
or_ln29_3         (or               ) [ 0000000000]
and_ln29_2        (and              ) [ 0000000000]
tmp_9             (fcmp             ) [ 0000000000]
and_ln29_3        (and              ) [ 0000000000]
select_ln29_1     (select           ) [ 0011111111]
empty_7           (specregionend    ) [ 0000000000]
br_ln20           (br               ) [ 0011111111]
zext_ln36         (zext             ) [ 0000000000]
add_ln36          (add              ) [ 0000000000]
p_shl4_cast       (bitconcatenate   ) [ 0000000000]
tmp_10            (bitconcatenate   ) [ 0000000000]
zext_ln36_1       (zext             ) [ 0000000000]
sub_ln36          (sub              ) [ 0000000000]
add_ln36_1        (add              ) [ 0000000000]
zext_ln36_2       (zext             ) [ 0000000000]
max_pool_out_addr (getelementptr    ) [ 0000000000]
store_ln36        (store            ) [ 0000000000]
empty_8           (specregionend    ) [ 0000000000]
br_ln16           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="conv_out_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="conv_out_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="13" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_load/5 conv_out_load_1/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="max_pool_out_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln36_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/9 "/>
</bind>
</comp>

<comp id="132" class="1005" name="f_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="f_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="r_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="r_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="phi_mul_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="phi_mul_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="c_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="max_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="max_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="mpr_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="mpr_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 tmp_9/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="f_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln13_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln13_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln13_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln16_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln27_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln27_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln20_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln20_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mpr_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln20_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="2"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln29_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln29_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln29_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="1"/>
<pin id="322" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl2_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln29_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln29_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln29_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="3"/>
<pin id="353" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln29_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln29_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="1"/>
<pin id="363" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_shl_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_12_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln29_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln29_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln29_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="3"/>
<pin id="394" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln29_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="bitcast_ln29_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln29_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bitcast_ln29_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln29_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln29_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln29_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="23" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln29_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln29_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln29_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="23" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln29_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln29_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln29_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="0" index="2" bw="32" slack="2"/>
<pin id="488" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bitcast_ln29_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln29_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="bitcast_ln29_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln29_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln29_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln29_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="23" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln29_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln29_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln29_7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="23" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln29_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln29_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln29_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln29_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2"/>
<pin id="577" dir="0" index="2" bw="32" slack="1"/>
<pin id="578" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln36_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="2"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln36_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="3"/>
<pin id="587" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_shl4_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_10_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln36_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sub_ln36_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln36_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="4"/>
<pin id="618" dir="0" index="1" bw="11" slack="0"/>
<pin id="619" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln36_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="f_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="634" class="1005" name="zext_ln13_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="3"/>
<pin id="636" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="640" class="1005" name="zext_ln13_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="4"/>
<pin id="642" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln13_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="653" class="1005" name="r_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="658" class="1005" name="shl_ln_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="2"/>
<pin id="660" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="663" class="1005" name="icmp_ln16_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="667" class="1005" name="c_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln27_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="677" class="1005" name="zext_ln20_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="1"/>
<pin id="679" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln20_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="686" class="1005" name="mpr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="691" class="1005" name="conv_out_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="1"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="conv_out_addr_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="1"/>
<pin id="698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="conv_out_load_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load "/>
</bind>
</comp>

<comp id="708" class="1005" name="conv_out_load_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="select_ln29_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="722" class="1005" name="select_ln29_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="108" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="178" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="136" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="136" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="136" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="136" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="158" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="147" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="147" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="147" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="170" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="170" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="170" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="266" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="195" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="195" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="195" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="319" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="324" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="364"><net_src comp="313" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="360" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="365" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="401" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="178" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="72" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="418" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="404" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="414" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="422" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="432" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="454" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="448" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="202" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="178" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="491"><net_src comp="484" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="508"><net_src comp="492" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="509" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="495" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="505" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="76" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="526" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="512" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="522" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="538" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="202" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="166" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="154" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="10" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="584" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="590" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="632"><net_src comp="214" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="637"><net_src comp="220" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="643"><net_src comp="224" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="648"><net_src comp="228" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="656"><net_src comp="240" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="661"><net_src comp="246" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="666"><net_src comp="254" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="260" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="675"><net_src comp="274" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="680"><net_src comp="284" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="685"><net_src comp="288" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="294" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="694"><net_src comp="94" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="699"><net_src comp="101" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="704"><net_src comp="108" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="711"><net_src comp="108" pin="7"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="718"><net_src comp="484" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="725"><net_src comp="574" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="183" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {9 }
 - Input state : 
	Port: max_pool : conv_out | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
		zext_ln27 : 2
		or_ln27 : 2
		zext_ln20_1 : 2
	State 5
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		zext_ln20 : 1
		i : 2
		zext_ln29 : 3
		mul_ln29 : 4
		add_ln29 : 5
		p_shl2_cast : 6
		tmp_11 : 6
		zext_ln29_1 : 7
		sub_ln29 : 8
		add_ln29_1 : 9
		zext_ln29_2 : 10
		conv_out_addr : 11
		add_ln29_2 : 5
		p_shl_cast : 6
		tmp_12 : 6
		zext_ln29_3 : 7
		sub_ln29_1 : 8
		add_ln29_3 : 9
		zext_ln29_4 : 10
		conv_out_addr_1 : 11
		conv_out_load : 12
		conv_out_load_1 : 12
	State 6
		tmp_6 : 1
	State 7
		tmp_1 : 1
		trunc_ln29 : 1
		tmp_5 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		select_ln29 : 3
		tmp_9 : 4
	State 8
		tmp_7 : 1
		trunc_ln29_2 : 1
		tmp_8 : 1
		trunc_ln29_3 : 1
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		or_ln29_2 : 3
		icmp_ln29_6 : 2
		icmp_ln29_7 : 2
		or_ln29_3 : 3
		and_ln29_2 : 3
		and_ln29_3 : 3
		select_ln29_1 : 3
		empty_7 : 1
	State 9
		add_ln36 : 1
		p_shl4_cast : 2
		tmp_10 : 2
		zext_ln36_1 : 3
		sub_ln36 : 4
		add_ln36_1 : 5
		zext_ln36_2 : 6
		max_pool_out_addr : 7
		store_ln36 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_202      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_214       |    0    |    0    |    12   |
|          |    add_ln13_fu_228   |    0    |    0    |    15   |
|          |       r_fu_240       |    0    |    0    |    13   |
|          |       c_fu_260       |    0    |    0    |    13   |
|          |      mpr_fu_294      |    0    |    0    |    10   |
|    add   |       i_fu_304       |    0    |    0    |    15   |
|          |    add_ln29_fu_319   |    0    |    0    |    14   |
|          |   add_ln29_1_fu_350  |    0    |    0    |    11   |
|          |   add_ln29_2_fu_360  |    0    |    0    |    14   |
|          |   add_ln29_3_fu_391  |    0    |    0    |    11   |
|          |    add_ln36_fu_584   |    0    |    0    |    15   |
|          |   add_ln36_1_fu_616  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_208   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_234   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_254   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_288   |    0    |    0    |    8    |
|          |   icmp_ln29_fu_436   |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_1_fu_442  |    0    |    0    |    18   |
|          |  icmp_ln29_2_fu_454  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_460  |    0    |    0    |    18   |
|          |  icmp_ln29_4_fu_526  |    0    |    0    |    11   |
|          |  icmp_ln29_5_fu_532  |    0    |    0    |    18   |
|          |  icmp_ln29_6_fu_544  |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_550  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln29_fu_484  |    0    |    0    |    32   |
|          | select_ln29_1_fu_574 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln29_fu_344   |    0    |    0    |    11   |
|    sub   |   sub_ln29_1_fu_385  |    0    |    0    |    11   |
|          |    sub_ln36_fu_610   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_313   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln27_fu_278    |    0    |    0    |    0    |
|          |    or_ln29_fu_448    |    0    |    0    |    2    |
|    or    |   or_ln29_1_fu_466   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_538   |    0    |    0    |    2    |
|          |   or_ln29_3_fu_556   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln29_fu_472   |    0    |    0    |    2    |
|    and   |   and_ln29_1_fu_478  |    0    |    0    |    2    |
|          |   and_ln29_2_fu_562  |    0    |    0    |    2    |
|          |   and_ln29_3_fu_568  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_220   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_224  |    0    |    0    |    0    |
|          |   zext_ln27_fu_274   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_284  |    0    |    0    |    0    |
|          |   zext_ln20_fu_300   |    0    |    0    |    0    |
|          |   zext_ln29_fu_309   |    0    |    0    |    0    |
|   zext   |  zext_ln29_1_fu_340  |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_355  |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_381  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_396  |    0    |    0    |    0    |
|          |   zext_ln36_fu_580   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_606  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_621  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_246    |    0    |    0    |    0    |
|          |    shl_ln1_fu_266    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_324  |    0    |    0    |    0    |
|bitconcatenate|     tmp_11_fu_332    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_365  |    0    |    0    |    0    |
|          |     tmp_12_fu_373    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_590  |    0    |    0    |    0    |
|          |     tmp_10_fu_598    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_404     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_422     |    0    |    0    |    0    |
|          |     tmp_7_fu_495     |    0    |    0    |    0    |
|          |     tmp_8_fu_512     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_414  |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_1_fu_432 |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_505 |    0    |    0    |    0    |
|          |  trunc_ln29_3_fu_522 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   683   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_645   |    8   |
|      c_0_reg_166      |    4   |
|       c_reg_667       |    4   |
|conv_out_addr_1_reg_696|   12   |
| conv_out_addr_reg_691 |   12   |
|conv_out_load_1_reg_708|   32   |
| conv_out_load_reg_701 |   32   |
|      f_0_reg_132      |    3   |
|       f_reg_629       |    3   |
|   icmp_ln16_reg_663   |    1   |
|   icmp_ln20_reg_682   |    1   |
|     max_0_reg_178     |   32   |
|     mpr_0_reg_191     |    2   |
|      mpr_reg_686      |    2   |
|    phi_mul_reg_154    |    8   |
|      r_0_reg_143      |    4   |
|       r_reg_653       |    4   |
| select_ln29_1_reg_722 |   32   |
|  select_ln29_reg_715  |   32   |
|     shl_ln_reg_658    |    5   |
|  zext_ln13_1_reg_640  |   11   |
|   zext_ln13_reg_634   |   13   |
|  zext_ln20_1_reg_677  |   10   |
|   zext_ln27_reg_672   |   10   |
+-----------------------+--------+
|         Total         |   277  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|  phi_mul_reg_154  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_166    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_178   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_202    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_202    |  p1  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  || 12.4745 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   683  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   75   |
|  Register |    -   |    -   |   277  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   343  |   758  |
+-----------+--------+--------+--------+--------+
