# Spartan6---DSP48A1
Using Verilog I did the RTL code and testbench for AMDâ€™s Spartan6 DSP and synthesized it showing the utilization report on an FPGA using Vivado.
The document of the following dsp:
https://docs.amd.com/v/u/en-US/ug389
