I 000046 55 1504          1335371087172 sbox0
(_unit VHDL (sbox0 0 17 (sbox0 0 24 ))
	(_version v63)
	(_time 1335371087173 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox0.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56565455520154415c50460d04)
	(_entity
		(_time 1335371087157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K1(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50463235 )
		(33751810 )
		(50528770 )
		(33751554 )
		(33686019 )
		(50528771 )
		(50463234 )
		(50529026 )
		(33751555 )
		(33686274 )
		(33751811 )
		(50529027 )
		(33686275 )
		(33686018 )
		(50463491 )
		(50463490 )
		(16843009 )
	)
	(_model . sbox0 1 -1
	)
)
I 000046 55 1504          1335371087284 sbox1
(_unit VHDL (sbox1 0 17 (sbox1 0 24 ))
	(_version v63)
	(_time 1335371087285 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c3c196c294c1d4c9c5d29891)
	(_entity
		(_time 1335371087282)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K2(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50528770 )
		(50529026 )
		(33751811 )
		(50463235 )
		(33686019 )
		(33751555 )
		(50529027 )
		(33686018 )
		(50463490 )
		(33751554 )
		(33751810 )
		(33686275 )
		(50528771 )
		(33686274 )
		(50463491 )
		(50463234 )
		(16843009 )
	)
	(_model . sbox1 1 -1
	)
)
I 000046 55 1504          1335371087362 sbox2
(_unit VHDL (sbox2 0 17 (sbox2 0 24 ))
	(_version v63)
	(_time 1335371087363 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11111016124613061b17034a43)
	(_entity
		(_time 1335371087360)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K3(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(33751811 )
		(33686274 )
		(33751810 )
		(33751554 )
		(50528771 )
		(50528770 )
		(50463491 )
		(33686019 )
		(33686275 )
		(50529027 )
		(50463490 )
		(33751555 )
		(33686018 )
		(50529026 )
		(50463234 )
		(50463235 )
		(16843009 )
	)
	(_model . sbox2 1 -1
	)
)
I 000046 55 1504          1335371087485 sbox3
(_unit VHDL (sbox3 0 17 (sbox3 0 24 ))
	(_version v63)
	(_time 1335371087486 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8e8f80d9d98c9984889dd5dc)
	(_entity
		(_time 1335371087469)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K4(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(33751811 )
		(50529026 )
		(33751555 )
		(33686275 )
		(50463491 )
		(50463234 )
		(50528770 )
		(50463235 )
		(33686018 )
		(33751554 )
		(50528771 )
		(33686274 )
		(50529027 )
		(33686019 )
		(50463490 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox3 1 -1
	)
)
I 000046 55 1504          1335371087549 sbox4
(_unit VHDL (sbox4 0 17 (sbox4 0 24 ))
	(_version v63)
	(_time 1335371087550 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcdcc989b9acfdac7cbd9969f)
	(_entity
		(_time 1335371087547)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K5(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50528771 )
		(50463490 )
		(50463234 )
		(50463235 )
		(33686019 )
		(50463491 )
		(50529027 )
		(33686018 )
		(33751811 )
		(33686274 )
		(33751554 )
		(50528770 )
		(33686275 )
		(50529026 )
		(33751555 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox4 1 -1
	)
)
I 000046 55 1504          1335371087612 sbox5
(_unit VHDL (sbox5 0 17 (sbox5 0 24 ))
	(_version v63)
	(_time 1335371087613 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox5.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0b0b0d5b5c091c010d1e5059)
	(_entity
		(_time 1335371087610)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K6(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50528770 )
		(33751555 )
		(50463491 )
		(33686275 )
		(50463234 )
		(33751554 )
		(33686018 )
		(50528771 )
		(50529026 )
		(50463490 )
		(50463235 )
		(33686274 )
		(33686019 )
		(50529027 )
		(33751811 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox5 1 -1
	)
)
I 000046 55 1504          1335371087674 sbox6
(_unit VHDL (sbox6 0 17 (sbox6 0 24 ))
	(_version v63)
	(_time 1335371087675 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4a4a48191d485d404c5c1118)
	(_entity
		(_time 1335371087672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K7(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50463234 )
		(50463491 )
		(33751554 )
		(50463235 )
		(50529026 )
		(33751555 )
		(33751810 )
		(33686018 )
		(33686019 )
		(33686275 )
		(33686274 )
		(50463490 )
		(50529027 )
		(50528770 )
		(50528771 )
		(33751811 )
		(16843009 )
	)
	(_model . sbox6 1 -1
	)
)
I 000046 55 1504          1335371087737 sbox7
(_unit VHDL (sbox7 0 17 (sbox7 0 24 ))
	(_version v63)
	(_time 1335371087738 2012.04.25 19:24:47)
	(_source (\./src/sboxes/sbox7.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8888888682df8a9f828e9fd3da)
	(_entity
		(_time 1335371087735)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K8(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(50528771 )
		(33751555 )
		(50529027 )
		(50463490 )
		(33686018 )
		(33686275 )
		(33751811 )
		(33686019 )
		(33751810 )
		(33751554 )
		(50528770 )
		(50463235 )
		(50463234 )
		(50529026 )
		(50463491 )
		(33686274 )
		(16843009 )
	)
	(_model . sbox7 1 -1
	)
)
I 000057 55 1549          1335371117718 sum_mod2pw32_beh
(_unit VHDL (sum_mod2pw32 0 25 (sum_mod2pw32_beh 0 33 ))
	(_version v63)
	(_time 1335371117719 2012.04.25 19:25:17)
	(_source (\./src/sum_mod2in32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9fba2ffa5fea9bcfeaeedf3ae)
	(_entity
		(_time 1335371117688)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_model . sum_mod2pw32_beh 1 -1
	)
)
I 000045 55 8078          1335371774534 sbox
(_unit VHDL (sbox 0 25 (sbox 0 32 ))
	(_version v63)
	(_time 1335371774535 2012.04.25 19:36:14)
	(_source (\./compile/sbox.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55070356520257420c57460f06)
	(_entity
		(_time 1335371774532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sbox0
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_entity (_out ))))
			)
		)
		(sbox1
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~134 0 44 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~136 0 45 (_entity (_out ))))
			)
		)
		(sbox2
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~138 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_entity (_out ))))
			)
		)
		(sbox3
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_entity (_out ))))
			)
		)
		(sbox4
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 63 (_entity (_out ))))
			)
		)
		(sbox5
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 69 (_entity (_out ))))
			)
		)
		(sbox6
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(sbox7
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 89 (_component sbox0 )
		(_port
			((din(3))(state_in(3)))
			((din(2))(state_in(2)))
			((din(1))(state_in(1)))
			((din(0))(state_in(0)))
			((dout(3))(state_out(3)))
			((dout(2))(state_out(2)))
			((dout(1))(state_out(1)))
			((dout(0))(state_out(0)))
		)
		(_use (_entity . sbox0)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U2 0 101 (_component sbox1 )
		(_port
			((din(3))(state_in(7)))
			((din(2))(state_in(6)))
			((din(1))(state_in(5)))
			((din(0))(state_in(4)))
			((dout(3))(state_out(7)))
			((dout(2))(state_out(6)))
			((dout(1))(state_out(5)))
			((dout(0))(state_out(4)))
		)
		(_use (_entity . sbox1)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U3 0 113 (_component sbox2 )
		(_port
			((din(3))(state_in(11)))
			((din(2))(state_in(10)))
			((din(1))(state_in(9)))
			((din(0))(state_in(8)))
			((dout(3))(state_out(11)))
			((dout(2))(state_out(10)))
			((dout(1))(state_out(9)))
			((dout(0))(state_out(8)))
		)
		(_use (_entity . sbox2)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U4 0 125 (_component sbox3 )
		(_port
			((din(3))(state_in(15)))
			((din(2))(state_in(14)))
			((din(1))(state_in(13)))
			((din(0))(state_in(12)))
			((dout(3))(state_out(15)))
			((dout(2))(state_out(14)))
			((dout(1))(state_out(13)))
			((dout(0))(state_out(12)))
		)
		(_use (_entity . sbox3)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U5 0 137 (_component sbox4 )
		(_port
			((din(3))(state_in(19)))
			((din(2))(state_in(18)))
			((din(1))(state_in(17)))
			((din(0))(state_in(16)))
			((dout(3))(state_out(19)))
			((dout(2))(state_out(18)))
			((dout(1))(state_out(17)))
			((dout(0))(state_out(16)))
		)
		(_use (_entity . sbox4)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U6 0 149 (_component sbox5 )
		(_port
			((din(3))(state_in(23)))
			((din(2))(state_in(22)))
			((din(1))(state_in(21)))
			((din(0))(state_in(20)))
			((dout(3))(state_out(23)))
			((dout(2))(state_out(22)))
			((dout(1))(state_out(21)))
			((dout(0))(state_out(20)))
		)
		(_use (_entity . sbox5)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U7 0 161 (_component sbox6 )
		(_port
			((din(3))(state_in(27)))
			((din(2))(state_in(26)))
			((din(1))(state_in(25)))
			((din(0))(state_in(24)))
			((dout(3))(state_out(27)))
			((dout(2))(state_out(26)))
			((dout(1))(state_out(25)))
			((dout(0))(state_out(24)))
		)
		(_use (_entity . sbox6)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U8 0 173 (_component sbox7 )
		(_port
			((din(3))(state_in(31)))
			((din(2))(state_in(30)))
			((din(1))(state_in(29)))
			((din(0))(state_in(28)))
			((dout(3))(state_out(31)))
			((dout(2))(state_out(30)))
			((dout(1))(state_out(29)))
			((dout(0))(state_out(28)))
		)
		(_use (_entity . sbox7)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1330          1335372572968 rol11
(_unit VHDL (rol11 0 17 (rol11 0 24 ))
	(_version v63)
	(_time 1335372572969 2012.04.25 19:49:32)
	(_source (\./src/rol11.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b3d6d3e3f6c3c283a6e2a6068)
	(_entity
		(_time 1335372572938)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((state_out)(state_in(d_20_0))(state_in(d_31_21))))(_target(1))(_sensitivity(0(d_31_21))(0(d_20_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_model . rol11 1 -1
	)
)
I 000055 55 3934          1335372829643 round_function
(_unit VHDL (round_function 0 25 (round_function 0 33 ))
	(_version v63)
	(_time 1335372829644 2012.04.25 19:53:49)
	(_source (\./compile/round_function.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdcde89df8d8acd8adccf82dc)
	(_entity
		(_time 1335372829641)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sum_mod2pw32
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 51 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 52 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 53 (_entity (_out ))))
			)
		)
		(sbox
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~136 0 46 (_entity (_out ))))
			)
		)
		(rol11
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~132 0 40 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 66 (_component sum_mod2pw32 )
		(_port
			((inp1)(state_in))
			((inp2)(round_key))
			((rslt)(BUS68))
		)
		(_use (_entity . sum_mod2pw32)
		)
	)
	(_instantiation U2 0 73 (_component sbox )
		(_port
			((state_in)(BUS68))
			((state_out)(BUS72))
		)
		(_use (_entity . sbox)
		)
	)
	(_instantiation U3 0 79 (_component rol11 )
		(_port
			((state_in)(BUS72))
			((state_out)(state_out))
		)
		(_use (_entity . rol11)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 59 (_architecture (_uni ))))
		(_signal (_internal BUS72 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000061 55 1499          1335524693015 xor_32bit_behavioral
(_unit VHDL (xor_32bit 0 17 (xor_32bit_behavioral 0 25 ))
	(_version v63)
	(_time 1335524693016 2012.04.27 14:04:53)
	(_source (\./src/xor_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bab9e4eebdececafedb9a9e5e9)
	(_entity
		(_time 1335524692969)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_model . xor_32bit_behavioral 1 -1
	)
)
I 000061 55 1678          1335525325671 mux_32bit_behavioral
(_unit VHDL (mux_32bit 0 17 (mux_32bit_behavioral 0 26 ))
	(_version v63)
	(_time 1335525325672 2012.04.27 14:15:25)
	(_source (\./src/mux_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5a590d5e5c561f5d00195559)
	(_entity
		(_time 1335525325657)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_mux(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . mux_32bit_behavioral 1 -1
	)
)
I 000055 55 12420         1335527270641 round_function
(_unit VHDL (round_function 0 25 (round_function 0 34 ))
	(_version v63)
	(_time 1335527270642 2012.04.27 14:47:50)
	(_source (\./compile/round_function.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93c5959cc6c5c285c6949592d5c9c4)
	(_entity
		(_time 1335527270626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sum_mod2pw32
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_entity (_out ))))
			)
		)
		(sbox
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_entity (_out ))))
			)
		)
		(rol11
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_entity (_out ))))
			)
		)
		(xor_32bit
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_entity (_out ))))
			)
		)
		(mux_32bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component sum_mod2pw32 )
		(_port
			((inp1)(round_key))
			((inp2(31))(state_in(31)))
			((inp2(30))(state_in(30)))
			((inp2(29))(state_in(29)))
			((inp2(28))(state_in(28)))
			((inp2(27))(state_in(27)))
			((inp2(26))(state_in(26)))
			((inp2(25))(state_in(25)))
			((inp2(24))(state_in(24)))
			((inp2(23))(state_in(23)))
			((inp2(22))(state_in(22)))
			((inp2(21))(state_in(21)))
			((inp2(20))(state_in(20)))
			((inp2(19))(state_in(19)))
			((inp2(18))(state_in(18)))
			((inp2(17))(state_in(17)))
			((inp2(16))(state_in(16)))
			((inp2(15))(state_in(15)))
			((inp2(14))(state_in(14)))
			((inp2(13))(state_in(13)))
			((inp2(12))(state_in(12)))
			((inp2(11))(state_in(11)))
			((inp2(10))(state_in(10)))
			((inp2(9))(state_in(9)))
			((inp2(8))(state_in(8)))
			((inp2(7))(state_in(7)))
			((inp2(6))(state_in(6)))
			((inp2(5))(state_in(5)))
			((inp2(4))(state_in(4)))
			((inp2(3))(state_in(3)))
			((inp2(2))(state_in(2)))
			((inp2(1))(state_in(1)))
			((inp2(0))(state_in(0)))
			((rslt)(BUS68))
		)
		(_use (_entity . sum_mod2pw32)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U2 0 122 (_component sbox )
		(_port
			((state_in)(BUS68))
			((state_out)(BUS72))
		)
		(_use (_entity . sbox)
		)
	)
	(_instantiation U3 0 128 (_component rol11 )
		(_port
			((state_in)(BUS72))
			((state_out)(BUS138))
		)
		(_use (_entity . rol11)
		)
	)
	(_instantiation U4 0 134 (_component xor_32bit )
		(_port
			((inp1)(BUS138))
			((inp2(31))(state_in(63)))
			((inp2(30))(state_in(62)))
			((inp2(29))(state_in(61)))
			((inp2(28))(state_in(60)))
			((inp2(27))(state_in(59)))
			((inp2(26))(state_in(58)))
			((inp2(25))(state_in(57)))
			((inp2(24))(state_in(56)))
			((inp2(23))(state_in(55)))
			((inp2(22))(state_in(54)))
			((inp2(21))(state_in(53)))
			((inp2(20))(state_in(52)))
			((inp2(19))(state_in(51)))
			((inp2(18))(state_in(50)))
			((inp2(17))(state_in(49)))
			((inp2(16))(state_in(48)))
			((inp2(15))(state_in(47)))
			((inp2(14))(state_in(46)))
			((inp2(13))(state_in(45)))
			((inp2(12))(state_in(44)))
			((inp2(11))(state_in(43)))
			((inp2(10))(state_in(42)))
			((inp2(9))(state_in(41)))
			((inp2(8))(state_in(40)))
			((inp2(7))(state_in(39)))
			((inp2(6))(state_in(38)))
			((inp2(5))(state_in(37)))
			((inp2(4))(state_in(36)))
			((inp2(3))(state_in(35)))
			((inp2(2))(state_in(34)))
			((inp2(1))(state_in(33)))
			((inp2(0))(state_in(32)))
			((rslt)(BUS226))
		)
		(_use (_entity . xor_32bit)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U5 0 172 (_component mux_32bit )
		(_port
			((bus1)(BUS226))
			((bus2(31))(state_in(31)))
			((bus2(30))(state_in(30)))
			((bus2(29))(state_in(29)))
			((bus2(28))(state_in(28)))
			((bus2(27))(state_in(27)))
			((bus2(26))(state_in(26)))
			((bus2(25))(state_in(25)))
			((bus2(24))(state_in(24)))
			((bus2(23))(state_in(23)))
			((bus2(22))(state_in(22)))
			((bus2(21))(state_in(21)))
			((bus2(20))(state_in(20)))
			((bus2(19))(state_in(19)))
			((bus2(18))(state_in(18)))
			((bus2(17))(state_in(17)))
			((bus2(16))(state_in(16)))
			((bus2(15))(state_in(15)))
			((bus2(14))(state_in(14)))
			((bus2(13))(state_in(13)))
			((bus2(12))(state_in(12)))
			((bus2(11))(state_in(11)))
			((bus2(10))(state_in(10)))
			((bus2(9))(state_in(9)))
			((bus2(8))(state_in(8)))
			((bus2(7))(state_in(7)))
			((bus2(6))(state_in(6)))
			((bus2(5))(state_in(5)))
			((bus2(4))(state_in(4)))
			((bus2(3))(state_in(3)))
			((bus2(2))(state_in(2)))
			((bus2(1))(state_in(1)))
			((bus2(0))(state_in(0)))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(31)))
			((bout(30))(state_out(30)))
			((bout(29))(state_out(29)))
			((bout(28))(state_out(28)))
			((bout(27))(state_out(27)))
			((bout(26))(state_out(26)))
			((bout(25))(state_out(25)))
			((bout(24))(state_out(24)))
			((bout(23))(state_out(23)))
			((bout(22))(state_out(22)))
			((bout(21))(state_out(21)))
			((bout(20))(state_out(20)))
			((bout(19))(state_out(19)))
			((bout(18))(state_out(18)))
			((bout(17))(state_out(17)))
			((bout(16))(state_out(16)))
			((bout(15))(state_out(15)))
			((bout(14))(state_out(14)))
			((bout(13))(state_out(13)))
			((bout(12))(state_out(12)))
			((bout(11))(state_out(11)))
			((bout(10))(state_out(10)))
			((bout(9))(state_out(9)))
			((bout(8))(state_out(8)))
			((bout(7))(state_out(7)))
			((bout(6))(state_out(6)))
			((bout(5))(state_out(5)))
			((bout(4))(state_out(4)))
			((bout(3))(state_out(3)))
			((bout(2))(state_out(2)))
			((bout(1))(state_out(1)))
			((bout(0))(state_out(0)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U6 0 242 (_component mux_32bit )
		(_port
			((bus1(31))(state_in(31)))
			((bus1(30))(state_in(30)))
			((bus1(29))(state_in(29)))
			((bus1(28))(state_in(28)))
			((bus1(27))(state_in(27)))
			((bus1(26))(state_in(26)))
			((bus1(25))(state_in(25)))
			((bus1(24))(state_in(24)))
			((bus1(23))(state_in(23)))
			((bus1(22))(state_in(22)))
			((bus1(21))(state_in(21)))
			((bus1(20))(state_in(20)))
			((bus1(19))(state_in(19)))
			((bus1(18))(state_in(18)))
			((bus1(17))(state_in(17)))
			((bus1(16))(state_in(16)))
			((bus1(15))(state_in(15)))
			((bus1(14))(state_in(14)))
			((bus1(13))(state_in(13)))
			((bus1(12))(state_in(12)))
			((bus1(11))(state_in(11)))
			((bus1(10))(state_in(10)))
			((bus1(9))(state_in(9)))
			((bus1(8))(state_in(8)))
			((bus1(7))(state_in(7)))
			((bus1(6))(state_in(6)))
			((bus1(5))(state_in(5)))
			((bus1(4))(state_in(4)))
			((bus1(3))(state_in(3)))
			((bus1(2))(state_in(2)))
			((bus1(1))(state_in(1)))
			((bus1(0))(state_in(0)))
			((bus2)(BUS226))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(63)))
			((bout(30))(state_out(62)))
			((bout(29))(state_out(61)))
			((bout(28))(state_out(60)))
			((bout(27))(state_out(59)))
			((bout(26))(state_out(58)))
			((bout(25))(state_out(57)))
			((bout(24))(state_out(56)))
			((bout(23))(state_out(55)))
			((bout(22))(state_out(54)))
			((bout(21))(state_out(53)))
			((bout(20))(state_out(52)))
			((bout(19))(state_out(51)))
			((bout(18))(state_out(50)))
			((bout(17))(state_out(49)))
			((bout(16))(state_out(48)))
			((bout(15))(state_out(47)))
			((bout(14))(state_out(46)))
			((bout(13))(state_out(45)))
			((bout(12))(state_out(44)))
			((bout(11))(state_out(43)))
			((bout(10))(state_out(42)))
			((bout(9))(state_out(41)))
			((bout(8))(state_out(40)))
			((bout(7))(state_out(39)))
			((bout(6))(state_out(38)))
			((bout(5))(state_out(37)))
			((bout(4))(state_out(36)))
			((bout(3))(state_out(35)))
			((bout(2))(state_out(34)))
			((bout(1))(state_out(33)))
			((bout(0))(state_out(32)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_object
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS138 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS226 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76 (_architecture (_uni ))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_signal (_internal BUS72 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000055 55 12420         1335527318751 round_function
(_unit VHDL (round_function 0 25 (round_function 0 34 ))
	(_version v63)
	(_time 1335527318752 2012.04.27 14:48:38)
	(_source (\./compile/round_function.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8081828ed6d6d196d5878681c6dad7)
	(_entity
		(_time 1335527270625)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sum_mod2pw32
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_entity (_out ))))
			)
		)
		(sbox
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_entity (_out ))))
			)
		)
		(rol11
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_entity (_out ))))
			)
		)
		(xor_32bit
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_entity (_out ))))
			)
		)
		(mux_32bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component sum_mod2pw32 )
		(_port
			((inp1)(round_key))
			((inp2(31))(state_in(31)))
			((inp2(30))(state_in(30)))
			((inp2(29))(state_in(29)))
			((inp2(28))(state_in(28)))
			((inp2(27))(state_in(27)))
			((inp2(26))(state_in(26)))
			((inp2(25))(state_in(25)))
			((inp2(24))(state_in(24)))
			((inp2(23))(state_in(23)))
			((inp2(22))(state_in(22)))
			((inp2(21))(state_in(21)))
			((inp2(20))(state_in(20)))
			((inp2(19))(state_in(19)))
			((inp2(18))(state_in(18)))
			((inp2(17))(state_in(17)))
			((inp2(16))(state_in(16)))
			((inp2(15))(state_in(15)))
			((inp2(14))(state_in(14)))
			((inp2(13))(state_in(13)))
			((inp2(12))(state_in(12)))
			((inp2(11))(state_in(11)))
			((inp2(10))(state_in(10)))
			((inp2(9))(state_in(9)))
			((inp2(8))(state_in(8)))
			((inp2(7))(state_in(7)))
			((inp2(6))(state_in(6)))
			((inp2(5))(state_in(5)))
			((inp2(4))(state_in(4)))
			((inp2(3))(state_in(3)))
			((inp2(2))(state_in(2)))
			((inp2(1))(state_in(1)))
			((inp2(0))(state_in(0)))
			((rslt)(BUS68))
		)
		(_use (_entity . sum_mod2pw32)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U2 0 122 (_component sbox )
		(_port
			((state_in)(BUS68))
			((state_out)(BUS72))
		)
		(_use (_entity . sbox)
		)
	)
	(_instantiation U3 0 128 (_component rol11 )
		(_port
			((state_in)(BUS72))
			((state_out)(BUS138))
		)
		(_use (_entity . rol11)
		)
	)
	(_instantiation U4 0 134 (_component xor_32bit )
		(_port
			((inp1)(BUS138))
			((inp2(31))(state_in(63)))
			((inp2(30))(state_in(62)))
			((inp2(29))(state_in(61)))
			((inp2(28))(state_in(60)))
			((inp2(27))(state_in(59)))
			((inp2(26))(state_in(58)))
			((inp2(25))(state_in(57)))
			((inp2(24))(state_in(56)))
			((inp2(23))(state_in(55)))
			((inp2(22))(state_in(54)))
			((inp2(21))(state_in(53)))
			((inp2(20))(state_in(52)))
			((inp2(19))(state_in(51)))
			((inp2(18))(state_in(50)))
			((inp2(17))(state_in(49)))
			((inp2(16))(state_in(48)))
			((inp2(15))(state_in(47)))
			((inp2(14))(state_in(46)))
			((inp2(13))(state_in(45)))
			((inp2(12))(state_in(44)))
			((inp2(11))(state_in(43)))
			((inp2(10))(state_in(42)))
			((inp2(9))(state_in(41)))
			((inp2(8))(state_in(40)))
			((inp2(7))(state_in(39)))
			((inp2(6))(state_in(38)))
			((inp2(5))(state_in(37)))
			((inp2(4))(state_in(36)))
			((inp2(3))(state_in(35)))
			((inp2(2))(state_in(34)))
			((inp2(1))(state_in(33)))
			((inp2(0))(state_in(32)))
			((rslt)(BUS226))
		)
		(_use (_entity . xor_32bit)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U5 0 172 (_component mux_32bit )
		(_port
			((bus1)(BUS226))
			((bus2(31))(state_in(31)))
			((bus2(30))(state_in(30)))
			((bus2(29))(state_in(29)))
			((bus2(28))(state_in(28)))
			((bus2(27))(state_in(27)))
			((bus2(26))(state_in(26)))
			((bus2(25))(state_in(25)))
			((bus2(24))(state_in(24)))
			((bus2(23))(state_in(23)))
			((bus2(22))(state_in(22)))
			((bus2(21))(state_in(21)))
			((bus2(20))(state_in(20)))
			((bus2(19))(state_in(19)))
			((bus2(18))(state_in(18)))
			((bus2(17))(state_in(17)))
			((bus2(16))(state_in(16)))
			((bus2(15))(state_in(15)))
			((bus2(14))(state_in(14)))
			((bus2(13))(state_in(13)))
			((bus2(12))(state_in(12)))
			((bus2(11))(state_in(11)))
			((bus2(10))(state_in(10)))
			((bus2(9))(state_in(9)))
			((bus2(8))(state_in(8)))
			((bus2(7))(state_in(7)))
			((bus2(6))(state_in(6)))
			((bus2(5))(state_in(5)))
			((bus2(4))(state_in(4)))
			((bus2(3))(state_in(3)))
			((bus2(2))(state_in(2)))
			((bus2(1))(state_in(1)))
			((bus2(0))(state_in(0)))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(31)))
			((bout(30))(state_out(30)))
			((bout(29))(state_out(29)))
			((bout(28))(state_out(28)))
			((bout(27))(state_out(27)))
			((bout(26))(state_out(26)))
			((bout(25))(state_out(25)))
			((bout(24))(state_out(24)))
			((bout(23))(state_out(23)))
			((bout(22))(state_out(22)))
			((bout(21))(state_out(21)))
			((bout(20))(state_out(20)))
			((bout(19))(state_out(19)))
			((bout(18))(state_out(18)))
			((bout(17))(state_out(17)))
			((bout(16))(state_out(16)))
			((bout(15))(state_out(15)))
			((bout(14))(state_out(14)))
			((bout(13))(state_out(13)))
			((bout(12))(state_out(12)))
			((bout(11))(state_out(11)))
			((bout(10))(state_out(10)))
			((bout(9))(state_out(9)))
			((bout(8))(state_out(8)))
			((bout(7))(state_out(7)))
			((bout(6))(state_out(6)))
			((bout(5))(state_out(5)))
			((bout(4))(state_out(4)))
			((bout(3))(state_out(3)))
			((bout(2))(state_out(2)))
			((bout(1))(state_out(1)))
			((bout(0))(state_out(0)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U6 0 242 (_component mux_32bit )
		(_port
			((bus1(31))(state_in(31)))
			((bus1(30))(state_in(30)))
			((bus1(29))(state_in(29)))
			((bus1(28))(state_in(28)))
			((bus1(27))(state_in(27)))
			((bus1(26))(state_in(26)))
			((bus1(25))(state_in(25)))
			((bus1(24))(state_in(24)))
			((bus1(23))(state_in(23)))
			((bus1(22))(state_in(22)))
			((bus1(21))(state_in(21)))
			((bus1(20))(state_in(20)))
			((bus1(19))(state_in(19)))
			((bus1(18))(state_in(18)))
			((bus1(17))(state_in(17)))
			((bus1(16))(state_in(16)))
			((bus1(15))(state_in(15)))
			((bus1(14))(state_in(14)))
			((bus1(13))(state_in(13)))
			((bus1(12))(state_in(12)))
			((bus1(11))(state_in(11)))
			((bus1(10))(state_in(10)))
			((bus1(9))(state_in(9)))
			((bus1(8))(state_in(8)))
			((bus1(7))(state_in(7)))
			((bus1(6))(state_in(6)))
			((bus1(5))(state_in(5)))
			((bus1(4))(state_in(4)))
			((bus1(3))(state_in(3)))
			((bus1(2))(state_in(2)))
			((bus1(1))(state_in(1)))
			((bus1(0))(state_in(0)))
			((bus2)(BUS226))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(63)))
			((bout(30))(state_out(62)))
			((bout(29))(state_out(61)))
			((bout(28))(state_out(60)))
			((bout(27))(state_out(59)))
			((bout(26))(state_out(58)))
			((bout(25))(state_out(57)))
			((bout(24))(state_out(56)))
			((bout(23))(state_out(55)))
			((bout(22))(state_out(54)))
			((bout(21))(state_out(53)))
			((bout(20))(state_out(52)))
			((bout(19))(state_out(51)))
			((bout(18))(state_out(50)))
			((bout(17))(state_out(49)))
			((bout(16))(state_out(48)))
			((bout(15))(state_out(47)))
			((bout(14))(state_out(46)))
			((bout(13))(state_out(45)))
			((bout(12))(state_out(44)))
			((bout(11))(state_out(43)))
			((bout(10))(state_out(42)))
			((bout(9))(state_out(41)))
			((bout(8))(state_out(40)))
			((bout(7))(state_out(39)))
			((bout(6))(state_out(38)))
			((bout(5))(state_out(37)))
			((bout(4))(state_out(36)))
			((bout(3))(state_out(35)))
			((bout(2))(state_out(34)))
			((bout(1))(state_out(33)))
			((bout(0))(state_out(32)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_object
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS138 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS226 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 76 (_architecture (_uni ))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_signal (_internal BUS72 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000061 55 1680          1335527685237 mux_32bit_behavioral
(_unit VHDL (mux_32bit 0 17 (mux_32bit_behavioral 0 26 ))
	(_version v63)
	(_time 1335527685238 2012.04.27 14:54:45)
	(_source (\./src/mux_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2474782125727831732e377b77)
	(_entity
		(_time 1335525325656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_mux32(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . mux_32bit_behavioral 1 -1
	)
)
I 000050 55 1730          1335527689784 mux_64bit
(_unit VHDL (mux_64bit 0 17 (mux_64bit 0 26 ))
	(_version v63)
	(_time 1335527689785 2012.04.27 14:54:49)
	(_source (\./src/mux_64bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d18a84d5818bc280ddc18882)
	(_entity
		(_time 1335527668484)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bus1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bus2 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bout ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_mux64(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . mux_64bit 1 -1
	)
)
I 000052 55 1380          1335528082203 latch_32bit
(_unit VHDL (latch_32bit 0 17 (latch_32bit 0 25 ))
	(_version v63)
	(_time 1335528082204 2012.04.27 15:01:22)
	(_source (\./src/latch_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbbe8e9e8ebedabbfbca5e4ba)
	(_entity
		(_time 1335528082172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_out ((_others(i 2)))))))
		(_process
			(latch64(_architecture 0 0 28 (_process (_target(2))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_model . latch_32bit 1 -1
	)
)
I 000050 55 2183          1335529204424 dmx_64bit
(_unit VHDL (dmx_64bit 0 17 (dmx_64bit 0 26 ))
	(_version v63)
	(_time 1335529204425 2012.04.27 15:20:04)
	(_source (\./src/dmx_64bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c6a68343e347d3f3a7e373d)
	(_entity
		(_time 1335529204422)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal out_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ibus ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal obus1 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal obus2 ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_dmx64(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . dmx_64bit 1 -1
	)
)
I 000053 55 6379          1335529564487 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
	(_version v63)
	(_time 1335529564488 2012.04.27 15:26:04)
	(_source (\./compile/basic_cypher.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b1e0b5e1b0b1f0eab6f5bfe1)
	(_entity
		(_time 1335529564485)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux_64bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_entity (_out ))))
			)
		)
		(latch_32bit
			(_object
				(_port (_internal DI ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
			)
		)
		(round_function
			(_object
				(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
		(dmx_64bit
			(_object
				(_port (_internal ibus ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_entity (_in ))))
				(_port (_internal out_sel ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal obus1 ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal obus2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component mux_64bit )
		(_port
			((bus1)(BUS113))
			((bus2)(data_in))
			((bus_sel)(init_load_en))
			((bout)(BUS147))
		)
		(_use (_entity . mux_64bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U2 0 92 (_component latch_32bit )
		(_port
			((DI)(BUS147))
			((WE)(round_clk))
			((DO)(BUS176))
		)
		(_use (_entity . latch_32bit)
			(_port
				((WE)(WE))
				((DI)(DI))
				((DO)(DO))
			)
		)
	)
	(_instantiation U3 0 99 (_component round_function )
		(_port
			((last_round_en)(last_round_en))
			((round_key)(round_key))
			((state_in)(BUS68))
			((state_out)(BUS113))
		)
		(_use (_entity . round_function)
		)
	)
	(_instantiation U4 0 107 (_component dmx_64bit )
		(_port
			((ibus)(BUS176))
			((out_sel)(data_out_en))
			((obus1)(BUS68))
			((obus2)(data_out))
		)
		(_use (_entity . dmx_64bit)
			(_port
				((out_sel)(out_sel))
				((ibus)(ibus))
				((obus1)(obus1))
				((obus2)(obus2))
			)
		)
	)
	(_object
		(_port (_internal data_out_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal init_load_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal round_clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS147 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 76 (_architecture (_uni ))))
		(_signal (_internal BUS176 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 77 (_architecture (_uni ))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000053 55 6379          1335529582206 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
	(_version v63)
	(_time 1335529582207 2012.04.27 15:26:22)
	(_source (\./compile/basic_cypher.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e4e1a484b4a0b114d0e441a)
	(_entity
		(_time 1335529564484)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux_64bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_entity (_out ))))
			)
		)
		(latch_32bit
			(_object
				(_port (_internal DI ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
			)
		)
		(round_function
			(_object
				(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
		(dmx_64bit
			(_object
				(_port (_internal ibus ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_entity (_in ))))
				(_port (_internal out_sel ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal obus1 ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal obus2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component mux_64bit )
		(_port
			((bus1)(BUS113))
			((bus2)(data_in))
			((bus_sel)(init_load_en))
			((bout)(BUS147))
		)
		(_use (_entity . mux_64bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U2 0 92 (_component latch_32bit )
		(_port
			((DI)(BUS147))
			((WE)(round_clk))
			((DO)(BUS176))
		)
		(_use (_entity . latch_32bit)
			(_port
				((WE)(WE))
				((DI)(DI))
				((DO)(DO))
			)
		)
	)
	(_instantiation U3 0 99 (_component round_function )
		(_port
			((last_round_en)(last_round_en))
			((round_key)(round_key))
			((state_in)(BUS68))
			((state_out)(BUS113))
		)
		(_use (_entity . round_function)
		)
	)
	(_instantiation U4 0 107 (_component dmx_64bit )
		(_port
			((ibus)(BUS176))
			((out_sel)(data_out_en))
			((obus1)(BUS68))
			((obus2)(data_out))
		)
		(_use (_entity . dmx_64bit)
			(_port
				((out_sel)(out_sel))
				((ibus)(ibus))
				((obus1)(obus1))
				((obus2)(obus2))
			)
		)
	)
	(_object
		(_port (_internal data_out_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal init_load_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal round_clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS147 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 76 (_architecture (_uni ))))
		(_signal (_internal BUS176 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 77 (_architecture (_uni ))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (ieee std_logic_1164 STD_ULOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000045 55 7671          1336545248358 sbox
(_unit VHDL (sbox 0 25 (sbox 0 32 ))
  (_version v38)
  (_time 1336545248357 2012.05.09 09:34:08)
  (_source (\./compile/sbox.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545248355)
    (_use )
  )
  (_component
    (sbox0
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (sbox1
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~136 0 45 (_entity (_out ))))
      )
    )
    (sbox2
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~138 0 50 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
    (sbox3
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1312 0 56 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1314 0 57 (_entity (_out ))))
      )
    )
    (sbox4
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
    (sbox5
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
    (sbox6
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (sbox7
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1328 0 80 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1330 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 89 (_component sbox0 )
    (_port
      ((din(3))(state_in(3)))
      ((din(2))(state_in(2)))
      ((din(1))(state_in(1)))
      ((din(0))(state_in(0)))
      ((dout(3))(state_out(3)))
      ((dout(2))(state_out(2)))
      ((dout(1))(state_out(1)))
      ((dout(0))(state_out(0)))
    )
  )
  (_instantiation U2 0 101 (_component sbox1 )
    (_port
      ((din(3))(state_in(7)))
      ((din(2))(state_in(6)))
      ((din(1))(state_in(5)))
      ((din(0))(state_in(4)))
      ((dout(3))(state_out(7)))
      ((dout(2))(state_out(6)))
      ((dout(1))(state_out(5)))
      ((dout(0))(state_out(4)))
    )
  )
  (_instantiation U3 0 113 (_component sbox2 )
    (_port
      ((din(3))(state_in(11)))
      ((din(2))(state_in(10)))
      ((din(1))(state_in(9)))
      ((din(0))(state_in(8)))
      ((dout(3))(state_out(11)))
      ((dout(2))(state_out(10)))
      ((dout(1))(state_out(9)))
      ((dout(0))(state_out(8)))
    )
  )
  (_instantiation U4 0 125 (_component sbox3 )
    (_port
      ((din(3))(state_in(15)))
      ((din(2))(state_in(14)))
      ((din(1))(state_in(13)))
      ((din(0))(state_in(12)))
      ((dout(3))(state_out(15)))
      ((dout(2))(state_out(14)))
      ((dout(1))(state_out(13)))
      ((dout(0))(state_out(12)))
    )
  )
  (_instantiation U5 0 137 (_component sbox4 )
    (_port
      ((din(3))(state_in(19)))
      ((din(2))(state_in(18)))
      ((din(1))(state_in(17)))
      ((din(0))(state_in(16)))
      ((dout(3))(state_out(19)))
      ((dout(2))(state_out(18)))
      ((dout(1))(state_out(17)))
      ((dout(0))(state_out(16)))
    )
  )
  (_instantiation U6 0 149 (_component sbox5 )
    (_port
      ((din(3))(state_in(23)))
      ((din(2))(state_in(22)))
      ((din(1))(state_in(21)))
      ((din(0))(state_in(20)))
      ((dout(3))(state_out(23)))
      ((dout(2))(state_out(22)))
      ((dout(1))(state_out(21)))
      ((dout(0))(state_out(20)))
    )
  )
  (_instantiation U7 0 161 (_component sbox6 )
    (_port
      ((din(3))(state_in(27)))
      ((din(2))(state_in(26)))
      ((din(1))(state_in(25)))
      ((din(0))(state_in(24)))
      ((dout(3))(state_out(27)))
      ((dout(2))(state_out(26)))
      ((dout(1))(state_out(25)))
      ((dout(0))(state_out(24)))
    )
  )
  (_instantiation U8 0 173 (_component sbox7 )
    (_port
      ((din(3))(state_in(31)))
      ((din(2))(state_in(30)))
      ((din(1))(state_in(29)))
      ((din(0))(state_in(28)))
      ((dout(3))(state_out(31)))
      ((dout(2))(state_out(30)))
      ((dout(1))(state_out(29)))
      ((dout(0))(state_out(28)))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1795          1336545278757 sbox0
(_unit VHDL (sbox0 0 17 (sbox0 0 24 ))
  (_version v38)
  (_time 1336545278757 2012.05.09 09:34:38)
  (_source (\./src/sboxes/sbox0.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545278755)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K1(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50463235 )
    (33751810 )
    (50528770 )
    (33751554 )
    (33686019 )
    (50528771 )
    (50463234 )
    (50529026 )
    (33751555 )
    (33686274 )
    (33751811 )
    (50529027 )
    (33686275 )
    (33686018 )
    (50463491 )
    (50463490 )
    (16843009 )
  )
  (_model . sbox0 1 -1
  )
)
I 000046 55 1795          1336545278976 sbox1
(_unit VHDL (sbox1 0 17 (sbox1 0 24 ))
  (_version v38)
  (_time 1336545278975 2012.05.09 09:34:38)
  (_source (\./src/sboxes/sbox1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545278974)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K2(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528770 )
    (50529026 )
    (33751811 )
    (50463235 )
    (33686019 )
    (33751555 )
    (50529027 )
    (33686018 )
    (50463490 )
    (33751554 )
    (33751810 )
    (33686275 )
    (50528771 )
    (33686274 )
    (50463491 )
    (50463234 )
    (16843009 )
  )
  (_model . sbox1 1 -1
  )
)
I 000046 55 1795          1336545279050 sbox2
(_unit VHDL (sbox2 0 17 (sbox2 0 24 ))
  (_version v38)
  (_time 1336545279049 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279048)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K3(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (33751811 )
    (33686274 )
    (33751810 )
    (33751554 )
    (50528771 )
    (50528770 )
    (50463491 )
    (33686019 )
    (33686275 )
    (50529027 )
    (50463490 )
    (33751555 )
    (33686018 )
    (50529026 )
    (50463234 )
    (50463235 )
    (16843009 )
  )
  (_model . sbox2 1 -1
  )
)
I 000046 55 1795          1336545279139 sbox3
(_unit VHDL (sbox3 0 17 (sbox3 0 24 ))
  (_version v38)
  (_time 1336545279138 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279137)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K4(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (33751811 )
    (50529026 )
    (33751555 )
    (33686275 )
    (50463491 )
    (50463234 )
    (50528770 )
    (50463235 )
    (33686018 )
    (33751554 )
    (50528771 )
    (33686274 )
    (50529027 )
    (33686019 )
    (50463490 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox3 1 -1
  )
)
I 000046 55 1795          1336545279233 sbox4
(_unit VHDL (sbox4 0 17 (sbox4 0 24 ))
  (_version v38)
  (_time 1336545279231 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279231)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K5(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528771 )
    (50463490 )
    (50463234 )
    (50463235 )
    (33686019 )
    (50463491 )
    (50529027 )
    (33686018 )
    (33751811 )
    (33686274 )
    (33751554 )
    (50528770 )
    (33686275 )
    (50529026 )
    (33751555 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox4 1 -1
  )
)
I 000046 55 1795          1336545279323 sbox5
(_unit VHDL (sbox5 0 17 (sbox5 0 24 ))
  (_version v38)
  (_time 1336545279321 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279321)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K6(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528770 )
    (33751555 )
    (50463491 )
    (33686275 )
    (50463234 )
    (33751554 )
    (33686018 )
    (50528771 )
    (50529026 )
    (50463490 )
    (50463235 )
    (33686274 )
    (33686019 )
    (50529027 )
    (33751811 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox5 1 -1
  )
)
I 000046 55 1795          1336545279452 sbox6
(_unit VHDL (sbox6 0 17 (sbox6 0 24 ))
  (_version v38)
  (_time 1336545279450 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279450)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K7(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50463234 )
    (50463491 )
    (33751554 )
    (50463235 )
    (50529026 )
    (33751555 )
    (33751810 )
    (33686018 )
    (33686019 )
    (33686275 )
    (33686274 )
    (50463490 )
    (50529027 )
    (50528770 )
    (50528771 )
    (33751811 )
    (16843009 )
  )
  (_model . sbox6 1 -1
  )
)
I 000046 55 1795          1336545279516 sbox7
(_unit VHDL (sbox7 0 17 (sbox7 0 24 ))
  (_version v38)
  (_time 1336545279515 2012.05.09 09:34:39)
  (_source (\./src/sboxes/sbox7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279514)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K8(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528771 )
    (33751555 )
    (50529027 )
    (50463490 )
    (33686018 )
    (33686275 )
    (33751811 )
    (33686019 )
    (33751810 )
    (33751554 )
    (50528770 )
    (50463235 )
    (50463234 )
    (50529026 )
    (50463491 )
    (33686274 )
    (16843009 )
  )
  (_model . sbox7 1 -1
  )
)
I 000045 55 7959          1336545289705 sbox
(_unit VHDL (sbox 0 25 (sbox 0 32 ))
  (_version v38)
  (_time 1336545289704 2012.05.09 09:34:49)
  (_source (\./compile/sbox.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545248355)
    (_use )
  )
  (_component
    (sbox0
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (sbox1
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~136 0 45 (_entity (_out ))))
      )
    )
    (sbox2
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~138 0 50 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
    (sbox3
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1312 0 56 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1314 0 57 (_entity (_out ))))
      )
    )
    (sbox4
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
    (sbox5
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
    (sbox6
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (sbox7
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1328 0 80 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1330 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 89 (_component sbox0 )
    (_port
      ((din(3))(state_in(3)))
      ((din(2))(state_in(2)))
      ((din(1))(state_in(1)))
      ((din(0))(state_in(0)))
      ((dout(3))(state_out(3)))
      ((dout(2))(state_out(2)))
      ((dout(1))(state_out(1)))
      ((dout(0))(state_out(0)))
    )
    (_use (_entity . sbox0)
    )
  )
  (_instantiation U2 0 101 (_component sbox1 )
    (_port
      ((din(3))(state_in(7)))
      ((din(2))(state_in(6)))
      ((din(1))(state_in(5)))
      ((din(0))(state_in(4)))
      ((dout(3))(state_out(7)))
      ((dout(2))(state_out(6)))
      ((dout(1))(state_out(5)))
      ((dout(0))(state_out(4)))
    )
    (_use (_entity . sbox1)
    )
  )
  (_instantiation U3 0 113 (_component sbox2 )
    (_port
      ((din(3))(state_in(11)))
      ((din(2))(state_in(10)))
      ((din(1))(state_in(9)))
      ((din(0))(state_in(8)))
      ((dout(3))(state_out(11)))
      ((dout(2))(state_out(10)))
      ((dout(1))(state_out(9)))
      ((dout(0))(state_out(8)))
    )
    (_use (_entity . sbox2)
    )
  )
  (_instantiation U4 0 125 (_component sbox3 )
    (_port
      ((din(3))(state_in(15)))
      ((din(2))(state_in(14)))
      ((din(1))(state_in(13)))
      ((din(0))(state_in(12)))
      ((dout(3))(state_out(15)))
      ((dout(2))(state_out(14)))
      ((dout(1))(state_out(13)))
      ((dout(0))(state_out(12)))
    )
    (_use (_entity . sbox3)
    )
  )
  (_instantiation U5 0 137 (_component sbox4 )
    (_port
      ((din(3))(state_in(19)))
      ((din(2))(state_in(18)))
      ((din(1))(state_in(17)))
      ((din(0))(state_in(16)))
      ((dout(3))(state_out(19)))
      ((dout(2))(state_out(18)))
      ((dout(1))(state_out(17)))
      ((dout(0))(state_out(16)))
    )
    (_use (_entity . sbox4)
    )
  )
  (_instantiation U6 0 149 (_component sbox5 )
    (_port
      ((din(3))(state_in(23)))
      ((din(2))(state_in(22)))
      ((din(1))(state_in(21)))
      ((din(0))(state_in(20)))
      ((dout(3))(state_out(23)))
      ((dout(2))(state_out(22)))
      ((dout(1))(state_out(21)))
      ((dout(0))(state_out(20)))
    )
    (_use (_entity . sbox5)
    )
  )
  (_instantiation U7 0 161 (_component sbox6 )
    (_port
      ((din(3))(state_in(27)))
      ((din(2))(state_in(26)))
      ((din(1))(state_in(25)))
      ((din(0))(state_in(24)))
      ((dout(3))(state_out(27)))
      ((dout(2))(state_out(26)))
      ((dout(1))(state_out(25)))
      ((dout(0))(state_out(24)))
    )
    (_use (_entity . sbox6)
    )
  )
  (_instantiation U8 0 173 (_component sbox7 )
    (_port
      ((din(3))(state_in(31)))
      ((din(2))(state_in(30)))
      ((din(1))(state_in(29)))
      ((din(0))(state_in(28)))
      ((dout(3))(state_out(31)))
      ((dout(2))(state_out(30)))
      ((dout(1))(state_out(29)))
      ((dout(0))(state_out(28)))
    )
    (_use (_entity . sbox7)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 1510          1336545374212 sum_mod2pw32_beh
(_unit VHDL (sum_mod2pw32 0 25 (sum_mod2pw32_beh 0 33 ))
  (_version v38)
  (_time 1336545374212 2012.05.09 09:36:14)
  (_source (\./src/sum_mod2in32.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545374207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp1 ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp2 ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal rslt ~std_logic_vector{31~downto~0}~124 0 29 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum_mod2pw32_beh 1 -1
  )
)
I 000046 55 1313          1336545382758 rol11
(_unit VHDL (rol11 0 17 (rol11 0 24 ))
  (_version v38)
  (_time 1336545382757 2012.05.09 09:36:22)
  (_source (\./src/rol11.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545382756)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{31~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{31~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((state_out)(state_in(d_20_0))(state_in(d_31_21))))(_target(1))(_sensitivity(0(d_31_21))(0(d_20_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rol11 1 -1
  )
)
I 000061 55 1486          1336545387311 xor_32bit_behavioral
(_unit VHDL (xor_32bit 0 17 (xor_32bit_behavioral 0 25 ))
  (_version v38)
  (_time 1336545387311 2012.05.09 09:36:27)
  (_source (\./src/xor_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545387309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp1 ~std_logic_vector{31~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp2 ~std_logic_vector{31~downto~0}~122 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal rslt ~std_logic_vector{31~downto~0}~124 0 21 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . xor_32bit_behavioral 1 -1
  )
)
I 000061 55 1673          1336545393919 mux_32bit_behavioral
(_unit VHDL (mux_32bit 0 17 (mux_32bit_behavioral 0 26 ))
  (_version v38)
  (_time 1336545393918 2012.05.09 09:36:33)
  (_source (\./src/mux_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545393917)
    (_use )
  )
  (_object
    (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bus1 ~std_logic_vector{31~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bus2 ~std_logic_vector{31~downto~0}~122 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bout ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_mux32(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . mux_32bit_behavioral 1 -1
  )
)
I 000050 55 1723          1336545401201 mux_64bit
(_unit VHDL (mux_64bit 0 17 (mux_64bit 0 26 ))
  (_version v38)
  (_time 1336545401200 2012.05.09 09:36:41)
  (_source (\./src/mux_64bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545401199)
    (_use )
  )
  (_object
    (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bus1 ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bus2 ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bout ~std_logic_vector{63~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_mux64(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . mux_64bit 1 -1
  )
)
I 000052 55 1344          1336545404865 latch_32bit
(_unit VHDL (latch_32bit 0 17 (latch_32bit 0 25 ))
  (_version v38)
  (_time 1336545404864 2012.05.09 09:36:44)
  (_source (\./src/latch_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545404862)
    (_use )
  )
  (_object
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal DI ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal DO ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_out ((_others(i 2)))))))
    (_process
      (latch64(_architecture 0 0 28 (_process (_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . latch_32bit 1 -1
  )
)
I 000050 55 2182          1336545408389 dmx_64bit
(_unit VHDL (dmx_64bit 0 17 (dmx_64bit 0 26 ))
  (_version v38)
  (_time 1336545408388 2012.05.09 09:36:48)
  (_source (\./src/dmx_64bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545408387)
    (_use )
  )
  (_object
    (_port (_internal out_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ibus ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal obus1 ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal obus2 ~std_logic_vector{63~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_dmx64(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
    (33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . dmx_64bit 1 -1
  )
)
I 000055 55 12999         1336545422319 round_function
(_unit VHDL (round_function 0 25 (round_function 0 34 ))
  (_version v38)
  (_time 1336545422318 2012.05.09 09:37:02)
  (_source (\./compile/round_function.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545422315)
    (_use )
  )
  (_component
    (sum_mod2pw32
      (_object
        (_port (_internal inp1 ~std_logic_vector{31~downto~0}~1314 0 60 (_entity (_in ))))
        (_port (_internal inp2 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal rslt ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_out ))))
      )
    )
    (sbox
      (_object
        (_port (_internal state_in ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_out ))))
      )
    )
    (rol11
      (_object
        (_port (_internal state_in ~std_logic_vector{31~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{31~downto~0}~138 0 49 (_entity (_out ))))
      )
    )
    (xor_32bit
      (_object
        (_port (_internal inp1 ~std_logic_vector{31~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal inp2 ~std_logic_vector{31~downto~0}~1322 0 68 (_entity (_in ))))
        (_port (_internal rslt ~std_logic_vector{31~downto~0}~1324 0 69 (_entity (_out ))))
      )
    )
    (mux_32bit
      (_object
        (_port (_internal bus1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal bus2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal bout ~std_logic_vector{31~downto~0}~134 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 84 (_component sum_mod2pw32 )
    (_port
      ((inp1)(round_key))
      ((inp2(31))(state_in(31)))
      ((inp2(30))(state_in(30)))
      ((inp2(29))(state_in(29)))
      ((inp2(28))(state_in(28)))
      ((inp2(27))(state_in(27)))
      ((inp2(26))(state_in(26)))
      ((inp2(25))(state_in(25)))
      ((inp2(24))(state_in(24)))
      ((inp2(23))(state_in(23)))
      ((inp2(22))(state_in(22)))
      ((inp2(21))(state_in(21)))
      ((inp2(20))(state_in(20)))
      ((inp2(19))(state_in(19)))
      ((inp2(18))(state_in(18)))
      ((inp2(17))(state_in(17)))
      ((inp2(16))(state_in(16)))
      ((inp2(15))(state_in(15)))
      ((inp2(14))(state_in(14)))
      ((inp2(13))(state_in(13)))
      ((inp2(12))(state_in(12)))
      ((inp2(11))(state_in(11)))
      ((inp2(10))(state_in(10)))
      ((inp2(9))(state_in(9)))
      ((inp2(8))(state_in(8)))
      ((inp2(7))(state_in(7)))
      ((inp2(6))(state_in(6)))
      ((inp2(5))(state_in(5)))
      ((inp2(4))(state_in(4)))
      ((inp2(3))(state_in(3)))
      ((inp2(2))(state_in(2)))
      ((inp2(1))(state_in(1)))
      ((inp2(0))(state_in(0)))
      ((rslt)(BUS68))
    )
    (_use (_entity . sum_mod2pw32)
    )
  )
  (_instantiation U2 0 122 (_component sbox )
    (_port
      ((state_in)(BUS68))
      ((state_out)(BUS72))
    )
    (_use (_entity . sbox)
    )
  )
  (_instantiation U3 0 128 (_component rol11 )
    (_port
      ((state_in)(BUS72))
      ((state_out)(BUS138))
    )
    (_use (_entity . rol11)
    )
  )
  (_instantiation U4 0 134 (_component xor_32bit )
    (_port
      ((inp1)(BUS138))
      ((inp2(31))(state_in(63)))
      ((inp2(30))(state_in(62)))
      ((inp2(29))(state_in(61)))
      ((inp2(28))(state_in(60)))
      ((inp2(27))(state_in(59)))
      ((inp2(26))(state_in(58)))
      ((inp2(25))(state_in(57)))
      ((inp2(24))(state_in(56)))
      ((inp2(23))(state_in(55)))
      ((inp2(22))(state_in(54)))
      ((inp2(21))(state_in(53)))
      ((inp2(20))(state_in(52)))
      ((inp2(19))(state_in(51)))
      ((inp2(18))(state_in(50)))
      ((inp2(17))(state_in(49)))
      ((inp2(16))(state_in(48)))
      ((inp2(15))(state_in(47)))
      ((inp2(14))(state_in(46)))
      ((inp2(13))(state_in(45)))
      ((inp2(12))(state_in(44)))
      ((inp2(11))(state_in(43)))
      ((inp2(10))(state_in(42)))
      ((inp2(9))(state_in(41)))
      ((inp2(8))(state_in(40)))
      ((inp2(7))(state_in(39)))
      ((inp2(6))(state_in(38)))
      ((inp2(5))(state_in(37)))
      ((inp2(4))(state_in(36)))
      ((inp2(3))(state_in(35)))
      ((inp2(2))(state_in(34)))
      ((inp2(1))(state_in(33)))
      ((inp2(0))(state_in(32)))
      ((rslt)(BUS226))
    )
    (_use (_entity . xor_32bit)
    )
  )
  (_instantiation U5 0 172 (_component mux_32bit )
    (_port
      ((bus1)(BUS226))
      ((bus2(31))(state_in(31)))
      ((bus2(30))(state_in(30)))
      ((bus2(29))(state_in(29)))
      ((bus2(28))(state_in(28)))
      ((bus2(27))(state_in(27)))
      ((bus2(26))(state_in(26)))
      ((bus2(25))(state_in(25)))
      ((bus2(24))(state_in(24)))
      ((bus2(23))(state_in(23)))
      ((bus2(22))(state_in(22)))
      ((bus2(21))(state_in(21)))
      ((bus2(20))(state_in(20)))
      ((bus2(19))(state_in(19)))
      ((bus2(18))(state_in(18)))
      ((bus2(17))(state_in(17)))
      ((bus2(16))(state_in(16)))
      ((bus2(15))(state_in(15)))
      ((bus2(14))(state_in(14)))
      ((bus2(13))(state_in(13)))
      ((bus2(12))(state_in(12)))
      ((bus2(11))(state_in(11)))
      ((bus2(10))(state_in(10)))
      ((bus2(9))(state_in(9)))
      ((bus2(8))(state_in(8)))
      ((bus2(7))(state_in(7)))
      ((bus2(6))(state_in(6)))
      ((bus2(5))(state_in(5)))
      ((bus2(4))(state_in(4)))
      ((bus2(3))(state_in(3)))
      ((bus2(2))(state_in(2)))
      ((bus2(1))(state_in(1)))
      ((bus2(0))(state_in(0)))
      ((bus_sel)(last_round_en))
      ((bout(31))(state_out(31)))
      ((bout(30))(state_out(30)))
      ((bout(29))(state_out(29)))
      ((bout(28))(state_out(28)))
      ((bout(27))(state_out(27)))
      ((bout(26))(state_out(26)))
      ((bout(25))(state_out(25)))
      ((bout(24))(state_out(24)))
      ((bout(23))(state_out(23)))
      ((bout(22))(state_out(22)))
      ((bout(21))(state_out(21)))
      ((bout(20))(state_out(20)))
      ((bout(19))(state_out(19)))
      ((bout(18))(state_out(18)))
      ((bout(17))(state_out(17)))
      ((bout(16))(state_out(16)))
      ((bout(15))(state_out(15)))
      ((bout(14))(state_out(14)))
      ((bout(13))(state_out(13)))
      ((bout(12))(state_out(12)))
      ((bout(11))(state_out(11)))
      ((bout(10))(state_out(10)))
      ((bout(9))(state_out(9)))
      ((bout(8))(state_out(8)))
      ((bout(7))(state_out(7)))
      ((bout(6))(state_out(6)))
      ((bout(5))(state_out(5)))
      ((bout(4))(state_out(4)))
      ((bout(3))(state_out(3)))
      ((bout(2))(state_out(2)))
      ((bout(1))(state_out(1)))
      ((bout(0))(state_out(0)))
    )
    (_use (_entity . mux_32bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_instantiation U6 0 242 (_component mux_32bit )
    (_port
      ((bus1(31))(state_in(31)))
      ((bus1(30))(state_in(30)))
      ((bus1(29))(state_in(29)))
      ((bus1(28))(state_in(28)))
      ((bus1(27))(state_in(27)))
      ((bus1(26))(state_in(26)))
      ((bus1(25))(state_in(25)))
      ((bus1(24))(state_in(24)))
      ((bus1(23))(state_in(23)))
      ((bus1(22))(state_in(22)))
      ((bus1(21))(state_in(21)))
      ((bus1(20))(state_in(20)))
      ((bus1(19))(state_in(19)))
      ((bus1(18))(state_in(18)))
      ((bus1(17))(state_in(17)))
      ((bus1(16))(state_in(16)))
      ((bus1(15))(state_in(15)))
      ((bus1(14))(state_in(14)))
      ((bus1(13))(state_in(13)))
      ((bus1(12))(state_in(12)))
      ((bus1(11))(state_in(11)))
      ((bus1(10))(state_in(10)))
      ((bus1(9))(state_in(9)))
      ((bus1(8))(state_in(8)))
      ((bus1(7))(state_in(7)))
      ((bus1(6))(state_in(6)))
      ((bus1(5))(state_in(5)))
      ((bus1(4))(state_in(4)))
      ((bus1(3))(state_in(3)))
      ((bus1(2))(state_in(2)))
      ((bus1(1))(state_in(1)))
      ((bus1(0))(state_in(0)))
      ((bus2)(BUS226))
      ((bus_sel)(last_round_en))
      ((bout(31))(state_out(63)))
      ((bout(30))(state_out(62)))
      ((bout(29))(state_out(61)))
      ((bout(28))(state_out(60)))
      ((bout(27))(state_out(59)))
      ((bout(26))(state_out(58)))
      ((bout(25))(state_out(57)))
      ((bout(24))(state_out(56)))
      ((bout(23))(state_out(55)))
      ((bout(22))(state_out(54)))
      ((bout(21))(state_out(53)))
      ((bout(20))(state_out(52)))
      ((bout(19))(state_out(51)))
      ((bout(18))(state_out(50)))
      ((bout(17))(state_out(49)))
      ((bout(16))(state_out(48)))
      ((bout(15))(state_out(47)))
      ((bout(14))(state_out(46)))
      ((bout(13))(state_out(45)))
      ((bout(12))(state_out(44)))
      ((bout(11))(state_out(43)))
      ((bout(10))(state_out(42)))
      ((bout(9))(state_out(41)))
      ((bout(8))(state_out(40)))
      ((bout(7))(state_out(39)))
      ((bout(6))(state_out(38)))
      ((bout(5))(state_out(37)))
      ((bout(4))(state_out(36)))
      ((bout(3))(state_out(35)))
      ((bout(2))(state_out(34)))
      ((bout(1))(state_out(33)))
      ((bout(0))(state_out(32)))
    )
    (_use (_entity . mux_32bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_object
    (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal round_key ~std_logic_vector{31~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{63~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{63~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS138 ~std_logic_vector{31~downto~0}~1326 0 75 (_architecture (_uni ))))
    (_signal (_internal BUS226 ~std_logic_vector{31~downto~0}~1326 0 76 (_architecture (_uni ))))
    (_signal (_internal BUS68 ~std_logic_vector{31~downto~0}~1326 0 77 (_architecture (_uni ))))
    (_signal (_internal BUS72 ~std_logic_vector{31~downto~0}~1326 0 78 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 6543          1336545427265 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
  (_version v38)
  (_time 1336545427264 2012.05.09 09:37:07)
  (_source (\./compile/basic_cypher.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545427262)
    (_use )
  )
  (_component
    (mux_64bit
      (_object
        (_port (_internal bus1 ~std_logic_vector{63~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal bus2 ~std_logic_vector{63~downto~0}~1312 0 59 (_entity (_in ))))
        (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal bout ~std_logic_vector{63~downto~0}~1314 0 61 (_entity (_out ))))
      )
    )
    (latch_32bit
      (_object
        (_port (_internal DI ~std_logic_vector{63~downto~0}~136 0 51 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal DO ~std_logic_vector{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
      )
    )
    (round_function
      (_object
        (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal round_key ~std_logic_vector{31~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal state_in ~std_logic_vector{63~downto~0}~1316 0 68 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{63~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
    (dmx_64bit
      (_object
        (_port (_internal ibus ~std_logic_vector{63~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal out_sel ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal obus1 ~std_logic_vector{63~downto~0}~132 0 45 (_entity (_out ))))
        (_port (_internal obus2 ~std_logic_vector{63~downto~0}~134 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 84 (_component mux_64bit )
    (_port
      ((bus1)(BUS113))
      ((bus2)(data_in))
      ((bus_sel)(init_load_en))
      ((bout)(BUS147))
    )
    (_use (_entity . mux_64bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_instantiation U2 0 92 (_component latch_32bit )
    (_port
      ((DI)(BUS147))
      ((WE)(round_clk))
      ((DO)(BUS176))
    )
    (_use (_entity . latch_32bit)
      (_port
        ((WE)(WE))
        ((DI)(DI))
        ((DO)(DO))
      )
    )
  )
  (_instantiation U3 0 99 (_component round_function )
    (_port
      ((last_round_en)(last_round_en))
      ((round_key)(round_key))
      ((state_in)(BUS68))
      ((state_out)(BUS113))
    )
    (_use (_entity . round_function)
    )
  )
  (_instantiation U4 0 107 (_component dmx_64bit )
    (_port
      ((ibus)(BUS176))
      ((out_sel)(data_out_en))
      ((obus1)(BUS68))
      ((obus2)(data_out))
    )
    (_use (_entity . dmx_64bit)
      (_port
        ((out_sel)(out_sel))
        ((ibus)(ibus))
        ((obus1)(obus1))
        ((obus2)(obus2))
      )
    )
  )
  (_object
    (_port (_internal data_out_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal init_load_en ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal round_clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal round_key ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS113 ~std_logic_vector{63~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal BUS147 ~std_logic_vector{63~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{63~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal BUS68 ~std_logic_vector{63~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1795          1336557709683 sbox0
(_unit VHDL (sbox0 0 17 (sbox0 0 24 ))
  (_version v38)
  (_time 1336557709682 2012.05.09 13:01:49)
  (_source (\./src/sboxes/sbox0.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545278755)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K1(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50463235 )
    (33751810 )
    (50528770 )
    (33751554 )
    (33686019 )
    (50528771 )
    (50463234 )
    (50529026 )
    (33751555 )
    (33686274 )
    (33751811 )
    (50529027 )
    (33686275 )
    (33686018 )
    (50463491 )
    (50463490 )
    (16843009 )
  )
  (_model . sbox0 1 -1
  )
)
I 000046 55 1795          1336557710097 sbox1
(_unit VHDL (sbox1 0 17 (sbox1 0 24 ))
  (_version v38)
  (_time 1336557710096 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545278974)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K2(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528770 )
    (50529026 )
    (33751811 )
    (50463235 )
    (33686019 )
    (33751555 )
    (50529027 )
    (33686018 )
    (50463490 )
    (33751554 )
    (33751810 )
    (33686275 )
    (50528771 )
    (33686274 )
    (50463491 )
    (50463234 )
    (16843009 )
  )
  (_model . sbox1 1 -1
  )
)
I 000046 55 1795          1336557710154 sbox2
(_unit VHDL (sbox2 0 17 (sbox2 0 24 ))
  (_version v38)
  (_time 1336557710153 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279048)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K3(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (33751811 )
    (33686274 )
    (33751810 )
    (33751554 )
    (50528771 )
    (50528770 )
    (50463491 )
    (33686019 )
    (33686275 )
    (50529027 )
    (50463490 )
    (33751555 )
    (33686018 )
    (50529026 )
    (50463234 )
    (50463235 )
    (16843009 )
  )
  (_model . sbox2 1 -1
  )
)
I 000046 55 1795          1336557710214 sbox3
(_unit VHDL (sbox3 0 17 (sbox3 0 24 ))
  (_version v38)
  (_time 1336557710214 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279137)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K4(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (33751811 )
    (50529026 )
    (33751555 )
    (33686275 )
    (50463491 )
    (50463234 )
    (50528770 )
    (50463235 )
    (33686018 )
    (33751554 )
    (50528771 )
    (33686274 )
    (50529027 )
    (33686019 )
    (50463490 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox3 1 -1
  )
)
I 000046 55 1795          1336557710287 sbox4
(_unit VHDL (sbox4 0 17 (sbox4 0 24 ))
  (_version v38)
  (_time 1336557710287 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279231)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K5(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528771 )
    (50463490 )
    (50463234 )
    (50463235 )
    (33686019 )
    (50463491 )
    (50529027 )
    (33686018 )
    (33751811 )
    (33686274 )
    (33751554 )
    (50528770 )
    (33686275 )
    (50529026 )
    (33751555 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox4 1 -1
  )
)
I 000046 55 1795          1336557710348 sbox5
(_unit VHDL (sbox5 0 17 (sbox5 0 24 ))
  (_version v38)
  (_time 1336557710347 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279321)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K6(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528770 )
    (33751555 )
    (50463491 )
    (33686275 )
    (50463234 )
    (33751554 )
    (33686018 )
    (50528771 )
    (50529026 )
    (50463490 )
    (50463235 )
    (33686274 )
    (33686019 )
    (50529027 )
    (33751811 )
    (33751810 )
    (16843009 )
  )
  (_model . sbox5 1 -1
  )
)
I 000046 55 1795          1336557710405 sbox6
(_unit VHDL (sbox6 0 17 (sbox6 0 24 ))
  (_version v38)
  (_time 1336557710404 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279450)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K7(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50463234 )
    (50463491 )
    (33751554 )
    (50463235 )
    (50529026 )
    (33751555 )
    (33751810 )
    (33686018 )
    (33686019 )
    (33686275 )
    (33686274 )
    (50463490 )
    (50529027 )
    (50528770 )
    (50528771 )
    (33751811 )
    (16843009 )
  )
  (_model . sbox6 1 -1
  )
)
I 000046 55 1795          1336557710464 sbox7
(_unit VHDL (sbox7 0 17 (sbox7 0 24 ))
  (_version v38)
  (_time 1336557710463 2012.05.09 13:01:50)
  (_source (\./src/sboxes/sbox7.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545279514)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal din ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dout ~std_logic_vector{3~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (K8(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 )
    (50463234 )
    (33751554 )
    (50528770 )
    (33686274 )
    (50463490 )
    (33751810 )
    (50529026 )
    (33686019 )
    (50463235 )
    (33751555 )
    (50528771 )
    (33686275 )
    (50463491 )
    (33751811 )
    (50529027 )
    (50528771 )
    (33751555 )
    (50529027 )
    (50463490 )
    (33686018 )
    (33686275 )
    (33751811 )
    (33686019 )
    (33751810 )
    (33751554 )
    (50528770 )
    (50463235 )
    (50463234 )
    (50529026 )
    (50463491 )
    (33686274 )
    (16843009 )
  )
  (_model . sbox7 1 -1
  )
)
I 000045 55 7959          1336557710526 sbox
(_unit VHDL (sbox 0 25 (sbox 0 32 ))
  (_version v38)
  (_time 1336557710525 2012.05.09 13:01:50)
  (_source (\./compile/sbox.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545248355)
    (_use )
  )
  (_component
    (sbox0
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (sbox1
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~136 0 45 (_entity (_out ))))
      )
    )
    (sbox2
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~138 0 50 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
    (sbox3
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1312 0 56 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1314 0 57 (_entity (_out ))))
      )
    )
    (sbox4
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
    (sbox5
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
    (sbox6
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (sbox7
      (_object
        (_port (_internal din ~std_logic_vector{3~downto~0}~1328 0 80 (_entity (_in ))))
        (_port (_internal dout ~std_logic_vector{3~downto~0}~1330 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 89 (_component sbox0 )
    (_port
      ((din(3))(state_in(3)))
      ((din(2))(state_in(2)))
      ((din(1))(state_in(1)))
      ((din(0))(state_in(0)))
      ((dout(3))(state_out(3)))
      ((dout(2))(state_out(2)))
      ((dout(1))(state_out(1)))
      ((dout(0))(state_out(0)))
    )
    (_use (_entity . sbox0)
    )
  )
  (_instantiation U2 0 101 (_component sbox1 )
    (_port
      ((din(3))(state_in(7)))
      ((din(2))(state_in(6)))
      ((din(1))(state_in(5)))
      ((din(0))(state_in(4)))
      ((dout(3))(state_out(7)))
      ((dout(2))(state_out(6)))
      ((dout(1))(state_out(5)))
      ((dout(0))(state_out(4)))
    )
    (_use (_entity . sbox1)
    )
  )
  (_instantiation U3 0 113 (_component sbox2 )
    (_port
      ((din(3))(state_in(11)))
      ((din(2))(state_in(10)))
      ((din(1))(state_in(9)))
      ((din(0))(state_in(8)))
      ((dout(3))(state_out(11)))
      ((dout(2))(state_out(10)))
      ((dout(1))(state_out(9)))
      ((dout(0))(state_out(8)))
    )
    (_use (_entity . sbox2)
    )
  )
  (_instantiation U4 0 125 (_component sbox3 )
    (_port
      ((din(3))(state_in(15)))
      ((din(2))(state_in(14)))
      ((din(1))(state_in(13)))
      ((din(0))(state_in(12)))
      ((dout(3))(state_out(15)))
      ((dout(2))(state_out(14)))
      ((dout(1))(state_out(13)))
      ((dout(0))(state_out(12)))
    )
    (_use (_entity . sbox3)
    )
  )
  (_instantiation U5 0 137 (_component sbox4 )
    (_port
      ((din(3))(state_in(19)))
      ((din(2))(state_in(18)))
      ((din(1))(state_in(17)))
      ((din(0))(state_in(16)))
      ((dout(3))(state_out(19)))
      ((dout(2))(state_out(18)))
      ((dout(1))(state_out(17)))
      ((dout(0))(state_out(16)))
    )
    (_use (_entity . sbox4)
    )
  )
  (_instantiation U6 0 149 (_component sbox5 )
    (_port
      ((din(3))(state_in(23)))
      ((din(2))(state_in(22)))
      ((din(1))(state_in(21)))
      ((din(0))(state_in(20)))
      ((dout(3))(state_out(23)))
      ((dout(2))(state_out(22)))
      ((dout(1))(state_out(21)))
      ((dout(0))(state_out(20)))
    )
    (_use (_entity . sbox5)
    )
  )
  (_instantiation U7 0 161 (_component sbox6 )
    (_port
      ((din(3))(state_in(27)))
      ((din(2))(state_in(26)))
      ((din(1))(state_in(25)))
      ((din(0))(state_in(24)))
      ((dout(3))(state_out(27)))
      ((dout(2))(state_out(26)))
      ((dout(1))(state_out(25)))
      ((dout(0))(state_out(24)))
    )
    (_use (_entity . sbox6)
    )
  )
  (_instantiation U8 0 173 (_component sbox7 )
    (_port
      ((din(3))(state_in(31)))
      ((din(2))(state_in(30)))
      ((din(1))(state_in(29)))
      ((din(0))(state_in(28)))
      ((dout(3))(state_out(31)))
      ((dout(2))(state_out(30)))
      ((dout(1))(state_out(29)))
      ((dout(0))(state_out(28)))
    )
    (_use (_entity . sbox7)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 1510          1336557710551 sum_mod2pw32_beh
(_unit VHDL (sum_mod2pw32 0 25 (sum_mod2pw32_beh 0 33 ))
  (_version v38)
  (_time 1336557710551 2012.05.09 13:01:50)
  (_source (\./src/sum_mod2in32.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545374207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp1 ~std_logic_vector{31~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp2 ~std_logic_vector{31~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal rslt ~std_logic_vector{31~downto~0}~124 0 29 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum_mod2pw32_beh 1 -1
  )
)
I 000046 55 1313          1336557710628 rol11
(_unit VHDL (rol11 0 17 (rol11 0 24 ))
  (_version v38)
  (_time 1336557710627 2012.05.09 13:01:50)
  (_source (\./src/rol11.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545382756)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{31~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{31~downto~0}~122 0 20 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((state_out)(state_in(d_20_0))(state_in(d_31_21))))(_target(1))(_sensitivity(0(d_31_21))(0(d_20_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . rol11 1 -1
  )
)
I 000055 55 12999         1336557710687 round_function
(_unit VHDL (round_function 0 25 (round_function 0 34 ))
  (_version v38)
  (_time 1336557710686 2012.05.09 13:01:50)
  (_source (\./compile/round_function.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545422315)
    (_use )
  )
  (_component
    (sum_mod2pw32
      (_object
        (_port (_internal inp1 ~std_logic_vector{31~downto~0}~1314 0 60 (_entity (_in ))))
        (_port (_internal inp2 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal rslt ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_out ))))
      )
    )
    (sbox
      (_object
        (_port (_internal state_in ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_out ))))
      )
    )
    (rol11
      (_object
        (_port (_internal state_in ~std_logic_vector{31~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{31~downto~0}~138 0 49 (_entity (_out ))))
      )
    )
    (xor_32bit
      (_object
        (_port (_internal inp1 ~std_logic_vector{31~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal inp2 ~std_logic_vector{31~downto~0}~1322 0 68 (_entity (_in ))))
        (_port (_internal rslt ~std_logic_vector{31~downto~0}~1324 0 69 (_entity (_out ))))
      )
    )
    (mux_32bit
      (_object
        (_port (_internal bus1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal bus2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal bout ~std_logic_vector{31~downto~0}~134 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 84 (_component sum_mod2pw32 )
    (_port
      ((inp1)(round_key))
      ((inp2(31))(state_in(31)))
      ((inp2(30))(state_in(30)))
      ((inp2(29))(state_in(29)))
      ((inp2(28))(state_in(28)))
      ((inp2(27))(state_in(27)))
      ((inp2(26))(state_in(26)))
      ((inp2(25))(state_in(25)))
      ((inp2(24))(state_in(24)))
      ((inp2(23))(state_in(23)))
      ((inp2(22))(state_in(22)))
      ((inp2(21))(state_in(21)))
      ((inp2(20))(state_in(20)))
      ((inp2(19))(state_in(19)))
      ((inp2(18))(state_in(18)))
      ((inp2(17))(state_in(17)))
      ((inp2(16))(state_in(16)))
      ((inp2(15))(state_in(15)))
      ((inp2(14))(state_in(14)))
      ((inp2(13))(state_in(13)))
      ((inp2(12))(state_in(12)))
      ((inp2(11))(state_in(11)))
      ((inp2(10))(state_in(10)))
      ((inp2(9))(state_in(9)))
      ((inp2(8))(state_in(8)))
      ((inp2(7))(state_in(7)))
      ((inp2(6))(state_in(6)))
      ((inp2(5))(state_in(5)))
      ((inp2(4))(state_in(4)))
      ((inp2(3))(state_in(3)))
      ((inp2(2))(state_in(2)))
      ((inp2(1))(state_in(1)))
      ((inp2(0))(state_in(0)))
      ((rslt)(BUS68))
    )
    (_use (_entity . sum_mod2pw32)
    )
  )
  (_instantiation U2 0 122 (_component sbox )
    (_port
      ((state_in)(BUS68))
      ((state_out)(BUS72))
    )
    (_use (_entity . sbox)
    )
  )
  (_instantiation U3 0 128 (_component rol11 )
    (_port
      ((state_in)(BUS72))
      ((state_out)(BUS138))
    )
    (_use (_entity . rol11)
    )
  )
  (_instantiation U4 0 134 (_component xor_32bit )
    (_port
      ((inp1)(BUS138))
      ((inp2(31))(state_in(63)))
      ((inp2(30))(state_in(62)))
      ((inp2(29))(state_in(61)))
      ((inp2(28))(state_in(60)))
      ((inp2(27))(state_in(59)))
      ((inp2(26))(state_in(58)))
      ((inp2(25))(state_in(57)))
      ((inp2(24))(state_in(56)))
      ((inp2(23))(state_in(55)))
      ((inp2(22))(state_in(54)))
      ((inp2(21))(state_in(53)))
      ((inp2(20))(state_in(52)))
      ((inp2(19))(state_in(51)))
      ((inp2(18))(state_in(50)))
      ((inp2(17))(state_in(49)))
      ((inp2(16))(state_in(48)))
      ((inp2(15))(state_in(47)))
      ((inp2(14))(state_in(46)))
      ((inp2(13))(state_in(45)))
      ((inp2(12))(state_in(44)))
      ((inp2(11))(state_in(43)))
      ((inp2(10))(state_in(42)))
      ((inp2(9))(state_in(41)))
      ((inp2(8))(state_in(40)))
      ((inp2(7))(state_in(39)))
      ((inp2(6))(state_in(38)))
      ((inp2(5))(state_in(37)))
      ((inp2(4))(state_in(36)))
      ((inp2(3))(state_in(35)))
      ((inp2(2))(state_in(34)))
      ((inp2(1))(state_in(33)))
      ((inp2(0))(state_in(32)))
      ((rslt)(BUS226))
    )
    (_use (_entity . xor_32bit)
    )
  )
  (_instantiation U5 0 172 (_component mux_32bit )
    (_port
      ((bus1)(BUS226))
      ((bus2(31))(state_in(31)))
      ((bus2(30))(state_in(30)))
      ((bus2(29))(state_in(29)))
      ((bus2(28))(state_in(28)))
      ((bus2(27))(state_in(27)))
      ((bus2(26))(state_in(26)))
      ((bus2(25))(state_in(25)))
      ((bus2(24))(state_in(24)))
      ((bus2(23))(state_in(23)))
      ((bus2(22))(state_in(22)))
      ((bus2(21))(state_in(21)))
      ((bus2(20))(state_in(20)))
      ((bus2(19))(state_in(19)))
      ((bus2(18))(state_in(18)))
      ((bus2(17))(state_in(17)))
      ((bus2(16))(state_in(16)))
      ((bus2(15))(state_in(15)))
      ((bus2(14))(state_in(14)))
      ((bus2(13))(state_in(13)))
      ((bus2(12))(state_in(12)))
      ((bus2(11))(state_in(11)))
      ((bus2(10))(state_in(10)))
      ((bus2(9))(state_in(9)))
      ((bus2(8))(state_in(8)))
      ((bus2(7))(state_in(7)))
      ((bus2(6))(state_in(6)))
      ((bus2(5))(state_in(5)))
      ((bus2(4))(state_in(4)))
      ((bus2(3))(state_in(3)))
      ((bus2(2))(state_in(2)))
      ((bus2(1))(state_in(1)))
      ((bus2(0))(state_in(0)))
      ((bus_sel)(last_round_en))
      ((bout(31))(state_out(31)))
      ((bout(30))(state_out(30)))
      ((bout(29))(state_out(29)))
      ((bout(28))(state_out(28)))
      ((bout(27))(state_out(27)))
      ((bout(26))(state_out(26)))
      ((bout(25))(state_out(25)))
      ((bout(24))(state_out(24)))
      ((bout(23))(state_out(23)))
      ((bout(22))(state_out(22)))
      ((bout(21))(state_out(21)))
      ((bout(20))(state_out(20)))
      ((bout(19))(state_out(19)))
      ((bout(18))(state_out(18)))
      ((bout(17))(state_out(17)))
      ((bout(16))(state_out(16)))
      ((bout(15))(state_out(15)))
      ((bout(14))(state_out(14)))
      ((bout(13))(state_out(13)))
      ((bout(12))(state_out(12)))
      ((bout(11))(state_out(11)))
      ((bout(10))(state_out(10)))
      ((bout(9))(state_out(9)))
      ((bout(8))(state_out(8)))
      ((bout(7))(state_out(7)))
      ((bout(6))(state_out(6)))
      ((bout(5))(state_out(5)))
      ((bout(4))(state_out(4)))
      ((bout(3))(state_out(3)))
      ((bout(2))(state_out(2)))
      ((bout(1))(state_out(1)))
      ((bout(0))(state_out(0)))
    )
    (_use (_entity . mux_32bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_instantiation U6 0 242 (_component mux_32bit )
    (_port
      ((bus1(31))(state_in(31)))
      ((bus1(30))(state_in(30)))
      ((bus1(29))(state_in(29)))
      ((bus1(28))(state_in(28)))
      ((bus1(27))(state_in(27)))
      ((bus1(26))(state_in(26)))
      ((bus1(25))(state_in(25)))
      ((bus1(24))(state_in(24)))
      ((bus1(23))(state_in(23)))
      ((bus1(22))(state_in(22)))
      ((bus1(21))(state_in(21)))
      ((bus1(20))(state_in(20)))
      ((bus1(19))(state_in(19)))
      ((bus1(18))(state_in(18)))
      ((bus1(17))(state_in(17)))
      ((bus1(16))(state_in(16)))
      ((bus1(15))(state_in(15)))
      ((bus1(14))(state_in(14)))
      ((bus1(13))(state_in(13)))
      ((bus1(12))(state_in(12)))
      ((bus1(11))(state_in(11)))
      ((bus1(10))(state_in(10)))
      ((bus1(9))(state_in(9)))
      ((bus1(8))(state_in(8)))
      ((bus1(7))(state_in(7)))
      ((bus1(6))(state_in(6)))
      ((bus1(5))(state_in(5)))
      ((bus1(4))(state_in(4)))
      ((bus1(3))(state_in(3)))
      ((bus1(2))(state_in(2)))
      ((bus1(1))(state_in(1)))
      ((bus1(0))(state_in(0)))
      ((bus2)(BUS226))
      ((bus_sel)(last_round_en))
      ((bout(31))(state_out(63)))
      ((bout(30))(state_out(62)))
      ((bout(29))(state_out(61)))
      ((bout(28))(state_out(60)))
      ((bout(27))(state_out(59)))
      ((bout(26))(state_out(58)))
      ((bout(25))(state_out(57)))
      ((bout(24))(state_out(56)))
      ((bout(23))(state_out(55)))
      ((bout(22))(state_out(54)))
      ((bout(21))(state_out(53)))
      ((bout(20))(state_out(52)))
      ((bout(19))(state_out(51)))
      ((bout(18))(state_out(50)))
      ((bout(17))(state_out(49)))
      ((bout(16))(state_out(48)))
      ((bout(15))(state_out(47)))
      ((bout(14))(state_out(46)))
      ((bout(13))(state_out(45)))
      ((bout(12))(state_out(44)))
      ((bout(11))(state_out(43)))
      ((bout(10))(state_out(42)))
      ((bout(9))(state_out(41)))
      ((bout(8))(state_out(40)))
      ((bout(7))(state_out(39)))
      ((bout(6))(state_out(38)))
      ((bout(5))(state_out(37)))
      ((bout(4))(state_out(36)))
      ((bout(3))(state_out(35)))
      ((bout(2))(state_out(34)))
      ((bout(1))(state_out(33)))
      ((bout(0))(state_out(32)))
    )
    (_use (_entity . mux_32bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_object
    (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal round_key ~std_logic_vector{31~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal state_in ~std_logic_vector{63~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal state_out ~std_logic_vector{63~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS138 ~std_logic_vector{31~downto~0}~1326 0 75 (_architecture (_uni ))))
    (_signal (_internal BUS226 ~std_logic_vector{31~downto~0}~1326 0 76 (_architecture (_uni ))))
    (_signal (_internal BUS68 ~std_logic_vector{31~downto~0}~1326 0 77 (_architecture (_uni ))))
    (_signal (_internal BUS72 ~std_logic_vector{31~downto~0}~1326 0 78 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000061 55 1486          1336557710705 xor_32bit_behavioral
(_unit VHDL (xor_32bit 0 17 (xor_32bit_behavioral 0 25 ))
  (_version v38)
  (_time 1336557710704 2012.05.09 13:01:50)
  (_source (\./src/xor_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545387309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp1 ~std_logic_vector{31~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal inp2 ~std_logic_vector{31~downto~0}~122 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal rslt ~std_logic_vector{31~downto~0}~124 0 21 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . xor_32bit_behavioral 1 -1
  )
)
I 000061 55 1673          1336557710763 mux_32bit_behavioral
(_unit VHDL (mux_32bit 0 17 (mux_32bit_behavioral 0 26 ))
  (_version v38)
  (_time 1336557710762 2012.05.09 13:01:50)
  (_source (\./src/mux_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545393917)
    (_use )
  )
  (_object
    (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bus1 ~std_logic_vector{31~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bus2 ~std_logic_vector{31~downto~0}~122 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal bout ~std_logic_vector{31~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_mux32(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . mux_32bit_behavioral 1 -1
  )
)
I 000053 55 6543          1336557710823 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
  (_version v38)
  (_time 1336557710822 2012.05.09 13:01:50)
  (_source (\./compile/basic_cypher.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545427262)
    (_use )
  )
  (_component
    (mux_64bit
      (_object
        (_port (_internal bus1 ~std_logic_vector{63~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal bus2 ~std_logic_vector{63~downto~0}~1312 0 59 (_entity (_in ))))
        (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal bout ~std_logic_vector{63~downto~0}~1314 0 61 (_entity (_out ))))
      )
    )
    (latch_32bit
      (_object
        (_port (_internal DI ~std_logic_vector{63~downto~0}~136 0 51 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal DO ~std_logic_vector{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
      )
    )
    (round_function
      (_object
        (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal round_key ~std_logic_vector{31~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal state_in ~std_logic_vector{63~downto~0}~1316 0 68 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{63~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
    (dmx_64bit
      (_object
        (_port (_internal ibus ~std_logic_vector{63~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal out_sel ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal obus1 ~std_logic_vector{63~downto~0}~132 0 45 (_entity (_out ))))
        (_port (_internal obus2 ~std_logic_vector{63~downto~0}~134 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 84 (_component mux_64bit )
    (_port
      ((bus1)(BUS113))
      ((bus2)(data_in))
      ((bus_sel)(init_load_en))
      ((bout)(BUS147))
    )
    (_use (_entity . mux_64bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_instantiation U2 0 92 (_component latch_32bit )
    (_port
      ((DI)(BUS147))
      ((WE)(round_clk))
      ((DO)(BUS176))
    )
    (_use (_entity . latch_32bit)
      (_port
        ((WE)(WE))
        ((DI)(DI))
        ((DO)(DO))
      )
    )
  )
  (_instantiation U3 0 99 (_component round_function )
    (_port
      ((last_round_en)(last_round_en))
      ((round_key)(round_key))
      ((state_in)(BUS68))
      ((state_out)(BUS113))
    )
    (_use (_entity . round_function)
    )
  )
  (_instantiation U4 0 107 (_component dmx_64bit )
    (_port
      ((ibus)(BUS176))
      ((out_sel)(data_out_en))
      ((obus1)(BUS68))
      ((obus2)(data_out))
    )
    (_use (_entity . dmx_64bit)
      (_port
        ((out_sel)(out_sel))
        ((ibus)(ibus))
        ((obus1)(obus1))
        ((obus2)(obus2))
      )
    )
  )
  (_object
    (_port (_internal data_out_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal init_load_en ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal round_clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal round_key ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS113 ~std_logic_vector{63~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal BUS147 ~std_logic_vector{63~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{63~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal BUS68 ~std_logic_vector{63~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1723          1336557710832 mux_64bit
(_unit VHDL (mux_64bit 0 17 (mux_64bit 0 26 ))
  (_version v38)
  (_time 1336557710831 2012.05.09 13:01:50)
  (_source (\./src/mux_64bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545401199)
    (_use )
  )
  (_object
    (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bus1 ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bus2 ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal bout ~std_logic_vector{63~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_mux64(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . mux_64bit 1 -1
  )
)
I 000052 55 1344          1336557710891 latch_32bit
(_unit VHDL (latch_32bit 0 17 (latch_32bit 0 25 ))
  (_version v38)
  (_time 1336557710890 2012.05.09 13:01:50)
  (_source (\./src/latch_32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545404862)
    (_use )
  )
  (_object
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal DI ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal DO ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_out ((_others(i 2)))))))
    (_process
      (latch64(_architecture 0 0 28 (_process (_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . latch_32bit 1 -1
  )
)
I 000050 55 2182          1336557710959 dmx_64bit
(_unit VHDL (dmx_64bit 0 17 (dmx_64bit 0 26 ))
  (_version v38)
  (_time 1336557710958 2012.05.09 13:01:50)
  (_source (\./src/dmx_64bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545408387)
    (_use )
  )
  (_object
    (_port (_internal out_sel ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ibus ~std_logic_vector{63~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal obus1 ~std_logic_vector{63~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal obus2 ~std_logic_vector{63~downto~0}~124 0 22 (_entity (_out ))))
    (_process
      (bus_dmx64(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
    (33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
    (16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
  )
  (_model . dmx_64bit 1 -1
  )
)
I 000053 55 6543          1336629524429 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
  (_version v38)
  (_time 1336629524428 2012.05.10 08:58:44)
  (_source (\./compile/basic_cypher.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1336545427262)
    (_use )
  )
  (_component
    (mux_64bit
      (_object
        (_port (_internal bus1 ~std_logic_vector{63~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal bus2 ~std_logic_vector{63~downto~0}~1312 0 59 (_entity (_in ))))
        (_port (_internal bus_sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal bout ~std_logic_vector{63~downto~0}~1314 0 61 (_entity (_out ))))
      )
    )
    (latch_32bit
      (_object
        (_port (_internal DI ~std_logic_vector{63~downto~0}~136 0 51 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal DO ~std_logic_vector{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
      )
    )
    (round_function
      (_object
        (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal round_key ~std_logic_vector{31~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal state_in ~std_logic_vector{63~downto~0}~1316 0 68 (_entity (_in ))))
        (_port (_internal state_out ~std_logic_vector{63~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
    (dmx_64bit
      (_object
        (_port (_internal ibus ~std_logic_vector{63~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal out_sel ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal obus1 ~std_logic_vector{63~downto~0}~132 0 45 (_entity (_out ))))
        (_port (_internal obus2 ~std_logic_vector{63~downto~0}~134 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 84 (_component mux_64bit )
    (_port
      ((bus1)(BUS113))
      ((bus2)(data_in))
      ((bus_sel)(init_load_en))
      ((bout)(BUS147))
    )
    (_use (_entity . mux_64bit)
      (_port
        ((bus_sel)(bus_sel))
        ((bus1)(bus1))
        ((bus2)(bus2))
        ((bout)(bout))
      )
    )
  )
  (_instantiation U2 0 92 (_component latch_32bit )
    (_port
      ((DI)(BUS147))
      ((WE)(round_clk))
      ((DO)(BUS176))
    )
    (_use (_entity . latch_32bit)
      (_port
        ((WE)(WE))
        ((DI)(DI))
        ((DO)(DO))
      )
    )
  )
  (_instantiation U3 0 99 (_component round_function )
    (_port
      ((last_round_en)(last_round_en))
      ((round_key)(round_key))
      ((state_in)(BUS68))
      ((state_out)(BUS113))
    )
    (_use (_entity . round_function)
    )
  )
  (_instantiation U4 0 107 (_component dmx_64bit )
    (_port
      ((ibus)(BUS176))
      ((out_sel)(data_out_en))
      ((obus1)(BUS68))
      ((obus2)(data_out))
    )
    (_use (_entity . dmx_64bit)
      (_port
        ((out_sel)(out_sel))
        ((ibus)(ibus))
        ((obus1)(obus1))
        ((obus2)(obus2))
      )
    )
  )
  (_object
    (_port (_internal data_out_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal init_load_en ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal last_round_en ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal round_clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal round_key ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS113 ~std_logic_vector{63~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal BUS147 ~std_logic_vector{63~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{63~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal BUS68 ~std_logic_vector{63~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000046 55 1324          1633288643477 sbox0
(_unit VHDL (sbox0 0 17 (sbox0 0 24 ))
	(_version v98)
	(_time 1633288643478 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox0.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d281d480d285d0c5d8d4c28980d4d0d484d5dad1d2)
	(_entity
		(_time 1633288643475)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K1(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463235 )
		(33751810 )
		(50528770 )
		(33751554 )
		(33686019 )
		(50528771 )
		(50463234 )
		(50529026 )
		(33751555 )
		(33686274 )
		(33751811 )
		(50529027 )
		(33686275 )
		(33686018 )
		(50463491 )
		(50463490 )
		(16843009 )
	)
	(_model . sbox0 1 -1
	)
)
V 000046 55 1324          1633288643569 sbox1
(_unit VHDL (sbox1 0 17 (sbox1 0 24 ))
	(_version v98)
	(_time 1633288643570 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7c2a2b7b782d3825293e747d292d297928272c2e)
	(_entity
		(_time 1633288643553)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K2(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528770 )
		(50529026 )
		(33751811 )
		(50463235 )
		(33686019 )
		(33751555 )
		(50529027 )
		(33686018 )
		(50463490 )
		(33751554 )
		(33751810 )
		(33686275 )
		(50528771 )
		(33686274 )
		(50463491 )
		(50463234 )
		(16843009 )
	)
	(_model . sbox1 1 -1
	)
)
V 000046 55 1324          1633288643665 sbox2
(_unit VHDL (sbox2 0 17 (sbox2 0 24 ))
	(_version v98)
	(_time 1633288643666 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8dde8883dbda8f9a878b9fd6df8b8f8bdb8a858e8f)
	(_entity
		(_time 1633288643663)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K3(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 )
		(33686274 )
		(33751810 )
		(33751554 )
		(50528771 )
		(50528770 )
		(50463491 )
		(33686019 )
		(33686275 )
		(50529027 )
		(50463490 )
		(33751555 )
		(33686018 )
		(50529026 )
		(50463234 )
		(50463235 )
		(16843009 )
	)
	(_model . sbox2 1 -1
	)
)
V 000046 55 1324          1633288643772 sbox3
(_unit VHDL (sbox3 0 17 (sbox3 0 24 ))
	(_version v98)
	(_time 1633288643773 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faa9ffaaa9adf8edf0fce9a1a8fcf8fcacfdf2f9f9)
	(_entity
		(_time 1633288643757)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K4(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 )
		(50529026 )
		(33751555 )
		(33686275 )
		(50463491 )
		(50463234 )
		(50528770 )
		(50463235 )
		(33686018 )
		(33751554 )
		(50528771 )
		(33686274 )
		(50529027 )
		(33686019 )
		(50463490 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox3 1 -1
	)
)
V 000046 55 1324          1633288643866 sbox4
(_unit VHDL (sbox4 0 17 (sbox4 0 24 ))
	(_version v98)
	(_time 1633288643867 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580b5c5b520f5a4f525e4c030a5e5a5e0e5f505b5c)
	(_entity
		(_time 1633288643850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K5(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528771 )
		(50463490 )
		(50463234 )
		(50463235 )
		(33686019 )
		(50463491 )
		(50529027 )
		(33686018 )
		(33751811 )
		(33686274 )
		(33751554 )
		(50528770 )
		(33686275 )
		(50529026 )
		(33751555 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox4 1 -1
	)
)
V 000046 55 1324          1633288643977 sbox5
(_unit VHDL (sbox5 0 17 (sbox5 0 24 ))
	(_version v98)
	(_time 1633288643978 2021.10.03 22:17:23)
	(_source (\./src/sboxes/sbox5.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c695c293c291c4d1ccc0d39d94c0c4c090c1cec5c3)
	(_entity
		(_time 1633288643975)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K6(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528770 )
		(33751555 )
		(50463491 )
		(33686275 )
		(50463234 )
		(33751554 )
		(33686018 )
		(50528771 )
		(50529026 )
		(50463490 )
		(50463235 )
		(33686274 )
		(33686019 )
		(50529027 )
		(33751811 )
		(33751810 )
		(16843009 )
	)
	(_model . sbox5 1 -1
	)
)
V 000046 55 1324          1633288644055 sbox6
(_unit VHDL (sbox6 0 17 (sbox6 0 24 ))
	(_version v98)
	(_time 1633288644056 2021.10.03 22:17:24)
	(_source (\./src/sboxes/sbox6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14471f13124316031e12024f4612161242131c1712)
	(_entity
		(_time 1633288644053)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K7(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463234 )
		(50463491 )
		(33751554 )
		(50463235 )
		(50529026 )
		(33751555 )
		(33751810 )
		(33686018 )
		(33686019 )
		(33686275 )
		(33686274 )
		(50463490 )
		(50529027 )
		(50528770 )
		(50528771 )
		(33751811 )
		(16843009 )
	)
	(_model . sbox6 1 -1
	)
)
V 000046 55 1324          1633288644180 sbox7
(_unit VHDL (sbox7 0 17 (sbox7 0 24 ))
	(_version v98)
	(_time 1633288644181 2021.10.03 22:17:24)
	(_source (\./src/sboxes/sbox7.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3abf7a2f7a2b7aaa6b7fbf2a6a2a6f6a7a8a3a7)
	(_entity
		(_time 1633288644178)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(K8(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528771 )
		(33751555 )
		(50529027 )
		(50463490 )
		(33686018 )
		(33686275 )
		(33751811 )
		(33686019 )
		(33751810 )
		(33751554 )
		(50528770 )
		(50463235 )
		(50463234 )
		(50529026 )
		(50463491 )
		(33686274 )
		(16843009 )
	)
	(_model . sbox7 1 -1
	)
)
V 000045 55 7989          1633288644305 sbox
(_unit VHDL (sbox 0 25 (sbox 0 32 ))
	(_version v98)
	(_time 1633288644306 2021.10.03 22:17:24)
	(_source (\./compile/sbox.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5d040859590c19570c1d545d08580906090d080c)
	(_entity
		(_time 1633288644303)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sbox0
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_entity (_out ))))
			)
		)
		(sbox1
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~134 0 44 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~136 0 45 (_entity (_out ))))
			)
		)
		(sbox2
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~138 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_entity (_out ))))
			)
		)
		(sbox3
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_entity (_out ))))
			)
		)
		(sbox4
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 63 (_entity (_out ))))
			)
		)
		(sbox5
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 69 (_entity (_out ))))
			)
		)
		(sbox6
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(sbox7
			(_object
				(_port (_internal din ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 89 (_component sbox0 )
		(_port
			((din(3))(state_in(3)))
			((din(2))(state_in(2)))
			((din(1))(state_in(1)))
			((din(0))(state_in(0)))
			((dout(3))(state_out(3)))
			((dout(2))(state_out(2)))
			((dout(1))(state_out(1)))
			((dout(0))(state_out(0)))
		)
		(_use (_entity . sbox0)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U2 0 101 (_component sbox1 )
		(_port
			((din(3))(state_in(7)))
			((din(2))(state_in(6)))
			((din(1))(state_in(5)))
			((din(0))(state_in(4)))
			((dout(3))(state_out(7)))
			((dout(2))(state_out(6)))
			((dout(1))(state_out(5)))
			((dout(0))(state_out(4)))
		)
		(_use (_entity . sbox1)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U3 0 113 (_component sbox2 )
		(_port
			((din(3))(state_in(11)))
			((din(2))(state_in(10)))
			((din(1))(state_in(9)))
			((din(0))(state_in(8)))
			((dout(3))(state_out(11)))
			((dout(2))(state_out(10)))
			((dout(1))(state_out(9)))
			((dout(0))(state_out(8)))
		)
		(_use (_entity . sbox2)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U4 0 125 (_component sbox3 )
		(_port
			((din(3))(state_in(15)))
			((din(2))(state_in(14)))
			((din(1))(state_in(13)))
			((din(0))(state_in(12)))
			((dout(3))(state_out(15)))
			((dout(2))(state_out(14)))
			((dout(1))(state_out(13)))
			((dout(0))(state_out(12)))
		)
		(_use (_entity . sbox3)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U5 0 137 (_component sbox4 )
		(_port
			((din(3))(state_in(19)))
			((din(2))(state_in(18)))
			((din(1))(state_in(17)))
			((din(0))(state_in(16)))
			((dout(3))(state_out(19)))
			((dout(2))(state_out(18)))
			((dout(1))(state_out(17)))
			((dout(0))(state_out(16)))
		)
		(_use (_entity . sbox4)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U6 0 149 (_component sbox5 )
		(_port
			((din(3))(state_in(23)))
			((din(2))(state_in(22)))
			((din(1))(state_in(21)))
			((din(0))(state_in(20)))
			((dout(3))(state_out(23)))
			((dout(2))(state_out(22)))
			((dout(1))(state_out(21)))
			((dout(0))(state_out(20)))
		)
		(_use (_entity . sbox5)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U7 0 161 (_component sbox6 )
		(_port
			((din(3))(state_in(27)))
			((din(2))(state_in(26)))
			((din(1))(state_in(25)))
			((din(0))(state_in(24)))
			((dout(3))(state_out(27)))
			((dout(2))(state_out(26)))
			((dout(1))(state_out(25)))
			((dout(0))(state_out(24)))
		)
		(_use (_entity . sbox6)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_instantiation U8 0 173 (_component sbox7 )
		(_port
			((din(3))(state_in(31)))
			((din(2))(state_in(30)))
			((din(1))(state_in(29)))
			((din(0))(state_in(28)))
			((dout(3))(state_out(31)))
			((dout(2))(state_out(30)))
			((dout(1))(state_out(29)))
			((dout(0))(state_out(28)))
		)
		(_use (_entity . sbox7)
			(_port
				((din)(din))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000057 55 1369          1633288644334 sum_mod2pw32_beh
(_unit VHDL (sum_mod2pw32 0 25 (sum_mod2pw32_beh 0 33 ))
	(_version v98)
	(_time 1633288644335 2021.10.03 22:17:24)
	(_source (\./src/sum_mod2in32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2d7e27287c7a2d387a2a69772a2b292e2f2a2d2a2a)
	(_entity
		(_time 1633288644319)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~124 0 29 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . sum_mod2pw32_beh 1 -1
	)
)
V 000046 55 1150          1633288644415 rol11
(_unit VHDL (rol11 0 17 (rol11 0 24 ))
	(_version v98)
	(_time 1633288644416 2021.10.03 22:17:24)
	(_source (\./src/rol11.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b28707a7f2c7c687a2e6a20287d2d7d28787a787a)
	(_entity
		(_time 1633288644413)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((state_out)(state_in(d_20_0))(state_in(d_31_21))))(_target(1))(_sensitivity(0(d_31_21))(0(d_20_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rol11 1 -1
	)
)
V 000055 55 12724         1633288644522 round_function
(_unit VHDL (round_function 0 25 (round_function 0 34 ))
	(_version v98)
	(_time 1633288644523 2021.10.03 22:17:24)
	(_source (\./compile/round_function.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bbe3bbb6beb9febdefeee9aeb2bfefedeebdeeebefec)
	(_entity
		(_time 1633288644507)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sum_mod2pw32
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_entity (_out ))))
			)
		)
		(sbox
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_entity (_out ))))
			)
		)
		(rol11
			(_object
				(_port (_internal state_in ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_entity (_out ))))
			)
		)
		(xor_32bit
			(_object
				(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_entity (_in ))))
				(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_entity (_in ))))
				(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_entity (_out ))))
			)
		)
		(mux_32bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component sum_mod2pw32 )
		(_port
			((inp1)(round_key))
			((inp2(31))(state_in(31)))
			((inp2(30))(state_in(30)))
			((inp2(29))(state_in(29)))
			((inp2(28))(state_in(28)))
			((inp2(27))(state_in(27)))
			((inp2(26))(state_in(26)))
			((inp2(25))(state_in(25)))
			((inp2(24))(state_in(24)))
			((inp2(23))(state_in(23)))
			((inp2(22))(state_in(22)))
			((inp2(21))(state_in(21)))
			((inp2(20))(state_in(20)))
			((inp2(19))(state_in(19)))
			((inp2(18))(state_in(18)))
			((inp2(17))(state_in(17)))
			((inp2(16))(state_in(16)))
			((inp2(15))(state_in(15)))
			((inp2(14))(state_in(14)))
			((inp2(13))(state_in(13)))
			((inp2(12))(state_in(12)))
			((inp2(11))(state_in(11)))
			((inp2(10))(state_in(10)))
			((inp2(9))(state_in(9)))
			((inp2(8))(state_in(8)))
			((inp2(7))(state_in(7)))
			((inp2(6))(state_in(6)))
			((inp2(5))(state_in(5)))
			((inp2(4))(state_in(4)))
			((inp2(3))(state_in(3)))
			((inp2(2))(state_in(2)))
			((inp2(1))(state_in(1)))
			((inp2(0))(state_in(0)))
			((rslt)(BUS68))
		)
		(_use (_entity . sum_mod2pw32)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U2 0 122 (_component sbox )
		(_port
			((state_in)(BUS68))
			((state_out)(BUS72))
		)
		(_use (_entity . sbox)
		)
	)
	(_instantiation U3 0 128 (_component rol11 )
		(_port
			((state_in)(BUS72))
			((state_out)(BUS138))
		)
		(_use (_entity . rol11)
		)
	)
	(_instantiation U4 0 134 (_component xor_32bit )
		(_port
			((inp1)(BUS138))
			((inp2(31))(state_in(63)))
			((inp2(30))(state_in(62)))
			((inp2(29))(state_in(61)))
			((inp2(28))(state_in(60)))
			((inp2(27))(state_in(59)))
			((inp2(26))(state_in(58)))
			((inp2(25))(state_in(57)))
			((inp2(24))(state_in(56)))
			((inp2(23))(state_in(55)))
			((inp2(22))(state_in(54)))
			((inp2(21))(state_in(53)))
			((inp2(20))(state_in(52)))
			((inp2(19))(state_in(51)))
			((inp2(18))(state_in(50)))
			((inp2(17))(state_in(49)))
			((inp2(16))(state_in(48)))
			((inp2(15))(state_in(47)))
			((inp2(14))(state_in(46)))
			((inp2(13))(state_in(45)))
			((inp2(12))(state_in(44)))
			((inp2(11))(state_in(43)))
			((inp2(10))(state_in(42)))
			((inp2(9))(state_in(41)))
			((inp2(8))(state_in(40)))
			((inp2(7))(state_in(39)))
			((inp2(6))(state_in(38)))
			((inp2(5))(state_in(37)))
			((inp2(4))(state_in(36)))
			((inp2(3))(state_in(35)))
			((inp2(2))(state_in(34)))
			((inp2(1))(state_in(33)))
			((inp2(0))(state_in(32)))
			((rslt)(BUS226))
		)
		(_use (_entity . xor_32bit)
			(_port
				((inp1)(inp1))
				((inp2)(inp2))
				((rslt)(rslt))
			)
		)
	)
	(_instantiation U5 0 172 (_component mux_32bit )
		(_port
			((bus1)(BUS226))
			((bus2(31))(state_in(31)))
			((bus2(30))(state_in(30)))
			((bus2(29))(state_in(29)))
			((bus2(28))(state_in(28)))
			((bus2(27))(state_in(27)))
			((bus2(26))(state_in(26)))
			((bus2(25))(state_in(25)))
			((bus2(24))(state_in(24)))
			((bus2(23))(state_in(23)))
			((bus2(22))(state_in(22)))
			((bus2(21))(state_in(21)))
			((bus2(20))(state_in(20)))
			((bus2(19))(state_in(19)))
			((bus2(18))(state_in(18)))
			((bus2(17))(state_in(17)))
			((bus2(16))(state_in(16)))
			((bus2(15))(state_in(15)))
			((bus2(14))(state_in(14)))
			((bus2(13))(state_in(13)))
			((bus2(12))(state_in(12)))
			((bus2(11))(state_in(11)))
			((bus2(10))(state_in(10)))
			((bus2(9))(state_in(9)))
			((bus2(8))(state_in(8)))
			((bus2(7))(state_in(7)))
			((bus2(6))(state_in(6)))
			((bus2(5))(state_in(5)))
			((bus2(4))(state_in(4)))
			((bus2(3))(state_in(3)))
			((bus2(2))(state_in(2)))
			((bus2(1))(state_in(1)))
			((bus2(0))(state_in(0)))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(31)))
			((bout(30))(state_out(30)))
			((bout(29))(state_out(29)))
			((bout(28))(state_out(28)))
			((bout(27))(state_out(27)))
			((bout(26))(state_out(26)))
			((bout(25))(state_out(25)))
			((bout(24))(state_out(24)))
			((bout(23))(state_out(23)))
			((bout(22))(state_out(22)))
			((bout(21))(state_out(21)))
			((bout(20))(state_out(20)))
			((bout(19))(state_out(19)))
			((bout(18))(state_out(18)))
			((bout(17))(state_out(17)))
			((bout(16))(state_out(16)))
			((bout(15))(state_out(15)))
			((bout(14))(state_out(14)))
			((bout(13))(state_out(13)))
			((bout(12))(state_out(12)))
			((bout(11))(state_out(11)))
			((bout(10))(state_out(10)))
			((bout(9))(state_out(9)))
			((bout(8))(state_out(8)))
			((bout(7))(state_out(7)))
			((bout(6))(state_out(6)))
			((bout(5))(state_out(5)))
			((bout(4))(state_out(4)))
			((bout(3))(state_out(3)))
			((bout(2))(state_out(2)))
			((bout(1))(state_out(1)))
			((bout(0))(state_out(0)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U6 0 242 (_component mux_32bit )
		(_port
			((bus1(31))(state_in(31)))
			((bus1(30))(state_in(30)))
			((bus1(29))(state_in(29)))
			((bus1(28))(state_in(28)))
			((bus1(27))(state_in(27)))
			((bus1(26))(state_in(26)))
			((bus1(25))(state_in(25)))
			((bus1(24))(state_in(24)))
			((bus1(23))(state_in(23)))
			((bus1(22))(state_in(22)))
			((bus1(21))(state_in(21)))
			((bus1(20))(state_in(20)))
			((bus1(19))(state_in(19)))
			((bus1(18))(state_in(18)))
			((bus1(17))(state_in(17)))
			((bus1(16))(state_in(16)))
			((bus1(15))(state_in(15)))
			((bus1(14))(state_in(14)))
			((bus1(13))(state_in(13)))
			((bus1(12))(state_in(12)))
			((bus1(11))(state_in(11)))
			((bus1(10))(state_in(10)))
			((bus1(9))(state_in(9)))
			((bus1(8))(state_in(8)))
			((bus1(7))(state_in(7)))
			((bus1(6))(state_in(6)))
			((bus1(5))(state_in(5)))
			((bus1(4))(state_in(4)))
			((bus1(3))(state_in(3)))
			((bus1(2))(state_in(2)))
			((bus1(1))(state_in(1)))
			((bus1(0))(state_in(0)))
			((bus2)(BUS226))
			((bus_sel)(last_round_en))
			((bout(31))(state_out(63)))
			((bout(30))(state_out(62)))
			((bout(29))(state_out(61)))
			((bout(28))(state_out(60)))
			((bout(27))(state_out(59)))
			((bout(26))(state_out(58)))
			((bout(25))(state_out(57)))
			((bout(24))(state_out(56)))
			((bout(23))(state_out(55)))
			((bout(22))(state_out(54)))
			((bout(21))(state_out(53)))
			((bout(20))(state_out(52)))
			((bout(19))(state_out(51)))
			((bout(18))(state_out(50)))
			((bout(17))(state_out(49)))
			((bout(16))(state_out(48)))
			((bout(15))(state_out(47)))
			((bout(14))(state_out(46)))
			((bout(13))(state_out(45)))
			((bout(12))(state_out(44)))
			((bout(11))(state_out(43)))
			((bout(10))(state_out(42)))
			((bout(9))(state_out(41)))
			((bout(8))(state_out(40)))
			((bout(7))(state_out(39)))
			((bout(6))(state_out(38)))
			((bout(5))(state_out(37)))
			((bout(4))(state_out(36)))
			((bout(3))(state_out(35)))
			((bout(2))(state_out(34)))
			((bout(1))(state_out(33)))
			((bout(0))(state_out(32)))
		)
		(_use (_entity . mux_32bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_object
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS138 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS226 ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS72 ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000061 55 1319          1633288644538 xor_32bit_behavioral
(_unit VHDL (xor_32bit 0 17 (xor_32bit_behavioral 0 25 ))
	(_version v98)
	(_time 1633288644539 2021.10.03 22:17:24)
	(_source (\./src/xor_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8abf9a8a6aeaeedaffbeba7abfefafef1fffcfff0)
	(_entity
		(_time 1633288644526)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inp2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rslt ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . xor_32bit_behavioral 1 -1
	)
)
V 000061 55 1500          1633288644602 mux_32bit_behavioral
(_unit VHDL (mux_32bit 0 17 (mux_32bit_behavioral 0 26 ))
	(_version v98)
	(_time 1633288644603 2021.10.03 22:17:24)
	(_source (\./src/mux_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3765323335616b22603d2468643135313e30333163)
	(_entity
		(_time 1633288644600)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bus2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal bout ~STD_LOGIC_VECTOR{31~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_mux32(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . mux_32bit_behavioral 1 -1
	)
)
V 000053 55 6683          1633288644727 basic_cypher
(_unit VHDL (basic_cypher 0 25 (basic_cypher 0 37 ))
	(_version v98)
	(_time 1633288644728 2021.10.03 22:17:24)
	(_source (\./compile/basic_cypher.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e6e7e0b1e2e3a2b8e4a7edb3b2b7b3bdb3b4b2bc)
	(_entity
		(_time 1633288644725)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux_64bit
			(_object
				(_port (_internal bus1 ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal bus2 ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal bout ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_entity (_out ))))
			)
		)
		(latch_32bit
			(_object
				(_port (_internal DI ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_entity (_out ((_others(i 2)))))))
			)
		)
		(round_function
			(_object
				(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal state_in ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal state_out ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
		(dmx_64bit
			(_object
				(_port (_internal ibus ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_entity (_in ))))
				(_port (_internal out_sel ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal obus1 ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal obus2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 84 (_component mux_64bit )
		(_port
			((bus1)(BUS113))
			((bus2)(data_in))
			((bus_sel)(init_load_en))
			((bout)(BUS147))
		)
		(_use (_entity . mux_64bit)
			(_port
				((bus_sel)(bus_sel))
				((bus1)(bus1))
				((bus2)(bus2))
				((bout)(bout))
			)
		)
	)
	(_instantiation U2 0 92 (_component latch_32bit )
		(_port
			((DI)(BUS147))
			((WE)(round_clk))
			((DO)(BUS176))
		)
		(_use (_entity . latch_32bit)
			(_port
				((WE)(WE))
				((DI)(DI))
				((DO)(DO))
			)
		)
	)
	(_instantiation U3 0 99 (_component round_function )
		(_port
			((last_round_en)(last_round_en))
			((round_key)(round_key))
			((state_in)(BUS68))
			((state_out)(BUS113))
		)
		(_use (_entity . round_function)
		)
	)
	(_instantiation U4 0 107 (_component dmx_64bit )
		(_port
			((ibus)(BUS176))
			((out_sel)(data_out_en))
			((obus1)(BUS68))
			((obus2)(data_out))
		)
		(_use (_entity . dmx_64bit)
			(_port
				((out_sel)(out_sel))
				((ibus)(ibus))
				((obus1)(obus1))
				((obus2)(obus2))
			)
		)
	)
	(_object
		(_port (_internal data_out_en ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal init_load_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal last_round_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal round_clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal round_key ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS147 ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS176 ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal BUS68 ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 78 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000050 55 1550          1633288644743 mux_64bit
(_unit VHDL (mux_64bit 0 17 (mux_64bit 0 26 ))
	(_version v98)
	(_time 1633288644744 2021.10.03 22:17:24)
	(_source (\./src/mux_64bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c391c697c5959fd694c9d59c96c5c1c5cac4c7c597)
	(_entity
		(_time 1633288644741)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bus1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bus2 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal bout ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_mux64(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . mux_64bit 1 -1
	)
)
V 000052 55 1200          1633288644837 latch_32bit
(_unit VHDL (latch_32bit 0 17 (latch_32bit 0 25 ))
	(_version v98)
	(_time 1633288644838 2021.10.03 22:17:24)
	(_source (\./src/latch_32bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 316330343167612733302968363232323337333738)
	(_entity
		(_time 1633288644835)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_out ((_others(i 2)))))))
		(_process
			(latch64(_architecture 0 0 28 (_process (_target(2))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . latch_32bit 1 -1
	)
)
V 000050 55 2003          1633288644975 dmx_64bit
(_unit VHDL (dmx_64bit 0 17 (dmx_64bit 0 26 ))
	(_version v98)
	(_time 1633288644976 2021.10.03 22:17:24)
	(_source (\./src/dmx_64bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefcf8f9aff8f2bbf9fcb8f1fba8aca8a7a9aaa8aa)
	(_entity
		(_time 1633288644944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal out_sel ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ibus ~STD_LOGIC_VECTOR{63~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal obus1 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal obus2 ~STD_LOGIC_VECTOR{63~downto~0}~124 0 22 (_entity (_out ))))
		(_process
			(bus_dmx64(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009 )
	)
	(_model . dmx_64bit 1 -1
	)
)
