# Conducting a Functional Simulation Experiment with RISC-V Core : `Verilog Netlist` and `Testbench`, and Observing Waveform
