	component pwm is
		port (
			clk_clk                           : in  std_logic                    := 'X';             -- clk
			entree_external_connection_export : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n                     : in  std_logic                    := 'X';             -- reset_n
			sortie_external_connection_export : out std_logic_vector(7 downto 0)                     -- export
		);
	end component pwm;

