--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 354 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.942ns.
--------------------------------------------------------------------------------
Slack:                  17.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y28.SR       net (fanout=9)        1.936   M_reset_cond_out
    SLICE_X8Y28.CLK      Tsrck                 0.428   myCount/M_flip_q[24]
                                                       myCount/M_flip_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.953ns logic, 1.936ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  17.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=9)        1.749   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.470   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.995ns logic, 1.749ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.715 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y33.D2      net (fanout=9)        1.945   M_reset_cond_out
    SLICE_X11Y33.CLK     Tas                   0.264   out_0_OBUF
                                                       M_state_q_rstpot
                                                       M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.789ns logic, 1.945ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  17.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=9)        1.749   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.461   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.986ns logic, 1.749ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  17.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=9)        1.749   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.450   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.975ns logic, 1.749ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  17.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=9)        1.749   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.428   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.953ns logic, 1.749ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  17.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=9)        1.555   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.470   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.995ns logic, 1.555ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=9)        1.555   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.461   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.986ns logic, 1.555ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  17.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=9)        1.555   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.450   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.975ns logic, 1.555ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  17.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y26.SR       net (fanout=9)        1.555   M_reset_cond_out
    SLICE_X8Y26.CLK      Tsrck                 0.428   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.953ns logic, 1.555ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  17.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=9)        1.361   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.470   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.995ns logic, 1.361ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  17.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=9)        1.361   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.461   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.986ns logic, 1.361ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  17.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=9)        1.361   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.450   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.975ns logic, 1.361ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  17.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y25.SR       net (fanout=9)        1.361   M_reset_cond_out
    SLICE_X8Y25.CLK      Tsrck                 0.428   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.953ns logic, 1.361ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  17.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.313   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  17.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.322 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[23]
    SLICE_X8Y28.CLK      Tcinck                0.213   myCount/M_flip_q[24]
                                                       myCount/Mcount_M_flip_q_xor<24>
                                                       myCount/M_flip_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.677ns logic, 0.553ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack:                  17.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.303   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.272   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.643ns logic, 0.550ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack:                  17.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.163ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y24.SR       net (fanout=9)        1.168   M_reset_cond_out
    SLICE_X8Y24.CLK      Tsrck                 0.470   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.995ns logic, 1.168ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  17.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y24.SR       net (fanout=9)        1.168   M_reset_cond_out
    SLICE_X8Y24.CLK      Tsrck                 0.461   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.986ns logic, 1.168ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  17.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y24.SR       net (fanout=9)        1.168   M_reset_cond_out
    SLICE_X8Y24.CLK      Tsrck                 0.450   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.975ns logic, 1.168ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  17.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.CLK      Tcinck                0.313   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
                                                       myCount/M_flip_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_4 (FF)
  Destination:          myCount/M_flip_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.320 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_4 to myCount/M_flip_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_4
    SLICE_X8Y23.A5       net (fanout=1)        0.456   myCount/M_flip_q[4]
    SLICE_X8Y23.COUT     Topcya                0.474   myCount/M_flip_q[7]
                                                       myCount/M_flip_q[4]_rt
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.313   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.313 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y24.SR       net (fanout=9)        1.168   M_reset_cond_out
    SLICE_X8Y24.CLK      Tsrck                 0.428   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.953ns logic, 1.168ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  17.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.213   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.CLK      Tcinck                0.303   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
                                                       myCount/M_flip_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_4 (FF)
  Destination:          myCount/M_flip_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.322 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_4 to myCount/M_flip_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_4
    SLICE_X8Y23.A5       net (fanout=1)        0.456   myCount/M_flip_q[4]
    SLICE_X8Y23.COUT     Topcya                0.474   myCount/M_flip_q[7]
                                                       myCount/M_flip_q[4]_rt
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[23]
    SLICE_X8Y28.CLK      Tcinck                0.213   myCount/M_flip_q[24]
                                                       myCount/Mcount_M_flip_q_xor<24>
                                                       myCount/M_flip_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_4 (FF)
  Destination:          myCount/M_flip_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.320 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_4 to myCount/M_flip_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_4
    SLICE_X8Y23.A5       net (fanout=1)        0.456   myCount/M_flip_q[4]
    SLICE_X8Y23.COUT     Topcya                0.474   myCount/M_flip_q[7]
                                                       myCount/M_flip_q[4]_rt
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.303   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y22.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y22.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y23.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.CLK      Tcinck                0.272   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
                                                       myCount/M_flip_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (1.550ns logic, 0.547ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  17.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_4 (FF)
  Destination:          myCount/M_flip_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.320 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_4 to myCount/M_flip_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_4
    SLICE_X8Y23.A5       net (fanout=1)        0.456   myCount/M_flip_q[4]
    SLICE_X8Y23.COUT     Topcya                0.474   myCount/M_flip_q[7]
                                                       myCount/M_flip_q[4]_rt
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y24.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y25.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y27.CLK      Tcinck                0.272   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (1.550ns logic, 0.547ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_3/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_5/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_6/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_7/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_8/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_9/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_10/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_11/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_12/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_13/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_16/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_17/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_18/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_19/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_20/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_21/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_22/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_23/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[24]/CLK
  Logical resource: myCount/M_flip_q_24/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.942|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 354 paths, 0 nets, and 52 connections

Design statistics:
   Minimum period:   2.942ns{1}   (Maximum frequency: 339.905MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 04:01:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



