[2021-09-09 09:42:17,733]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 09:42:17,733]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:18,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; ".

Peak memory: 14503936 bytes

[2021-09-09 09:42:18,022]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:18,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 09:42:18,181]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 09:42:18,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:18,218]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7450624 bytes

[2021-09-09 09:42:18,219]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 11:32:57,361]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 11:32:57,362]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:32:57,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; ".

Peak memory: 14163968 bytes

[2021-09-09 11:32:57,662]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:32:57,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34611200 bytes

[2021-09-09 11:32:57,831]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 11:32:57,831]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:32:59,648]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15544320 bytes

[2021-09-09 11:32:59,649]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 13:03:47,913]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 13:03:47,914]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:03:48,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; ".

Peak memory: 14405632 bytes

[2021-09-09 13:03:48,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:03:48,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34418688 bytes

[2021-09-09 13:03:48,372]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 13:03:48,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:03:50,158]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :69
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15503360 bytes

[2021-09-09 13:03:50,159]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 14:56:26,469]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 14:56:26,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:26,470]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:26,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 14:56:26,641]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 14:56:26,641]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:28,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15544320 bytes

[2021-09-09 14:56:28,661]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-09 15:25:29,955]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 15:25:29,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:29,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:30,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:25:30,090]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 15:25:30,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:32,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15568896 bytes

[2021-09-09 15:25:32,116]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-09 16:03:32,010]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 16:03:32,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:32,011]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:32,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 16:03:32,185]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 16:03:32,185]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:34,218]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15548416 bytes

[2021-09-09 16:03:34,218]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-09 16:38:12,519]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 16:38:12,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:12,520]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:12,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 16:38:12,657]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 16:38:12,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:14,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15446016 bytes

[2021-09-09 16:38:14,679]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-09 17:14:47,875]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-09 17:14:47,878]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:47,878]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:48,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34467840 bytes

[2021-09-09 17:14:48,014]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-09 17:14:48,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:14:49,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15437824 bytes

[2021-09-09 17:14:49,993]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-13 23:21:49,079]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-13 23:21:49,080]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:49,080]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:49,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34402304 bytes

[2021-09-13 23:21:49,246]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-13 23:21:49,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:21:51,034]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :81
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12767232 bytes

[2021-09-13 23:21:51,035]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-13 23:40:37,868]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-13 23:40:37,869]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:37,869]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:37,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34263040 bytes

[2021-09-13 23:40:37,990]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-13 23:40:37,990]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:38,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7122944 bytes

[2021-09-13 23:40:38,015]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-14 08:50:48,642]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-14 08:50:48,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:48,642]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:48,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34279424 bytes

[2021-09-14 08:50:48,766]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-14 08:50:48,767]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:50:50,505]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 15482880 bytes

[2021-09-14 08:50:50,506]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-14 09:19:34,202]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-14 09:19:34,203]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:34,203]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:34,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34402304 bytes

[2021-09-14 09:19:34,326]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-14 09:19:34,326]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:34,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7524352 bytes

[2021-09-14 09:19:34,354]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-15 15:25:46,125]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-15 15:25:46,126]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:46,126]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:46,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34144256 bytes

[2021-09-15 15:25:46,293]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-15 15:25:46,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:47,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 14962688 bytes

[2021-09-15 15:25:47,934]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-15 15:53:09,155]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-15 15:53:09,155]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:09,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:09,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34349056 bytes

[2021-09-15 15:53:09,326]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-15 15:53:09,327]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:09,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7000064 bytes

[2021-09-15 15:53:09,366]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-18 13:56:30,169]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-18 13:56:30,172]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:30,172]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:30,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34189312 bytes

[2021-09-18 13:56:30,286]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-18 13:56:30,286]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:31,885]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12529664 bytes

[2021-09-18 13:56:31,886]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-18 16:21:14,792]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-18 16:21:14,792]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:14,792]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:14,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34258944 bytes

[2021-09-18 16:21:14,969]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-18 16:21:14,969]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:16,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-09-18 16:21:16,678]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-22 08:54:35,993]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-22 08:54:35,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:35,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:36,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34353152 bytes

[2021-09-22 08:54:36,160]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-22 08:54:36,161]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:37,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11591680 bytes

[2021-09-22 08:54:37,028]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-22 11:19:57,206]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-22 11:19:57,206]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:19:57,206]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:19:57,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34201600 bytes

[2021-09-22 11:19:57,319]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-22 11:19:57,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:19:58,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12017664 bytes

[2021-09-22 11:19:58,907]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-23 16:38:18,530]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-23 16:38:18,530]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:18,530]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:18,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34234368 bytes

[2021-09-23 16:38:18,643]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-23 16:38:18,643]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:20,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11747328 bytes

[2021-09-23 16:38:20,227]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-23 17:01:58,297]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-23 17:01:58,297]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:01:58,297]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:01:58,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34357248 bytes

[2021-09-23 17:01:58,470]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-23 17:01:58,471]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:00,088]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12058624 bytes

[2021-09-23 17:02:00,089]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-23 18:02:57,905]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-23 18:02:57,906]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:02:57,906]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:02:58,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34091008 bytes

[2021-09-23 18:02:58,018]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-23 18:02:58,018]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:02:59,599]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11755520 bytes

[2021-09-23 18:02:59,599]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-27 16:30:16,359]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-27 16:30:16,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:16,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:16,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34668544 bytes

[2021-09-27 16:30:16,531]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-27 16:30:16,531]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:18,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11833344 bytes

[2021-09-27 16:30:18,132]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-27 17:37:04,088]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-27 17:37:04,088]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:04,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:04,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34168832 bytes

[2021-09-27 17:37:04,203]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-27 17:37:04,203]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:05,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
balancing!
	current map manager:
		current min nodes:126
		current min depth:7
rewriting!
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11931648 bytes

[2021-09-27 17:37:05,835]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-28 02:03:18,421]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-28 02:03:18,422]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:18,422]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:18,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34197504 bytes

[2021-09-28 02:03:18,539]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-28 02:03:18,539]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:20,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-09-28 02:03:20,162]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-28 16:43:04,676]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-28 16:43:04,676]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:04,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:04,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34369536 bytes

[2021-09-28 16:43:04,846]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-28 16:43:04,847]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:06,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-28 16:43:06,486]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-09-28 17:22:02,677]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-09-28 17:22:02,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:02,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:02,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34508800 bytes

[2021-09-28 17:22:02,845]mapper_test.py:156:[INFO]: area: 44 level: 4
[2021-09-28 17:22:02,846]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:04,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 12685312 bytes

[2021-09-28 17:22:04,435]mapper_test.py:220:[INFO]: area: 62 level: 4
[2021-10-09 10:39:00,223]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-09 10:39:00,224]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:00,224]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:00,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34340864 bytes

[2021-10-09 10:39:00,380]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-09 10:39:00,380]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:00,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7200768 bytes

[2021-10-09 10:39:00,436]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-09 11:21:39,343]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-09 11:21:39,343]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:39,343]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:39,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34140160 bytes

[2021-10-09 11:21:39,455]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-09 11:21:39,456]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:39,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 7192576 bytes

[2021-10-09 11:21:39,535]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-09 16:29:33,562]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-09 16:29:33,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:33,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:33,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34295808 bytes

[2021-10-09 16:29:33,726]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-09 16:29:33,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:34,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-09 16:29:34,572]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-09 16:46:44,287]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-09 16:46:44,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:44,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:44,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34074624 bytes

[2021-10-09 16:46:44,446]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-09 16:46:44,446]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:45,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-09 16:46:45,301]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-12 10:52:58,300]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-12 10:52:58,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:52:58,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:52:58,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34566144 bytes

[2021-10-12 10:52:58,444]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-12 10:52:58,444]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:00,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-12 10:53:00,154]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-12 11:15:38,940]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-12 11:15:38,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:38,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:39,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34099200 bytes

[2021-10-12 11:15:39,060]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-12 11:15:39,060]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:39,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 6782976 bytes

[2021-10-12 11:15:39,115]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-12 13:28:24,137]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-12 13:28:24,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:24,138]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:24,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34402304 bytes

[2021-10-12 13:28:24,253]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-12 13:28:24,253]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:25,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11501568 bytes

[2021-10-12 13:28:25,963]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-12 14:59:01,276]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-12 14:59:01,276]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:01,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:01,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34439168 bytes

[2021-10-12 14:59:01,450]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-12 14:59:01,450]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:03,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-12 14:59:03,127]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-12 18:43:47,153]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-12 18:43:47,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:47,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:47,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34365440 bytes

[2021-10-12 18:43:47,273]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-12 18:43:47,273]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:43:49,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-12 18:43:49,023]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-18 11:37:14,273]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-18 11:37:14,274]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:14,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:14,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34332672 bytes

[2021-10-18 11:37:14,396]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-18 11:37:14,396]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:16,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-10-18 11:37:16,174]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-18 12:02:59,041]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-18 12:02:59,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:59,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34197504 bytes

[2021-10-18 12:02:59,163]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-18 12:02:59,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:59,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 5869568 bytes

[2021-10-18 12:02:59,193]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-19 14:10:56,504]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-19 14:10:56,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:56,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:56,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34373632 bytes

[2021-10-19 14:10:56,623]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-19 14:10:56,623]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:56,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-19 14:10:56,652]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-22 13:29:49,816]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-22 13:29:49,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:49,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:49,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34189312 bytes

[2021-10-22 13:29:49,933]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-22 13:29:49,933]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:49,993]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:29:49,993]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-22 13:50:42,774]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-22 13:50:42,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:42,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:42,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34357248 bytes

[2021-10-22 13:50:42,947]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-22 13:50:42,947]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:43,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 8839168 bytes

[2021-10-22 13:50:43,016]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-22 14:01:17,594]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-22 14:01:17,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:17,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:17,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34250752 bytes

[2021-10-22 14:01:17,713]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-22 14:01:17,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:17,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-22 14:01:17,736]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-22 14:04:38,173]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-22 14:04:38,173]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:38,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:38,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34164736 bytes

[2021-10-22 14:04:38,341]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-22 14:04:38,341]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:38,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-22 14:04:38,367]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-23 13:27:12,488]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-23 13:27:12,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:12,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:12,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34562048 bytes

[2021-10-23 13:27:12,649]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-23 13:27:12,650]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:14,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :78
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():80
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-10-23 13:27:14,318]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-24 17:38:34,943]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-24 17:38:34,944]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:34,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:35,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34107392 bytes

[2021-10-24 17:38:35,063]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-24 17:38:35,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:36,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :78
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-10-24 17:38:36,787]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-24 17:59:01,676]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-24 17:59:01,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:01,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:01,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34623488 bytes

[2021-10-24 17:59:01,793]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-24 17:59:01,793]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:03,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
	current map manager:
		current min nodes:126
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-24 17:59:03,444]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 10:24:36,864]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-26 10:24:36,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:36,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34250752 bytes

[2021-10-26 10:24:37,030]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-26 10:24:37,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:37,066]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	current map manager:
		current min nodes:126
		current min depth:9
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-26 10:24:37,066]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-26 10:56:35,900]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-26 10:56:35,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:35,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:36,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34344960 bytes

[2021-10-26 10:56:36,019]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-26 10:56:36,019]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:37,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-26 10:56:37,750]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-26 11:17:56,869]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-26 11:17:56,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:17:56,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:17:57,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34222080 bytes

[2021-10-26 11:17:57,029]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-26 11:17:57,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:17:58,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :93
		klut.num_gates():71
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-26 11:17:58,735]mapper_test.py:224:[INFO]: area: 71 level: 4
[2021-10-26 12:16:05,763]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-26 12:16:05,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:05,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:05,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34344960 bytes

[2021-10-26 12:16:05,930]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-26 12:16:05,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:07,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-26 12:16:07,599]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 14:12:12,368]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-26 14:12:12,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:12,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:12,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34308096 bytes

[2021-10-26 14:12:12,529]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-26 14:12:12,529]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:12,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-26 14:12:12,558]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-29 16:09:16,628]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-10-29 16:09:16,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:16,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:16,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34119680 bytes

[2021-10-29 16:09:16,752]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-10-29 16:09:16,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:16,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():83
		max delay       :4
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-29 16:09:16,774]mapper_test.py:224:[INFO]: area: 83 level: 4
[2021-11-03 09:50:33,215]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-03 09:50:33,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:33,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:33,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34254848 bytes

[2021-11-03 09:50:33,340]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-03 09:50:33,341]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:33,372]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():83
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :28
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig_output.v
	Peak memory: 6082560 bytes

[2021-11-03 09:50:33,372]mapper_test.py:226:[INFO]: area: 83 level: 4
[2021-11-03 10:02:38,134]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-03 10:02:38,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:38,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:38,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34492416 bytes

[2021-11-03 10:02:38,304]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-03 10:02:38,305]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:38,336]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():80
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig_output.v
	Peak memory: 6082560 bytes

[2021-11-03 10:02:38,337]mapper_test.py:226:[INFO]: area: 80 level: 4
[2021-11-03 13:42:37,770]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-03 13:42:37,770]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:37,770]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:37,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34226176 bytes

[2021-11-03 13:42:37,889]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-03 13:42:37,890]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:37,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():80
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig_output.v
	Peak memory: 6172672 bytes

[2021-11-03 13:42:37,930]mapper_test.py:226:[INFO]: area: 80 level: 4
[2021-11-03 13:48:53,627]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-03 13:48:53,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:53,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:53,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34308096 bytes

[2021-11-03 13:48:53,746]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-03 13:48:53,746]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:53,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():80
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig_output.v
	Peak memory: 6070272 bytes

[2021-11-03 13:48:53,773]mapper_test.py:226:[INFO]: area: 80 level: 4
[2021-11-04 15:55:44,423]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-04 15:55:44,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:44,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:44,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34082816 bytes

[2021-11-04 15:55:44,578]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-04 15:55:44,579]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:44,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig_output.v
	Peak memory: 5988352 bytes

[2021-11-04 15:55:44,619]mapper_test.py:226:[INFO]: area: 58 level: 4
[2021-11-16 12:27:18,290]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-16 12:27:18,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:18,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:18,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34320384 bytes

[2021-11-16 12:27:18,414]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-16 12:27:18,414]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:18,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.001876 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6029312 bytes

[2021-11-16 12:27:18,435]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-16 14:16:13,573]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-16 14:16:13,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:13,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:13,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34234368 bytes

[2021-11-16 14:16:13,739]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-16 14:16:13,739]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:13,763]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.001768 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-16 14:16:13,764]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-16 14:22:33,664]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-16 14:22:33,665]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:33,665]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:33,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34152448 bytes

[2021-11-16 14:22:33,786]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-16 14:22:33,787]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:33,821]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.002643 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6074368 bytes

[2021-11-16 14:22:33,822]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-17 16:35:13,012]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-17 16:35:13,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:13,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34230272 bytes

[2021-11-17 16:35:13,180]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-17 16:35:13,181]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:13,212]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.002781 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6021120 bytes

[2021-11-17 16:35:13,213]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-18 10:17:40,926]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-18 10:17:40,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:40,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:41,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34619392 bytes

[2021-11-18 10:17:41,102]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-18 10:17:41,102]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:41,141]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.006565 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-18 10:17:41,142]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-23 16:10:31,778]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-23 16:10:31,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:31,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:31,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34529280 bytes

[2021-11-23 16:10:31,902]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-23 16:10:31,902]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:31,927]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.005121 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-23 16:10:31,927]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-23 16:41:29,656]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-23 16:41:29,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:29,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:29,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34279424 bytes

[2021-11-23 16:41:29,810]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-23 16:41:29,810]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:29,847]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.006596 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6352896 bytes

[2021-11-23 16:41:29,847]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-24 11:38:08,489]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 11:38:08,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:08,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:08,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34279424 bytes

[2021-11-24 11:38:08,607]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 11:38:08,607]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:08,635]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.00014 secs
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6303744 bytes

[2021-11-24 11:38:08,635]mapper_test.py:228:[INFO]: area: 62 level: 4
[2021-11-24 12:01:23,069]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 12:01:23,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:23,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34631680 bytes

[2021-11-24 12:01:23,190]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 12:01:23,191]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:23,218]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.000135 secs
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-24 12:01:23,219]mapper_test.py:228:[INFO]: area: 62 level: 4
[2021-11-24 12:04:55,921]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 12:04:55,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:55,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34336768 bytes

[2021-11-24 12:04:56,036]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 12:04:56,037]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:56,058]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.001731 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6299648 bytes

[2021-11-24 12:04:56,059]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-24 12:10:43,078]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 12:10:43,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:43,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34287616 bytes

[2021-11-24 12:10:43,197]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 12:10:43,198]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:43,217]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00047 secs
	Report mapping result:
		klut_size()     :68
		klut.num_gates():46
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-24 12:10:43,217]mapper_test.py:228:[INFO]: area: 46 level: 5
[2021-11-24 12:56:54,444]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 12:56:54,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:54,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:54,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34275328 bytes

[2021-11-24 12:56:54,560]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 12:56:54,561]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:54,582]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.001732 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 6127616 bytes

[2021-11-24 12:56:54,582]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-24 13:03:57,234]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 13:03:57,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:03:57,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:03:57,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34091008 bytes

[2021-11-24 13:03:57,403]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 13:03:57,404]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:03:59,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.001738 secs
Mapping time: 0.002191 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 11280384 bytes

[2021-11-24 13:03:59,132]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-24 13:27:21,751]mapper_test.py:79:[INFO]: run case "s400_comb"
[2021-11-24 13:27:21,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:21,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:21,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     105.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      60.0.  Edge =      182.  Cut =      455.  T =     0.00 sec
P:  Del =    4.00.  Ar =      47.0.  Edge =      167.  Cut =      454.  T =     0.00 sec
P:  Del =    4.00.  Ar =      45.0.  Edge =      150.  Cut =      455.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      147.  Cut =      455.  T =     0.00 sec
F:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      142.  Cut =      396.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
A:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
E:  Del =    4.00.  Ar =      42.0.  Edge =      140.  Cut =      380.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 13:27:21,918]mapper_test.py:160:[INFO]: area: 44 level: 4
[2021-11-24 13:27:21,918]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:23,643]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
Mapping time: 0.000132 secs
Mapping time: 0.000159 secs
	Report mapping result:
		klut_size()     :84
		klut.num_gates():62
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :18
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v
	Peak memory: 11239424 bytes

[2021-11-24 13:27:23,643]mapper_test.py:228:[INFO]: area: 62 level: 4
