#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 21 20:35:21 2020
# Process ID: 25660
# Current directory: D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/VHDL/lab5/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/VHDL/xilinx_ex/ip_repo/myip_pipe2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/VHDL/xilinx_ex/ip_repo/myip_pipe_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 540.551 ; gain = 73.496
Command: link_design -top design_1_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp' for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_myip2_0_1/design_1_myip2_0_1.dcp' for cell 'design_1_i/myip2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/design_1_rst_clk_wiz_0_166M_0.dcp' for cell 'design_1_i/rst_clk_wiz_0_166M'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0.dcp' for cell 'design_1_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.719 ; gain = 7.250
INFO: [Netlist 29-17] Analyzing 1105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1712.988 ; gain = 590.191
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/design_1_rst_clk_wiz_0_166M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_166M/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/design_1_rst_clk_wiz_0_166M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_166M/U0'
Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/design_1_rst_clk_wiz_0_166M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_166M/U0'
Finished Parsing XDC File [d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/design_1_rst_clk_wiz_0_166M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_166M/U0'
Parsing XDC File [D:/work/VHDL/lab5/lab5_2/lab5_2.srcs/constrs_1/new/lab5_2_debug.xdc]
Finished Parsing XDC File [D:/work/VHDL/lab5/lab5_2/lab5_2.srcs/constrs_1/new/lab5_2_debug.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/work/VHDL/lab5/lab5_2/lab5_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1759.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 680 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 556 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 38 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1759.047 ; gain = 1218.496
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1759.047 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eaede6f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1759.047 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "484a1231439bab9c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1970.262 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: ef0257f1

Time (s): cpu = 00:00:11 ; elapsed = 00:04:50 . Memory (MB): peak = 1970.262 ; gain = 67.527

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 122 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 114888b2e

Time (s): cpu = 00:00:16 ; elapsed = 00:04:55 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-389] Phase Retarget created 273 cells and removed 446 cells
INFO: [Opt 31-1021] In phase Retarget, 152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17 load pin(s).
Phase 3 Constant propagation | Checksum: 12dfaa756

Time (s): cpu = 00:00:18 ; elapsed = 00:04:57 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-389] Phase Constant propagation created 566 cells and removed 2254 cells
INFO: [Opt 31-1021] In phase Constant propagation, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: add247cf

Time (s): cpu = 00:00:26 ; elapsed = 00:05:06 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3436 cells
INFO: [Opt 31-1021] In phase Sweep, 1283 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1105f9b54

Time (s): cpu = 00:00:27 ; elapsed = 00:05:08 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1105f9b54

Time (s): cpu = 00:00:28 ; elapsed = 00:05:10 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: aa5243f1

Time (s): cpu = 00:00:29 ; elapsed = 00:05:11 . Memory (MB): peak = 1970.262 ; gain = 67.527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             273  |             446  |                                            152  |
|  Constant propagation         |             566  |            2254  |                                            139  |
|  Sweep                        |               0  |            3436  |                                           1283  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            118  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1970.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1264543d1

Time (s): cpu = 00:00:30 ; elapsed = 00:05:13 . Memory (MB): peak = 1970.262 ; gain = 67.527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.763 | TNS=-771.648 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 16 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 143585cc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2417.480 ; gain = 0.000
Ending Power Optimization Task | Checksum: 143585cc1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.480 ; gain = 447.219

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 129565daa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.480 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 129565daa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.480 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2417.480 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 129565daa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:05:48 . Memory (MB): peak = 2417.480 ; gain = 658.434
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.802 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[10] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[5]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[11] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[6]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[12] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[7]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[5] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[0]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[6] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[1]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[7] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[2]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[8] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[3]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[9] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[4]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[10] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[6]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[11] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[7]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[4] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[0]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[5] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[1]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[6] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[2]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[7] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[3]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[8] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[4]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[9] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[5]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/rcv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 124ac05cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2417.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5c87657

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156999d02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156999d02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 156999d02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10b2c9089

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1696 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 766 nets or cells. Created 26 new cells, deleted 740 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2417.480 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |            740  |                   766  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |            740  |                   766  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11cd30818

Time (s): cpu = 00:01:08 ; elapsed = 00:00:48 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: eb2c009f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 2 Global Placement | Checksum: eb2c009f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d8bc224

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2115ca333

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2265afd4a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 218dcdfdb

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 243defb9e

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 216687fdd

Time (s): cpu = 00:01:44 ; elapsed = 00:01:18 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1903eb7ed

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d132b329

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15c32d992

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15c32d992

Time (s): cpu = 00:01:59 ; elapsed = 00:01:31 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f0645f02

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f0645f02

Time (s): cpu = 00:02:15 ; elapsed = 00:01:43 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.861. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 947e025c

Time (s): cpu = 00:03:31 ; elapsed = 00:02:59 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 947e025c

Time (s): cpu = 00:03:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 947e025c

Time (s): cpu = 00:03:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 947e025c

Time (s): cpu = 00:03:32 ; elapsed = 00:03:00 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: f9e4a8bc

Time (s): cpu = 00:03:32 ; elapsed = 00:03:00 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9e4a8bc

Time (s): cpu = 00:03:33 ; elapsed = 00:03:00 . Memory (MB): peak = 2417.480 ; gain = 0.000
Ending Placer Task | Checksum: f6379820

Time (s): cpu = 00:03:33 ; elapsed = 00:03:00 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:03 . Memory (MB): peak = 2417.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.974 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2417.480 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2417.480 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-794.847 |
Phase 1 Physical Synthesis Initialization | Checksum: 14c072cdc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-794.847 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14c072cdc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-794.847 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-794.232 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[1].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-793.943 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[2].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-793.637 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[3].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-793.267 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[4].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-793.269 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[5].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-793.605 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[6].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[6]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.786 | TNS=-792.448 |
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]_replica
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size[8]_i_2
INFO: [Physopt 32-134] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0. Critical path length was reduced through logic transformation on cell design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size[8]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.733 | TNS=-792.009 |
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-790.932 |
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0
INFO: [Physopt 32-572] Net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size[8]_i_1
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/go.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_go_reg
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/go. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0].  Did not re-place instance design_1_i/rst_mig_7series_0_83M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-572] Net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-792.444 |
INFO: [Physopt 32-81] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-792.663 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/size_reg[0].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/size_reg_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/size_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-784.294 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[4].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg_reg[4]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_4.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1_replica_4
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-783.621 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][1].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][1]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-783.412 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][5].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][5]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-783.169 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-783.064 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][2].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][2]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.811 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][2].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][2]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.615 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][3].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][3]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.521 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][5].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][5]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.454 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][4].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][4]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.399 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][1].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][1]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.323 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.169 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][3].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][3]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.073 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-782.057 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][7].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][7]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[2][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-781.904 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][5].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][5]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[3][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-781.755 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-781.749 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[0][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-781.730 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/s00_axi_rdata[16].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/s00_axi_rdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-781.223 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/s00_axi_rdata[16].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[16]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/s00_axi_rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[16].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_rdata[16]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-780.664 |
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][147]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][147]_srl8
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][147]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-779.821 |
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[2]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-779.489 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[24].  Re-placed instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-778.666 |
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34].  Re-placed instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-777.870 |
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-777.526 |
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[2]
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-777.222 |
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[5].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[5]
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net addr_s[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr[5].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_inst__1
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-776.790 |
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[6].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size_reg[6]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size[8]_i_2_comp
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/slv_reg_wren__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.845 |
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]_replica
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_i_1
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[4].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.712 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.579 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[7].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.446 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/send.  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/send_reg
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/send. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.280 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/state[1].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/state_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.114 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/ack_s.  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/ack_s_reg
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/ack_s. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.226 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/rcv.  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/rcv_reg
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/rcv. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.073 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/state_dest[0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/state_dest_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/state_dest[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.338 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s[3].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-775.052 |
INFO: [Physopt 32-662] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0].  Did not re-place instance design_1_i/rst_mig_7series_0_83M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-774.790 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss[0].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-774.625 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss[1].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_ss[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-774.488 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-774.422 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[6].  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-774.356 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[5].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg_reg[5]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/size_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN.  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1_replica
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-773.376 |
INFO: [Physopt 32-663] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack.  Re-placed instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack_reg
INFO: [Physopt 32-735] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/ack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-773.281 |
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1_replica_3
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-773.281 |
Phase 3 Critical Path Optimization | Checksum: 14c072cdc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-773.281 |
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]_replica
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.639 | TNS=-773.138 |
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN_2.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_i_1
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src_reg[1]
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net state_src[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0].  Did not re-place instance design_1_i/rst_mig_7series_0_83M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-572] Net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1_replica_3
INFO: [Physopt 32-572] Net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN_2.  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Did not re-place instance design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_i_1
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/mem_in_wr_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_IN_SYNC/state_src[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0].  Did not re-place instance design_1_i/rst_mig_7series_0_83M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net design_1_i/rst_mig_7series_0_83M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3.  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/axi_awready_i_1_replica_3
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/AR[0]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0].  Did not re-place instance design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/reg_in_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/rdata[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.639 | TNS=-773.138 |
Phase 4 Critical Path Optimization | Checksum: 14c072cdc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.639 | TNS=-773.138 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.221  |         21.708  |           10  |              0  |                    56  |           0  |           2  |  00:00:13  |
|  Total          |          0.221  |         21.708  |           10  |              0  |                    56  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2417.480 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 14c072cdc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2417.480 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 817e58ab ConstDB: 0 ShapeSum: 19ae522d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 29497a07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2417.480 ; gain = 0.000
Post Restoration Checksum: NetGraph: 195a5e5b NumContArr: fef1bac Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 29497a07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 29497a07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.480 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 29497a07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.480 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1420906cd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.554 | TNS=-754.119| WHS=-1.423 | THS=-964.368|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 194efe99c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2417.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.554 | TNS=-753.322| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 16dd71823

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2417.480 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19c2aad32

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2417.480 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.016583 %
  Global Horizontal Routing Utilization  = 0.00312337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27001
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26999
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17df7606c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2424.363 ; gain = 6.883
INFO: [Route 35-580] Design has 192 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out2_design_1_clk_wiz_0_0 |                clk_pll_i |                                          design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D|
| clk_out2_design_1_clk_wiz_0_0 |                clk_pll_i |                                          design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D|
| clk_out2_design_1_clk_wiz_0_0 |                clk_pll_i |                                          design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D|
| clk_out2_design_1_clk_wiz_0_0 |                clk_pll_i |                                          design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D|
| clk_out2_design_1_clk_wiz_0_0 |                clk_pll_i |u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2631
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.653 | TNS=-1096.669| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f2843997

Time (s): cpu = 00:04:22 ; elapsed = 00:03:01 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.100 | TNS=-1094.607| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15adaa789

Time (s): cpu = 00:05:10 ; elapsed = 00:03:38 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.176 | TNS=-1100.061| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16bb762ea

Time (s): cpu = 00:05:26 ; elapsed = 00:03:53 . Memory (MB): peak = 2530.844 ; gain = 113.363
Phase 4 Rip-up And Reroute | Checksum: 16bb762ea

Time (s): cpu = 00:05:27 ; elapsed = 00:03:53 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1731fc167

Time (s): cpu = 00:05:30 ; elapsed = 00:03:55 . Memory (MB): peak = 2530.844 ; gain = 113.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.100 | TNS=-1091.700| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d15d9b74

Time (s): cpu = 00:05:41 ; elapsed = 00:04:01 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d15d9b74

Time (s): cpu = 00:05:41 ; elapsed = 00:04:01 . Memory (MB): peak = 2530.844 ; gain = 113.363
Phase 5 Delay and Skew Optimization | Checksum: 1d15d9b74

Time (s): cpu = 00:05:41 ; elapsed = 00:04:01 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20242fc57

Time (s): cpu = 00:05:46 ; elapsed = 00:04:04 . Memory (MB): peak = 2530.844 ; gain = 113.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.100 | TNS=-1130.277| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19e785ae3

Time (s): cpu = 00:05:46 ; elapsed = 00:04:04 . Memory (MB): peak = 2530.844 ; gain = 113.363
Phase 6 Post Hold Fix | Checksum: 19e785ae3

Time (s): cpu = 00:05:46 ; elapsed = 00:04:04 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.89731 %
  Global Horizontal Routing Utilization  = 10.7663 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a21ca1ac

Time (s): cpu = 00:05:46 ; elapsed = 00:04:04 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a21ca1ac

Time (s): cpu = 00:05:46 ; elapsed = 00:04:04 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17510cd27

Time (s): cpu = 00:05:49 ; elapsed = 00:04:07 . Memory (MB): peak = 2530.844 ; gain = 113.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.100 | TNS=-1130.277| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17510cd27

Time (s): cpu = 00:05:49 ; elapsed = 00:04:08 . Memory (MB): peak = 2530.844 ; gain = 113.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:49 ; elapsed = 00:04:08 . Memory (MB): peak = 2530.844 ; gain = 113.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
461 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:55 ; elapsed = 00:04:12 . Memory (MB): peak = 2530.844 ; gain = 113.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2530.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2530.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.637 ; gain = 29.793
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
473 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2560.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[10] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[5]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[11] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[6]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[12] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[7]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[5] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[0]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[6] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[1]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[7] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[2]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[8] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[3]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/memory_reg/ADDRARDADDR[9] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN/raddr[4]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_IN_ADDR_GEN/addr_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[10] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[6]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[11] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[7]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[4] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[0]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[5] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[1]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[6] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[2]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[7] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[3]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[8] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[4]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ADDRARDADDR[9] (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/waddr[5]) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/addr_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DP_OUT_SYNC/rcv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg has an input control pin design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/memory_reg/ENARDEN (net: design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT/wen) which is driven by a register (design_1_i/myip2_0/U0/myip2_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MEM_OUT_ADDR_GEN/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 28 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/work/VHDL/lab5/lab5_2/lab5_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jun 21 20:52:40 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
515 Infos, 48 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2947.813 ; gain = 387.176
INFO: [Common 17-206] Exiting Vivado at Sun Jun 21 20:52:42 2020...
