-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../AXI_Convolution_Controller.srcs/sources_1/bd/bram/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" \
  "../../../bd/bram/sim/bram.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

