/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [11:0] _01_;
  reg [4:0] _02_;
  reg [8:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z[2] : celloutsig_1_3z[0]);
  assign celloutsig_1_5z = !(in_data[155] ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_12z = !(celloutsig_0_9z[6] ? celloutsig_0_9z[6] : celloutsig_0_7z);
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_1_1z = ~((in_data[156] | celloutsig_1_0z) & in_data[98]);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_5z);
  assign celloutsig_1_19z = in_data[145] ^ celloutsig_1_4z;
  assign celloutsig_0_5z = { in_data[11:8], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } + { celloutsig_0_3z[9:0], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[72:59] + { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:1] + in_data[86:78];
  reg [11:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 12'h000;
    else _14_ <= { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign { _01_[11], _00_ } = _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_2z[6:3], celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= celloutsig_0_5z[9:1];
  assign celloutsig_1_0z = in_data[133:128] >= in_data[187:182];
  assign celloutsig_1_10z = { in_data[119:117], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, _01_[11], _00_ } <= { in_data[172:171], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, _01_[11], _00_, celloutsig_1_8z };
  assign celloutsig_1_12z = celloutsig_1_3z[4:1] <= { celloutsig_1_3z[4:2], celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_5z, celloutsig_0_6z } <= { celloutsig_0_2z[4], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_0_9z = { celloutsig_0_1z[11:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[8:4], celloutsig_0_7z, _02_ };
  assign celloutsig_0_3z = celloutsig_0_1z[12:2] * { celloutsig_0_2z[7:2], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[6:0], celloutsig_0_7z } * { celloutsig_0_9z[9:3], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[40] ? in_data[54:50] : in_data[20:16];
  assign celloutsig_0_31z = celloutsig_0_4z ? { celloutsig_0_9z[7:0], celloutsig_0_12z } : { celloutsig_0_14z[7:0], celloutsig_0_11z };
  assign celloutsig_0_19z = celloutsig_0_6z ? { celloutsig_0_14z[3:1], _02_ } : celloutsig_0_2z[7:0];
  assign celloutsig_0_30z = { celloutsig_0_5z[7:3], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_19z } != { in_data[76:48], celloutsig_0_17z };
  assign celloutsig_0_6z = celloutsig_0_1z[11:5] != celloutsig_0_3z[7:1];
  assign celloutsig_0_11z = celloutsig_0_10z[23:2] != { celloutsig_0_5z[4:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[182:175], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z } !== { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_13z[6:4], _03_ } !== { celloutsig_0_9z[11:1], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[4] & in_data[35];
  assign celloutsig_1_18z = ~^ { celloutsig_1_3z[0], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_3z[8:1], celloutsig_0_3z, _02_ } << { in_data[36:32], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[39:29], celloutsig_0_4z, celloutsig_0_0z, _02_ } << { celloutsig_0_9z[9:2], celloutsig_0_2z, _02_ };
  assign celloutsig_0_14z = { in_data[44:41], celloutsig_0_0z } << { in_data[54:47], celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[178:173], celloutsig_1_0z } <<< in_data[174:168];
  assign _01_[10:0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
