Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 28 08:05:14 2022
| Host         : LAPTOP-S2Q2PSVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nanoprocessor_control_sets_placed.rpt
| Design       : nanoprocessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------+------------------------------+------------------+----------------+
|     Clock Signal    |     Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------+-----------------------+------------------------------+------------------+----------------+
|  Slow_Clk_0/Clk_out |                       |                              |                2 |              6 |
|  Clk_IBUF_BUFG      |                       |                              |                2 |              6 |
|  Slow_Clk_0/Clk_out | PC_0/D_FF2/Dec_out[0] | Reset_IBUF                   |                1 |              8 |
|  Slow_Clk_0/Clk_out | PC_0/D_FF2/Dec_out[1] | Reset_IBUF                   |                2 |              8 |
|  Slow_Clk_0/Clk_out | PC_0/D_FF2/Dec_out[2] | Reset_IBUF                   |                2 |             18 |
|  Clk_IBUF_BUFG      |                       | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+---------------------+-----------------------+------------------------------+------------------+----------------+


