Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" Line 1. Module full_adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_4bit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb_datapath_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_modified_behav
