
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 453.797 ; gain = 35.102
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Costa_Demodulator_0_0/system_Costa_Demodulator_0_0.dcp' for cell 'system_i/Costa_Demodulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_DMA_Interconnect_0_0/system_DMA_Interconnect_0_0.dcp' for cell 'system_i/DMA_Interconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PSK_Modulator_0_0/system_PSK_Modulator_0_0.dcp' for cell 'system_i/PSK_Modulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Reset_Gen_0_0/system_Reset_Gen_0_0.dcp' for cell 'system_i/Reset_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_DAC_Interface_0_0/system_DAC_Interface_0_0.dcp' for cell 'system_i/DAC_Interface/DAC_Interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp' for cell 'system_i/DAC_Interface/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_1_0/system_axis_red_pitaya_dac_1_0.dcp' for cell 'system_i/DAC_Interface/axis_red_pitaya_dac_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/DAC_Interface/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.dcp' for cell 'system_i/Daisy_Controller/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/Daisy_Controller/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Demodulator_Threshold_0/system_Demodulator_Threshold_0.dcp' for cell 'system_i/GPIO_Interface/Delay_Amount'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_1/system_Locking_Strength_1.dcp' for cell 'system_i/GPIO_Interface/Demodulator_Threshold'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.dcp' for cell 'system_i/GPIO_Interface/GPIO_Ki'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.dcp' for cell 'system_i/GPIO_Interface/GPIO_Kp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.dcp' for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.dcp' for cell 'system_i/GPIO_Interface/GPIO_TAPS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.dcp' for cell 'system_i/GPIO_Interface/Internal_Debug_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.dcp' for cell 'system_i/GPIO_Interface/Locking_Strength'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Amount_0/system_Delay_Amount_0.dcp' for cell 'system_i/GPIO_Interface/PRBS_Enable'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Clock_Divider_0_0/system_Clock_Divider_0_0.dcp' for cell 'system_i/PRBS/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_LFSR_0_0/system_LFSR_0_0.dcp' for cell 'system_i/PRBS/LFSR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Variable_Delay_0_0/system_Variable_Delay_0_0.dcp' for cell 'system_i/PRBS/Variable_Delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/PS7/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.dcp' for cell 'system_i/PS7/DMA_Engine/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_protocol_convert_0_0/system_axi_protocol_convert_0_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_xbar_2/system_xbar_2.dcp' for cell 'system_i/PS7/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 950.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/Daisy_Controller/util_ds_buf_1/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/Daisy_Controller/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/DAC_Interface/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/DAC_Interface/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Daisy_Controller/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/Daisy_Controller/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/Daisy_Controller/util_ds_buf_1/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196860 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/Daisy_Controller/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kp_0/system_GPIO_Kp_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_3_1/system_axi_gpio_3_1.xdc] for cell 'system_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_Kd_0/system_GPIO_Kd_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_FreqMeasure/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_FIFO_Write_Controller_0/system_GPIO_FIFO_Write_Controller_0.xdc] for cell 'system_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_GPIO_PLL_GUESS_Freq_0/system_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'system_i/GPIO_Interface/Locking_Strength/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/GPIO_Interface/GPIO_TAPS/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0_board.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0_board.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_0/system_Locking_Strength_0.xdc] for cell 'system_i/GPIO_Interface/Internal_Debug_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_1/system_Locking_Strength_1_board.xdc] for cell 'system_i/GPIO_Interface/Demodulator_Threshold/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_1/system_Locking_Strength_1_board.xdc] for cell 'system_i/GPIO_Interface/Demodulator_Threshold/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_1/system_Locking_Strength_1.xdc] for cell 'system_i/GPIO_Interface/Demodulator_Threshold/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Locking_Strength_1/system_Locking_Strength_1.xdc] for cell 'system_i/GPIO_Interface/Demodulator_Threshold/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Demodulator_Threshold_0/system_Demodulator_Threshold_0_board.xdc] for cell 'system_i/GPIO_Interface/Delay_Amount/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Demodulator_Threshold_0/system_Demodulator_Threshold_0_board.xdc] for cell 'system_i/GPIO_Interface/Delay_Amount/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Demodulator_Threshold_0/system_Demodulator_Threshold_0.xdc] for cell 'system_i/GPIO_Interface/Delay_Amount/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Demodulator_Threshold_0/system_Demodulator_Threshold_0.xdc] for cell 'system_i/GPIO_Interface/Delay_Amount/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Amount_0/system_Delay_Amount_0_board.xdc] for cell 'system_i/GPIO_Interface/PRBS_Enable/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Amount_0/system_Delay_Amount_0_board.xdc] for cell 'system_i/GPIO_Interface/PRBS_Enable/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Amount_0/system_Delay_Amount_0.xdc] for cell 'system_i/GPIO_Interface/PRBS_Enable/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Amount_0/system_Delay_Amount_0.xdc] for cell 'system_i/GPIO_Interface/PRBS_Enable/U0'
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 23 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1690.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

48 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1690.688 ; gain = 1236.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.784 . Memory (MB): peak = 1690.688 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 101e3408d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1690.688 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 158ce1264

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 316 cells and removed 414 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: ce6acd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 503 cells and removed 1503 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10edf8f7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1800 cells
INFO: [Opt 31-1021] In phase Sweep, 225 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/PRBS/Clock_Divider_0/inst/DivClock_Out_BUFG_inst to drive 138 load(s) on clock net system_i/PRBS/Clock_Divider_0/inst/DivClock_Out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: bc5d1cba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bc5d1cba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_4 into driver instance system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_7, which resulted in an inversion of 21 pins
Phase 6 Post Processing Netlist | Checksum: 9a25a5c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             316  |             414  |                                             65  |
|  Constant propagation         |             503  |            1503  |                                             63  |
|  Sweep                        |               0  |            1800  |                                            225  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2001.031 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b361cd12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.031 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 20b1bf6ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2194.109 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20b1bf6ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.109 ; gain = 193.078

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20b1bf6ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2194.109 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2194.109 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b09ae908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.109 ; gain = 503.422
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c3569f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2194.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df75e580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11c080f26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11c080f26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11c080f26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16fdd9707

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aae9cd83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17dc015ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 142c090d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 18 LUTNM shape to break, 456 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 8, total 18, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 203 nets or LUTs. Breaked 18 LUTs, combined 185 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |            185  |                   203  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |            185  |                   203  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1caf0efdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1733f555a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1733f555a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 176dcace4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a195b2a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1132b77f2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 143f93195

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13993bd73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14188863a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dbd219e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1177c17ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 176ee6e34

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 176ee6e34

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16321a3cf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.926 | TNS=-13.807 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa040f7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 132800206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16321a3cf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.405. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c5f29893

Time (s): cpu = 00:01:33 ; elapsed = 00:01:29 . Memory (MB): peak = 2194.109 ; gain = 0.000

Time (s): cpu = 00:01:33 ; elapsed = 00:01:29 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c5f29893

Time (s): cpu = 00:01:33 ; elapsed = 00:01:29 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c5f29893

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c5f29893

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: c5f29893

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128760771

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000
Ending Placer Task | Checksum: ab52c38a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:31 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.790 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2194.109 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-6.117 |
Phase 1 Physical Synthesis Initialization | Checksum: 16196261d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.675 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 16196261d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.715 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-6.117 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 16196261d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.839 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 154 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_10_n_0.  Re-placed instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_10
INFO: [Physopt 32-663] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2].  Re-placed instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[2]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_3_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/access_is_incr_q_reg.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]_0[6].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[6]_i_1
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S[0].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_7_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_7
INFO: [Physopt 32-663] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[6]_i_2_n_0.  Re-placed instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[6]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[6].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[6]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_4
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_8_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_8
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_10__0_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_10__0
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_9_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_9
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[0].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[0]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]_0[8].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_1
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[8].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[8]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S[1].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_2_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg_n_0_[2].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_6_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_6
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[3].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[3]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_11__0_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_11__0
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg_n_0_[0].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/p_0_in_2[0].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/p_0_in_2[3].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[3]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg_n_0_[1].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_1_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_1
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_5_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[7]_i_2_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]_0[3].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[3]_i_1
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[3].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[3]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[10]_i_2_n_0.  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[10]_i_2
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]_0[10].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[10]_i_1
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[10].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[10]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[7].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[7]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S[2].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_1
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[6].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[6]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[6].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[11].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]
INFO: [Physopt 32-662] Processed net system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/p_0_in_2[2].  Did not re-place instance system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[2]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[4].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[1].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[2].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[5].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[10].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-663] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[10].  Re-placed instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[12].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-5.500 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1c3304337

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 1c3304337

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 6 Rewire | Checksum: 1c3304337

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Critical Cell Optimization | Checksum: 1c3304337

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 1c3304337

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 112 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[6].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[11].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[4].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[1].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[2].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[5].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[10].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[12].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[10].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[10]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 11 Rewire | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 112 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[6].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[11].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[4].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[1].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[2].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[5].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[10].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[12].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[10].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[10]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 17 Rewire | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 19 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 15 nets.  Swapped 145 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 145 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 10fae60a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 118 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[29].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[30].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[28].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[25].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[26].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[26]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[24].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[24]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[21].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[21]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[7]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[22].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[22]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[20].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[20]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[17].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[17]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[23]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[18].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[18]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[16].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[16]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[27]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[15]_i_2
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[14].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[14]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Quadrature_Filter/Q[13].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Quadrature_Filter/output_register_reg[13]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Cross_Mixer/i__carry_i_4_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Cross_Mixer/i__carry_i_4
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg[17]__0_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg[17]__0
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[12].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[12]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[9].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[9]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[31]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[11].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[6].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[11].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[4].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[10].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[13].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
INFO: [Physopt 32-662] Processed net system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-663] Processed net system_i/Costa_Demodulator_0/inst/Quadrature_Filter/Q[4].  Re-placed instance system_i/Costa_Demodulator_0/inst/Quadrature_Filter/output_register_reg[4]
INFO: [Physopt 32-663] Processed net system_i/Costa_Demodulator_0/inst/Quadrature_Filter/Q[8].  Re-placed instance system_i/Costa_Demodulator_0/inst/Quadrature_Filter/output_register_reg[8]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Quadrature_Filter/Q[0].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Quadrature_Filter/output_register_reg[0]
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_5_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[31]_i_5
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Cross_Mixer/i__carry_i_3_n_0.  Did not re-place instance system_i/Costa_Demodulator_0/inst/Cross_Mixer/i__carry_i_3
INFO: [Physopt 32-662] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[10].  Did not re-place instance system_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[10]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2194.109 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 |
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[19]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 |
Phase 32 Critical Path Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 | WHS=-1.458 | THS=-166.114 |
INFO: [Physopt 32-45] Identified 93 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 40 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 40 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.293 | TNS=-3.063 | WHS=-0.252 | THS=-40.063 |
Phase 34 Hold Fix Optimization | Checksum: 1ab993f96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2194.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.293 | TNS=-3.063 | WHS=-0.252 | THS=-40.063 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.010  |          1.850  |            0  |              0  |                     6  |           0  |           4  |  00:00:10  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.102  |          2.437  |            0  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.112  |          4.287  |            0  |              0  |                    21  |           0  |          32  |  00:00:11  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          1.206  |        126.051  |          40  |          0  |              40  |           0  |           1  |  00:00:00  |
|  Total                      |          1.206  |        126.051  |          40  |          0  |              40  |           0  |           1  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2194.109 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1637551bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
732 Infos, 50 Warnings, 38 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.791 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 729c51b5 ConstDB: 0 ShapeSum: 698f7e9 RouteDB: 0
Post Restoration Checksum: NetGraph: 730cd102 NumContArr: b1fe71fc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1250b42fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1250b42fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1250b42fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2194.109 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b5d4ef8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2194.109 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-5.139 | WHS=-0.449 | THS=-279.695|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21659f465

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-2.963 | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 16f98c17d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2256.871 ; gain = 62.762

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000140766 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10446
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10445
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1aac18b56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1aac18b56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2256.871 ; gain = 62.762
Phase 3 Initial Routing | Checksum: 1fed1fd44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1118
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-5.444 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167b5f3cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-5.388 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bcba088a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-5.388 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1541e7cb3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762
Phase 4 Rip-up And Reroute | Checksum: 1541e7cb3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d3ef946a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 116ce5406

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116ce5406

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762
Phase 5 Delay and Skew Optimization | Checksum: 116ce5406

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c45a3ddf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f3601da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.871 ; gain = 62.762
Phase 6 Post Hold Fix | Checksum: 15f3601da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: fe0030db

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: fe0030db

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.83699 %
  Global Horizontal Routing Utilization  = 7.0193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: fe0030db

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: fe0030db

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1132670be

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2256.871 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.300. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 93f5cf5c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.871 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 1132670be

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 12 Build RT Design
Checksum: PlaceDB: 54183911 ConstDB: 0 ShapeSum: 3fdd964b RouteDB: 5da8534f
Post Restoration Checksum: NetGraph: e3763192 NumContArr: f673eda6 Constraints: 0 Timing: 0
Phase 12 Build RT Design | Checksum: 1d9ea1f38

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1d9ea1f38

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1d9ea1f38

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2256.871 ; gain = 62.762

Phase 13.3 Timing Verification

Phase 13.3.1 Update Timing
Phase 13.3.1 Update Timing | Checksum: 18f1b24bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.300 | TNS=-3.077 | WHS=0.020  | THS=0.000  |

Phase 13.3 Timing Verification | Checksum: 18f1b24bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2256.871 ; gain = 62.762
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: fab16727

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2256.871 ; gain = 62.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-5.414 | WHS=-0.449 | THS=-279.145|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: ef46a5c2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2287.844 ; gain = 93.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-3.063 | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 155931e61

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2287.844 ; gain = 93.734

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.83699 %
  Global Horizontal Routing Utilization  = 7.0193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 17347bd0a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 17347bd0a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2287.844 ; gain = 93.734
Phase 14 Initial Routing | Checksum: 17e348a99

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-5.388 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2277b51f5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-5.332 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1ca51c864

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.844 ; gain = 93.734
Phase 15 Rip-up And Reroute | Checksum: 1ca51c864

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1c9fe21b6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.844 ; gain = 93.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 19d681e5e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 19d681e5e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734
Phase 16 Delay and Skew Optimization | Checksum: 19d681e5e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1e87b23fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=0.018  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1c7af8284

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734
Phase 17 Post Hold Fix | Checksum: 1c7af8284

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 14f633c8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2287.844 ; gain = 93.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.302 | TNS=-3.103 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 14f633c8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 19 Reset Design
INFO: [Route 35-307] 10457 nets already restored were skipped.
Post Restoration Checksum: NetGraph: caa27eee NumContArr: a18b0046 Constraints: 0 Timing: 2145e995

Phase 19.1 Create Timer
Phase 19.1 Create Timer | Checksum: 18d7368c9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2287.844 ; gain = 93.734
Phase 19 Reset Design | Checksum: 18d7368c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2287.844 ; gain = 93.734

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.300 | TNS=-3.077 | WHS=0.020  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 231080594

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2287.844 ; gain = 93.734
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2287.844 ; gain = 93.734

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
765 Infos, 50 Warnings, 39 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2287.844 ; gain = 93.734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.933 . Memory (MB): peak = 2287.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
777 Infos, 51 Warnings, 39 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 input system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 input system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 input system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 input system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0 input system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Input_InPhase_Mixer/Dout_reg input system_i/Costa_Demodulator_0/inst/Input_InPhase_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Input_Quadrature_Mixer/Dout_reg input system_i/Costa_Demodulator_0/inst/Input_Quadrature_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 input system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 output system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 output system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6 output system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 multiplier stage system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 multiplier stage system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0 multiplier stage system_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6 multiplier stage system_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 77 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 49 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.930 ; gain = 341.086
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 19:24:08 2023...
