* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Mar 24 2020 18:54:29

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  154
    LUTs:                 200
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 200/7680
        Combinational Logic Cells: 46       out of   7680      0.598958%
        Sequential Logic Cells:    154      out of   7680      2.00521%
        Logic Tiles:               33       out of   960       3.4375%
    Registers: 
        Logic Registers:           154      out of   7680      2.00521%
        IO Registers:              2        out of   1280      0.15625
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   63        1.5873%
        Output Pins:               3        out of   63        4.7619%
        InOut Pins:                2        out of   63        3.1746%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 1        out of   15        6.66667%
    Bank 0: 2        out of   17        11.7647%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard    Pull Up  IO Bank  IO Function             Signal Name
    ----------  ---------  -----------    -------  -------  -----------             -----------
    B2          Input      SB_LVCMOS      No       3        Simple Input            CLK     

    Output Pins: 
    Pin Number  Direction  IO Standard    Pull Up  IO Bank  IO Function             Signal Name
    ----------  ---------  -----------    -------  -------  -----------             -----------
    A1          Output     SB_LVCMOS      No       0        Output Registered       PIN_2   
    A9          Output     SB_LVCMOS      No       1        Output Registered       PIN_18  
    B3          Output     SB_LVCMOS      No       0        Simple Output           LED     

    Inoutput Pins: 
    Pin Number  Direction  IO Standard    Pull Up  IO Bank  IO Function             Signal Name
    ----------  ---------  -----------    -------  -------  -----------             -----------
    G2          InOut      SB_LVDS_INPUT  No       3        Simple Input No Output  PIN_13 (negative)
    H2          InOut      SB_LVDS_INPUT  No       3        Simple Input No Output  PIN_13  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   106     CLK_c  
