#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 16 11:39:42 2023
# Process ID: 23368
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9916 C:\Users\mafassi\Desktop\13MHz_UART_25Ko_parity - export test\Vivado project\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/vivado.log
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - Copie/Vivado project' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/my_custom_UART_1.0', nor could it be found using path 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - Copie/ip_repo/my_custom_UART_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.957 ; gain = 0.000
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0} c:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer'.
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer} {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0'.
open_bd_design {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- Laudren.local:user:LVDS_Transmitter:1.0 - LVDS_Transmitter_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- Laudren.local:user:uart_axifull:1.0 - uart_axifull_0
Successfully read diagram <design_1> from block design file <C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.391 ; gain = 94.734
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity\ -\ export\ test/Vivado\ project/Microblaze5.tmp/uart_axifull_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mafassi/desktop/13mhz_uart_25ko_parity - export test/vivado project/microblaze5.tmp/uart_axifull_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 16 11:43:04 2023...
