{
    "PEModules": [],
    "MlibObjs": {},
    "NameTable": {
        "apatb_gen_pwm_top": [
            "apatb_gen_pwm_top",
            "QHIUZ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "apatb_gen_pwm_top"
    ],
    "Misc": {
        "csrc_abs": "/home/warehouse/lbremer/566_project/workloads/workload_PWM/csrc",
        "cwd": "/home/warehouse/lbremer/566_project/workloads/workload_PWM",
        "archive_dir": "archive.24",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/warehouse/lbremer/566_project/workloads/workload_PWM/simv.daidir"
    },
    "PrevCompiledModules": {
        "apatb_gen_pwm_top": {
            "QHIUZ_d": {
                "out": "QHIUZ_d.o",
                "bytes": 59526,
                "mod": "apatb_gen_pwm_top",
                "mode": 4,
                "archive": "archive.24/_12651_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "amcQw_d.o",
                "bytes": 4450,
                "mod": "...MASTER...",
                "mode": 4,
                "archive": "archive.24/_12651_archive_1.a"
            }
        }
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "bytes": 41573,
        "out": "amcQwB.o"
    },
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.12651.json"
    ],
    "stat": {
        "nMops": 5112
    }
}