Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 18:08:05 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.328        0.000                      0                 1016        1.511        0.000                       0                  1595  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.328        0.000                      0                 1016        1.511        0.000                       0                  1079  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2174/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.963ns (30.757%)  route 2.168ns (69.243%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 1.014ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.922     3.063    dut_inst/clk_c
    SLICE_X89Y506        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2174/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y506        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.159 r  dut_inst/ret_array_1_17.idx_ret_2174/Q
                         net (fo=21, routed)          0.332     3.491    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_o_24
    SLICE_X93Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     3.638 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=13, routed)          0.606     4.244    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_8[7]
    SLICE_X98Y513        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.342 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv_1[7]/O
                         net (fo=1, routed)           0.166     4.508    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_iv_1[7]
    SLICE_X98Y513        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.656 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv[7]/O
                         net (fo=2, routed)           0.193     4.849    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_92_7
    SLICE_X98Y508        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     4.947 r  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.167     5.114    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_91_6
    SLICE_X99Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.178 r  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=2, routed)           0.116     5.294    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_110[7]
    SLICE_X99Y505        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.444 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=3, routed)           0.230     5.674    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_45_7
    SLICE_X101Y504       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     5.772 r  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/g0_i_m2/O
                         net (fo=3, routed)           0.298     6.070    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_43_0
    SLICE_X98Y508        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.134 r  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.194    shift_reg_tap_o/idx_4_0[7]
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X98Y508        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2174/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.963ns (30.757%)  route 2.168ns (69.243%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 1.014ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.922     3.063    dut_inst/clk_c
    SLICE_X89Y506        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2174/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y506        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.159 f  dut_inst/ret_array_1_17.idx_ret_2174/Q
                         net (fo=21, routed)          0.332     3.491    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_o_24
    SLICE_X93Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     3.638 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=13, routed)          0.606     4.244    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_8[7]
    SLICE_X98Y513        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.342 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv_1[7]/O
                         net (fo=1, routed)           0.166     4.508    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_iv_1[7]
    SLICE_X98Y513        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.656 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv[7]/O
                         net (fo=2, routed)           0.193     4.849    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_92_7
    SLICE_X98Y508        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     4.947 r  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.167     5.114    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_91_6
    SLICE_X99Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.178 r  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=2, routed)           0.116     5.294    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_110[7]
    SLICE_X99Y505        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.444 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=3, routed)           0.230     5.674    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_45_7
    SLICE_X101Y504       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     5.772 r  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/g0_i_m2/O
                         net (fo=3, routed)           0.298     6.070    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_43_0
    SLICE_X98Y508        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.134 r  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.194    shift_reg_tap_o/idx_4_0[7]
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X98Y508        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2174/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.963ns (30.757%)  route 2.168ns (69.243%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 1.014ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.922     3.063    dut_inst/clk_c
    SLICE_X89Y506        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2174/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y506        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.159 r  dut_inst/ret_array_1_17.idx_ret_2174/Q
                         net (fo=21, routed)          0.332     3.491    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_o_24
    SLICE_X93Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     3.638 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=13, routed)          0.606     4.244    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_8[7]
    SLICE_X98Y513        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.342 f  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv_1[7]/O
                         net (fo=1, routed)           0.166     4.508    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_iv_1[7]
    SLICE_X98Y513        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.656 f  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv[7]/O
                         net (fo=2, routed)           0.193     4.849    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_92_7
    SLICE_X98Y508        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     4.947 f  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.167     5.114    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_91_6
    SLICE_X99Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.178 f  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=2, routed)           0.116     5.294    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_110[7]
    SLICE_X99Y505        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.444 f  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=3, routed)           0.230     5.674    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_45_7
    SLICE_X101Y504       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     5.772 f  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/g0_i_m2/O
                         net (fo=3, routed)           0.298     6.070    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_43_0
    SLICE_X98Y508        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.134 f  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.194    shift_reg_tap_o/idx_4_0[7]
    SLICE_X98Y508        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X98Y508        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2174/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.963ns (30.757%)  route 2.168ns (69.243%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.092 - 3.572 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 1.014ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.926ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.922     3.063    dut_inst/clk_c
    SLICE_X89Y506        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2174/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y506        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.159 f  dut_inst/ret_array_1_17.idx_ret_2174/Q
                         net (fo=21, routed)          0.332     3.491    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_o_24
    SLICE_X93Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     3.638 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=13, routed)          0.606     4.244    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_8[7]
    SLICE_X98Y513        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.342 f  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv_1[7]/O
                         net (fo=1, routed)           0.166     4.508    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_iv_1[7]
    SLICE_X98Y513        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.656 f  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_iv[7]/O
                         net (fo=2, routed)           0.193     4.849    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_92_7
    SLICE_X98Y508        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     4.947 f  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.167     5.114    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_91_6
    SLICE_X99Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.178 f  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=2, routed)           0.116     5.294    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_110[7]
    SLICE_X99Y505        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.444 f  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=3, routed)           0.230     5.674    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_45_7
    SLICE_X101Y504       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     5.772 f  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/g0_i_m2/O
                         net (fo=3, routed)           0.298     6.070    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_43_0
    SLICE_X98Y508        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.134 f  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.194    shift_reg_tap_o/idx_4_0[7]
    SLICE_X98Y508        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.690     6.092    shift_reg_tap_o/clk_c
    SLICE_X98Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.438     6.530    
                         clock uncertainty           -0.035     6.495    
    SLICE_X98Y508        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.522    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2174/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[178]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.893ns (28.439%)  route 2.247ns (71.561%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.108 - 3.572 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 1.014ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.922     3.063    dut_inst/clk_c
    SLICE_X89Y506        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2174/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y506        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.159 r  dut_inst/ret_array_1_17.idx_ret_2174/Q
                         net (fo=21, routed)          0.332     3.491    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_o_24
    SLICE_X93Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     3.638 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=13, routed)          0.363     4.001    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_8[7]
    SLICE_X92Y512        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.117 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/b_o_comb.idx_iv_1[7]/O
                         net (fo=1, routed)           0.058     4.175    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_iv_1_0[7]
    SLICE_X92Y512        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     4.325 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/b_o_comb.idx_iv[7]/O
                         net (fo=4, routed)           0.558     4.883    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_85_5
    SLICE_X98Y510        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064     4.947 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/a_o_comb.idx_d[7]/O
                         net (fo=1, routed)           0.049     4.996    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/idx_d[7]
    SLICE_X98Y510        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064     5.060 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=2, routed)           0.237     5.297    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/idx_108_0
    SLICE_X99Y508        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.116     5.413 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.303     5.716    dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/idx_50[7]
    SLICE_X101Y512       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.754 r  dut_inst/stage_g.9.pair_g.1.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.110     5.864    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/idx_48_5
    SLICE_X101Y514       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     5.904 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.idx[7]/O
                         net (fo=1, routed)           0.160     6.064    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/idx_89_7
    SLICE_X102Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.126 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.077     6.203    shift_reg_tap_o/idx_2_0[7]
    SLICE_X102Y514       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1078, routed)        1.706     6.108    shift_reg_tap_o/clk_c
    SLICE_X102Y514       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[178]/C
                         clock pessimism              0.438     6.546    
                         clock uncertainty           -0.035     6.511    
    SLICE_X102Y514       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.538    shift_reg_tap_o/sr_p.sr_1[178]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X93Y515   dut_inst/ret_array_1_17.idx_ret_2251[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X90Y514   dut_inst/ret_array_1_17.idx_ret_2251[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X94Y514   dut_inst/ret_array_1_17.idx_ret_2251[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X95Y515   dut_inst/ret_array_1_17.idx_ret_2251[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X89Y501   dut_inst/ret_array_1_17.idx_ret_2327[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X89Y501   dut_inst/stage_g.0.pair_g.9.csn_cmp_inst/ret_array_1_17.idx_ret_2117_ret_6/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y493   dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/ret_array_1_17.idx_ret_1300_ret_2/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X93Y493   dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/ret_array_1_11.idx_ret_43_ret_0/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y508  shift_reg_tap_o/sr_p.sr_1[120]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X93Y515   dut_inst/ret_array_1_17.idx_ret_2251[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X90Y514   dut_inst/ret_array_1_17.idx_ret_2251[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y514   dut_inst/ret_array_1_17.idx_ret_2251[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X95Y515   dut_inst/ret_array_1_17.idx_ret_2251[8]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X91Y513   dut_inst/ret_array_1_17.idx_ret_2251[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X88Y498          lsfr_1/shiftreg_vector[151]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X88Y500          lsfr_1/shiftreg_vector[152]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X88Y500          lsfr_1/shiftreg_vector[153]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y497          lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y497          lsfr_1/shiftreg_vector[163]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y497          lsfr_1/shiftreg_vector[164]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y498          lsfr_1/shiftreg_vector[151]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y500          lsfr_1/shiftreg_vector[152]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y500          lsfr_1/shiftreg_vector[153]/C



