(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-04-10T03:34:24Z")
 (DESIGN "SingleBoardDesign-046")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "SingleBoardDesign-046")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.hfclk Left_HB25_PWM_Pin\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Right_HB25_PWM_Pin\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Infrared_ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk HCSR04_Timeout_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\HCSR04_Control\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\UARTCOMMS\:SCB_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Left_PhaseCounter_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Right_PhaseCounter_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_0.main_0 (3.097:3.097:3.097))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_1.main_0 (3.062:3.062:3.062))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_10.main_0 (3.081:3.081:3.081))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_11.main_0 (3.081:3.081:3.081))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_12.main_0 (3.081:3.081:3.081))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_13.main_0 (3.081:3.081:3.081))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_14.main_0 (3.097:3.097:3.097))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_15.main_0 (3.974:3.974:3.974))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_2.main_0 (3.089:3.089:3.089))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_3.main_0 (3.097:3.097:3.097))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_4.main_0 (3.097:3.097:3.097))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_5.main_0 (3.974:3.974:3.974))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_6.main_0 (3.974:3.974:3.974))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_7.main_0 (3.062:3.062:3.062))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_8.main_0 (3.974:3.974:3.974))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_9.main_0 (3.062:3.062:3.062))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_is_active.main_7 (2.609:2.609:2.609))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_0.main_4 (3.711:3.711:3.711))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_1.main_4 (3.507:3.507:3.507))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_10.main_4 (3.395:3.395:3.395))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_11.main_4 (3.395:3.395:3.395))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_12.main_4 (3.395:3.395:3.395))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_13.main_4 (3.395:3.395:3.395))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_14.main_4 (3.711:3.711:3.711))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_15.main_4 (4.589:4.589:4.589))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_2.main_4 (3.698:3.698:3.698))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_3.main_4 (3.711:3.711:3.711))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_4.main_4 (3.711:3.711:3.711))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_5.main_4 (4.589:4.589:4.589))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_6.main_4 (4.589:4.589:4.589))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_7.main_4 (3.507:3.507:3.507))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_8.main_4 (4.589:4.589:4.589))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_9.main_4 (3.507:3.507:3.507))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_is_active.main_6 (3.481:3.481:3.481))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_0.main_3 (2.586:2.586:2.586))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_1.main_3 (4.559:4.559:4.559))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_10.main_3 (4.572:4.572:4.572))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_11.main_3 (4.572:4.572:4.572))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_12.main_3 (4.572:4.572:4.572))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_13.main_3 (4.572:4.572:4.572))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_14.main_3 (2.586:2.586:2.586))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_15.main_3 (3.463:3.463:3.463))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_2.main_3 (2.585:2.585:2.585))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_3.main_3 (2.586:2.586:2.586))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_4.main_3 (2.586:2.586:2.586))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_5.main_3 (3.463:3.463:3.463))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_6.main_3 (3.463:3.463:3.463))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_7.main_3 (4.559:4.559:4.559))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_8.main_3 (3.463:3.463:3.463))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_9.main_3 (4.559:4.559:4.559))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_is_active.main_5 (2.619:2.619:2.619))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_0.main_2 (3.545:3.545:3.545))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_1.main_2 (3.515:3.515:3.515))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_10.main_2 (3.406:3.406:3.406))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_11.main_2 (3.406:3.406:3.406))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_12.main_2 (3.406:3.406:3.406))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_13.main_2 (3.406:3.406:3.406))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_14.main_2 (3.545:3.545:3.545))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_15.main_2 (4.282:4.282:4.282))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_2.main_2 (3.400:3.400:3.400))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_3.main_2 (3.545:3.545:3.545))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_4.main_2 (3.545:3.545:3.545))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_5.main_2 (4.282:4.282:4.282))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_6.main_2 (4.282:4.282:4.282))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_7.main_2 (3.515:3.515:3.515))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_8.main_2 (4.282:4.282:4.282))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_9.main_2 (3.515:3.515:3.515))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_is_active.main_4 (2.626:2.626:2.626))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_0.main_1 (3.552:3.552:3.552))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_1.main_1 (3.523:3.523:3.523))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_10.main_1 (3.413:3.413:3.413))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_11.main_1 (3.413:3.413:3.413))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_12.main_1 (3.413:3.413:3.413))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_13.main_1 (3.413:3.413:3.413))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_14.main_1 (3.552:3.552:3.552))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_15.main_1 (4.287:4.287:4.287))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_2.main_1 (3.406:3.406:3.406))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_3.main_1 (3.552:3.552:3.552))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_4.main_1 (3.552:3.552:3.552))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_5.main_1 (4.287:4.287:4.287))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_6.main_1 (4.287:4.287:4.287))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_7.main_1 (3.523:3.523:3.523))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_8.main_1 (4.287:4.287:4.287))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_9.main_1 (3.523:3.523:3.523))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_0.q Infrared_Distance_Pin_0\(0\).pin_input (5.903:5.903:5.903))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_1.q Infrared_Distance_Pin_1\(0\).pin_input (6.369:6.369:6.369))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_10.q Infrared_Distance_Pin_10\(0\).pin_input (5.734:5.734:5.734))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_11.q Infrared_Distance_Pin_11\(0\).pin_input (6.205:6.205:6.205))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_12.q Infrared_Distance_Pin_12\(0\).pin_input (5.832:5.832:5.832))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_13.q Infrared_Distance_Pin_13\(0\).pin_input (5.846:5.846:5.846))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_14.q Infrared_Distance_Pin_14\(0\).pin_input (5.837:5.837:5.837))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_15.q Infrared_Distance_Pin_15\(0\).pin_input (6.848:6.848:6.848))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_2.q Infrared_Distance_Pin_2\(0\).pin_input (5.894:5.894:5.894))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_3.q Infrared_Distance_Pin_3\(0\).pin_input (5.493:5.493:5.493))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_4.q Infrared_Distance_Pin_4\(0\).pin_input (5.911:5.911:5.911))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_5.q Infrared_Distance_Pin_5\(0\).pin_input (5.739:5.739:5.739))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_6.q Infrared_Distance_Pin_6\(0\).pin_input (6.116:6.116:6.116))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_7.q Infrared_Distance_Pin_7\(0\).pin_input (6.068:6.068:6.068))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_8.q Infrared_Distance_Pin_8\(0\).pin_input (6.376:6.376:6.376))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_9.q Infrared_Distance_Pin_9\(0\).pin_input (6.176:6.176:6.176))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).pad_out Left_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.capture (5.309:5.309:5.309))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.reload (5.309:5.309:5.309))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.start (5.309:5.309:5.309))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.stop (5.309:5.309:5.309))
    (INTERCONNECT Net_109_split.q Net_109.main_0 (2.304:2.304:2.304))
    (INTERCONNECT Net_109_split_1.q Net_109.main_1 (2.905:2.905:2.905))
    (INTERCONNECT ClockBlock.ff_div_11 \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.interrupt HCSR04_Timeout_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT HCSR04_Echo_0\(0\).fb Net_109_split_1.main_4 (4.782:4.782:4.782))
    (INTERCONNECT HCSR04_Echo_1\(0\).fb Net_109_split_1.main_5 (4.774:4.774:4.774))
    (INTERCONNECT HCSR04_Echo_2\(0\).fb Net_109_split_1.main_6 (5.290:5.290:5.290))
    (INTERCONNECT HCSR04_Echo_3\(0\).fb Net_109_split_1.main_7 (5.449:5.449:5.449))
    (INTERCONNECT HCSR04_Echo_4\(0\).fb Net_109_split_1.main_8 (5.463:5.463:5.463))
    (INTERCONNECT HCSR04_Echo_5\(0\).fb Net_109_split_1.main_9 (4.650:4.650:4.650))
    (INTERCONNECT HCSR04_Echo_6\(0\).fb Net_109_split_1.main_10 (5.278:5.278:5.278))
    (INTERCONNECT HCSR04_Echo_7\(0\).fb Net_109_split_1.main_11 (5.875:5.875:5.875))
    (INTERCONNECT HCSR04_Echo_8\(0\).fb Net_109_split.main_4 (6.777:6.777:6.777))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).fb cydff_1.ap_0 (4.722:4.722:4.722))
    (INTERCONNECT \\Left_HB25_PWM\:cy_m0s8_tcpwm_1\\.line_out Left_HB25_PWM_Pin\(0\).pin_input (6.853:6.853:6.853))
    (INTERCONNECT HCSR04_Echo_9\(0\).fb Net_109_split.main_5 (4.741:4.741:4.741))
    (INTERCONNECT HCSR04_Echo_10\(0\).fb Net_109_split.main_6 (5.550:5.550:5.550))
    (INTERCONNECT HCSR04_Echo_11\(0\).fb Net_109_split.main_7 (6.055:6.055:6.055))
    (INTERCONNECT HCSR04_Echo_12\(0\).fb Net_109_split.main_8 (4.703:4.703:4.703))
    (INTERCONNECT HCSR04_Echo_13\(0\).fb Net_109_split.main_9 (5.543:5.543:5.543))
    (INTERCONNECT HCSR04_Echo_14\(0\).fb Net_109_split.main_10 (4.713:4.713:4.713))
    (INTERCONNECT HCSR04_Echo_15\(0\).fb Net_109_split.main_11 (4.708:4.708:4.708))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_0 Net_109_split.main_3 (4.493:4.493:4.493))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_0 Net_109_split_1.main_3 (3.896:3.896:3.896))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_1 Net_109_split.main_2 (2.631:2.631:2.631))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_1 Net_109_split_1.main_2 (3.408:3.408:3.408))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_2 Net_109_split.main_1 (2.630:2.630:2.630))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_2 Net_109_split_1.main_1 (3.412:3.412:3.412))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_3 Net_109_split.main_0 (2.629:2.629:2.629))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_3 Net_109_split_1.main_0 (3.417:3.417:3.417))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_old_id_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_12.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_13.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_14.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_15.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_2 Infrared_Analog_Mux_Decoder_one_hot_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 Infrared_Analog_Mux_Decoder_is_active.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 Infrared_Analog_Mux_Decoder_old_id_0.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 Infrared_Analog_Mux_Decoder_is_active.main_1 (2.322:2.322:2.322))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 Infrared_Analog_Mux_Decoder_old_id_1.main_0 (3.238:3.238:3.238))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 Infrared_Analog_Mux_Decoder_is_active.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 Infrared_Analog_Mux_Decoder_old_id_2.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_3 Infrared_Analog_Mux_Decoder_is_active.main_3 (2.817:2.817:2.817))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_3 Infrared_Analog_Mux_Decoder_old_id_3.main_0 (2.804:2.804:2.804))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_2659.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_2778.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt Left_PhaseCounter_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_2659.q \\Left_Phase_Counter\:CounterUDB\:count_enable\\.main_1 (5.617:5.617:5.617))
    (INTERCONNECT Net_2659.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (4.510:4.510:4.510))
    (INTERCONNECT Net_2659.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (5.074:5.074:5.074))
    (INTERCONNECT Net_2659.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (5.843:5.843:5.843))
    (INTERCONNECT Net_2659.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (4.682:4.682:4.682))
    (INTERCONNECT Net_2778.q Net_2659.main_0 (2.289:2.289:2.289))
    (INTERCONNECT Net_2778.q \\Left_Phase_Counter\:CounterUDB\:count_enable\\.main_0 (3.963:3.963:3.963))
    (INTERCONNECT Net_2897.q Net_2909.main_0 (2.309:2.309:2.309))
    (INTERCONNECT Net_2897.q \\Right_Phase_Counter\:CounterUDB\:count_enable\\.main_0 (3.229:3.229:3.229))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Net_2897.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Net_2909.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2909.q \\Right_Phase_Counter\:CounterUDB\:count_enable\\.main_1 (3.268:3.268:3.268))
    (INTERCONNECT Net_2909.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (3.254:3.254:3.254))
    (INTERCONNECT Net_2909.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (3.253:3.253:3.253))
    (INTERCONNECT Net_2909.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (4.313:4.313:4.313))
    (INTERCONNECT Net_2909.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (4.314:4.314:4.314))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt Right_PhaseCounter_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\UARTCOMMS\:SCB\\.interrupt \\UARTCOMMS\:SCB_IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.ff_div_13 \\Left_HB25_PWM\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_12 \\Right_HB25_PWM\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Right_HB25_PWM\:cy_m0s8_tcpwm_1\\.line_out Right_HB25_PWM_Pin\(0\).pin_input (6.673:6.673:6.673))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).fb cydff_2.ap_0 (5.532:5.532:5.532))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).pad_out Right_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_10 \\Infrared_ADC\:cy_psoc4_sar\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Infrared_ADC\:cy_psoc4_sar\\.irq \\Infrared_ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.main_0 (5.065:5.065:5.065))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Left_Phase_Counter\:CounterUDB\:status_0\\.main_0 (4.523:4.523:4.523))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (5.467:5.467:5.467))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (6.037:6.037:6.037))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (4.592:4.592:4.592))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (3.603:3.603:3.603))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.main_0 (4.418:4.418:4.418))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Left_Phase_Counter\:CounterUDB\:status_2\\.main_0 (3.851:3.851:3.851))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.q \\Left_Phase_Counter\:CounterUDB\:status_2\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.q \\Left_Phase_Counter\:CounterUDB\:status_0\\.main_1 (2.225:2.225:2.225))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_0\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.659:4.659:4.659))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:status_3\\.main_0 (4.087:4.087:4.087))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.main_0 (3.622:3.622:3.622))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_2\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_3\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.905:2.905:2.905))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.900:2.900:2.900))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.q \\Left_Phase_Counter\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.main_0 (2.545:2.545:2.545))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Right_Phase_Counter\:CounterUDB\:status_0\\.main_0 (2.541:2.541:2.541))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (2.615:2.615:2.615))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (2.615:2.615:2.615))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (3.635:3.635:3.635))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (3.635:3.635:3.635))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.main_0 (2.690:2.690:2.690))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Right_Phase_Counter\:CounterUDB\:status_2\\.main_0 (2.679:2.679:2.679))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.q \\Right_Phase_Counter\:CounterUDB\:status_2\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.q \\Right_Phase_Counter\:CounterUDB\:status_0\\.main_1 (2.234:2.234:2.234))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_0\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.080:6.080:6.080))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:status_3\\.main_0 (3.771:3.771:3.771))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.main_0 (4.706:4.706:4.706))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_2\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_3\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.252:2.252:2.252))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.242:2.242:2.242))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.232:2.232:2.232))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.q \\Right_Phase_Counter\:CounterUDB\:status_3\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\UARTCOMMS\:SCB\\.tx \\UARTCOMMS\:tx\(0\)\\.pin_input (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.ff_div_2 \\UARTCOMMS\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UARTCOMMS\:tx\(0\)\\.pad_out \\UARTCOMMS\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT cydff_1.q Left_HB25_PWM_Pin\(0\).oe (5.389:5.389:5.389))
    (INTERCONNECT cydff_2.q Right_HB25_PWM_Pin\(0\).oe (5.463:5.463:5.463))
    (INTERCONNECT ClockBlock.udb_div_1 ClockGenBlock.gen_clk_in_1 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.udb_div_3 ClockGenBlock.gen_clk_in_3 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.udb_div_2 ClockGenBlock.gen_clk_in_2 (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).pad_out Right_HB25_PWM_Pin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\)_PAD Right_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_Enable_Pin\(0\)_PAD Right_HB25_Enable_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).pad_out Left_HB25_PWM_Pin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\)_PAD Left_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_Enable_Pin\(0\)_PAD Left_HB25_Enable_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_0\(0\)_PAD HCSR04_Trigger_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_1\(0\)_PAD HCSR04_Trigger_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_2\(0\)_PAD HCSR04_Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_3\(0\)_PAD HCSR04_Trigger_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_4\(0\)_PAD HCSR04_Trigger_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_5\(0\)_PAD HCSR04_Trigger_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_6\(0\)_PAD HCSR04_Trigger_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_7\(0\)_PAD HCSR04_Trigger_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_8\(0\)_PAD HCSR04_Trigger_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_9\(0\)_PAD HCSR04_Trigger_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_10\(0\)_PAD HCSR04_Trigger_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_11\(0\)_PAD HCSR04_Trigger_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_12\(0\)_PAD HCSR04_Trigger_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_13\(0\)_PAD HCSR04_Trigger_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_14\(0\)_PAD HCSR04_Trigger_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_15\(0\)_PAD HCSR04_Trigger_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_0\(0\)_PAD HCSR04_Echo_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_1\(0\)_PAD HCSR04_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_2\(0\)_PAD HCSR04_Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_3\(0\)_PAD HCSR04_Echo_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_4\(0\)_PAD HCSR04_Echo_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_5\(0\)_PAD HCSR04_Echo_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_6\(0\)_PAD HCSR04_Echo_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_7\(0\)_PAD HCSR04_Echo_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_8\(0\)_PAD HCSR04_Echo_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_9\(0\)_PAD HCSR04_Echo_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_10\(0\)_PAD HCSR04_Echo_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_11\(0\)_PAD HCSR04_Echo_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_12\(0\)_PAD HCSR04_Echo_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_13\(0\)_PAD HCSR04_Echo_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_14\(0\)_PAD HCSR04_Echo_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_15\(0\)_PAD HCSR04_Echo_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UARTCOMMS\:tx\(0\)\\.pad_out \\UARTCOMMS\:tx\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\UARTCOMMS\:tx\(0\)_PAD\\ \\UARTCOMMS\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Encoder_A\(0\)_PAD Left_Encoder_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Encoder_B\(0\)_PAD Left_Encoder_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Encoder_A\(0\)_PAD Right_Encoder_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Encoder_B\(0\)_PAD Right_Encoder_B\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
