Release 13.2 Map O.61xd (lin64)
Xilinx Mapping Report File for Design 'lt16soc_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-2 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o lt16soc_top_map.ncd lt16soc_top.ngd lt16soc_top.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Nov  3 18:26:50 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   449 out of  28,800    1%
    Number used as Flip Flops:                 449
  Number of Slice LUTs:                      2,115 out of  28,800    7%
    Number used as logic:                    1,782 out of  28,800    6%
      Number using O6 output only:           1,729
      Number using O5 and O6:                   53
    Number used as Memory:                     332 out of   7,680    4%
      Number used as Dual Port RAM:            300
        Number using O6 output only:           256
        Number using O5 and O6:                 44
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
    Number used as exclusive route-thru:         1
  Number of route-thrus:                         1
    Number using O6 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                   748 out of   7,200   10%
  Number of LUT Flip Flop pairs used:        2,133
    Number with an unused Flip Flop:         1,684 out of   2,133   78%
    Number with an unused LUT:                  18 out of   2,133    1%
    Number of fully used LUT-FF pairs:         431 out of   2,133   20%
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              31 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        10 out of     480    2%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       1 out of      60    1%
    Number using BlockRAM only:                  1
    Total primitives used:
      Number of 18k BlockRAM used:               1
    Total Memory used (KB):                     18 out of   2,160    1%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1

Average Fanout of Non-Clock Nets:                5.94

Peak Memory Usage:  659 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   37 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Section 3 - Informational
-------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@csiga.eit.uni-kl.de:1770@sambuka.eit.uni-kl.de'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
INFO:LIT:243 - Logical network
   corewrap_inst/core_inst/datapath_inst/registerfile_inst/Mram_reg_array_ren62/
   SPO has no load.
INFO:LIT:395 - The above info message is repeated 3 more times for the following
   (max. 5 shown):
   corewrap_inst/core_inst/datapath_inst/registerfile_inst/Mram_reg_array_ren61/
   SPO,
   corewrap_inst/core_inst/datapath_inst/registerfile_inst/Mram_reg_array61/SPO,
   corewrap_inst/core_inst/datapath_inst/registerfile_inst/Mram_reg_array62/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   8 block(s) optimized away
   2 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "memwrap_inst/mem_inst/Mcompar__cmp_lt0000_lutdi1" is unused and has
been removed.
 Unused block "memwrap_inst/mem_inst/Mcompar__cmp_lt0000_lutdi1" (ROM) removed.
The signal "memwrap_inst/mem_inst/Mcompar_dmem_read_fault_cmp_lt0000_lutdi1" is
unused and has been removed.
 Unused block "memwrap_inst/mem_inst/Mcompar_dmem_read_fault_cmp_lt0000_lutdi1"
(ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT5 		memwrap_inst/mem_inst/Mcompar__cmp_lt0000_lut<0>
LUT5 		memwrap_inst/mem_inst/Mcompar__cmp_lt0000_lut<1>
LUT4 		memwrap_inst/mem_inst/Mcompar__cmp_lt0000_lutdi
LUT5 		memwrap_inst/mem_inst/Mcompar_dmem_read_fault_cmp_lt0000_lut<0>
LUT5 		memwrap_inst/mem_inst/Mcompar_dmem_read_fault_cmp_lt0000_lut<1>
LUT4 		memwrap_inst/mem_inst/Mcompar_dmem_read_fault_cmp_lt0000_lutdi

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
