
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=usbdev_reg_top><h1 id="entity-usbdev_reg_top">Entity: usbdev_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 150"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="130" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="125" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_i </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="40" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="75" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1037" x1="45" y1="130" x2="60" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1042" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1052" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="350" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="315" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1057" x1="330" y1="90" x2="345" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_win_o</td>
<td>output</td>
<td></td>
<td>Output port for window</td>
</tr>
<tr>
<td>tl_win_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>tl_socket_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_socket_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>reg_steer</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_pkt_received_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_pkt_received_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_pkt_sent_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_pkt_sent_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_disconnected_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_disconnected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_host_lost_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_host_lost_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_reset_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_reset_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_suspend_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_suspend_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_resume_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_resume_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_av_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_av_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_av_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_av_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_in_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_in_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_crc_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_crc_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_pid_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_pid_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_bitstuff_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_bitstuff_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_frame_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_frame_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_connected_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_connected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_out_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_link_out_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_pkt_received_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_pkt_received_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_pkt_sent_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_pkt_sent_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_disconnected_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_disconnected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_host_lost_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_host_lost_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_reset_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_reset_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_suspend_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_suspend_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_resume_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_resume_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_av_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_av_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_av_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_av_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_in_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_in_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_crc_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_crc_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_pid_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_pid_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_bitstuff_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_bitstuff_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_frame_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_frame_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_connected_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_connected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_out_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_link_out_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_pkt_received_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_pkt_sent_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_disconnected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_host_lost_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_link_reset_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_link_suspend_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_link_resume_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_av_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_av_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_link_in_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_crc_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_pid_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_bitstuff_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_frame_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_connected_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_link_out_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbctrl_enable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbctrl_enable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbctrl_device_address_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>usbctrl_device_address_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_frame_qs</td>
<td>logic [10:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_host_lost_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_link_state_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_sense_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_av_depth_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_av_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_rx_depth_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_rx_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>avbuffer_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>avbuffer_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>rxfifo_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxfifo_buffer_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>rxfifo_size_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>rxfifo_setup_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxfifo_ep_qs</td>
<td>logic [3:0]</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_setup_setup_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rxenable_out_out_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>in_sent_sent_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>stall_stall_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_0_buffer_0_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_0_buffer_0_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_0_size_0_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_0_size_0_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_0_pend_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_0_pend_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_0_rdy_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_0_rdy_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_1_buffer_1_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_1_buffer_1_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_1_size_1_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_1_size_1_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_1_pend_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_1_pend_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_1_rdy_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_1_rdy_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_2_buffer_2_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_2_buffer_2_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_2_size_2_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_2_size_2_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_2_pend_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_2_pend_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_2_rdy_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_2_rdy_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_3_buffer_3_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_3_buffer_3_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_3_size_3_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_3_size_3_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_3_pend_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_3_pend_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_3_rdy_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_3_rdy_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_4_buffer_4_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_4_buffer_4_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_4_size_4_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_4_size_4_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_4_pend_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_4_pend_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_4_rdy_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_4_rdy_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_5_buffer_5_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_5_buffer_5_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_5_size_5_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_5_size_5_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_5_pend_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_5_pend_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_5_rdy_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_5_rdy_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_6_buffer_6_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_6_buffer_6_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_6_size_6_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_6_size_6_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_6_pend_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_6_pend_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_6_rdy_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_6_rdy_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_7_buffer_7_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_7_buffer_7_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_7_size_7_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_7_size_7_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_7_pend_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_7_pend_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_7_rdy_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_7_rdy_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_8_buffer_8_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_8_buffer_8_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_8_size_8_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_8_size_8_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_8_pend_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_8_pend_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_8_rdy_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_8_rdy_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_9_buffer_9_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_9_buffer_9_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_9_size_9_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_9_size_9_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_9_pend_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_9_pend_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_9_rdy_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_9_rdy_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_10_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_10_buffer_10_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_10_buffer_10_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_10_size_10_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_10_size_10_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_10_pend_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_10_pend_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_10_rdy_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_10_rdy_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_11_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_11_buffer_11_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_11_buffer_11_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>configin_11_size_11_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_11_size_11_wd</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>configin_11_pend_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_11_pend_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_11_rdy_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>configin_11_rdy_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_10_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_11_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>iso_iso_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_10_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>data_toggle_clear_clear_11_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_rx_dp_i_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_rx_dn_i_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_rx_d_i_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_tx_dp_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_tx_dn_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_tx_d_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_tx_se0_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_tx_oe_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_suspend_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_sense_pwr_sense_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dp_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dp_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dn_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dn_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_d_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_d_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_se0_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_se0_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_oe_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_oe_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_tx_mode_se_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_tx_mode_se_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dp_pullup_en_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dp_pullup_en_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dn_pullup_en_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_dn_pullup_en_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_suspend_o_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_suspend_o_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_pins_drive_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_rx_differential_mode_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_rx_differential_mode_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_tx_differential_mode_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_tx_differential_mode_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_eop_single_bit_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_eop_single_bit_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_override_pwr_sense_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_override_pwr_sense_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_override_pwr_sense_val_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_override_pwr_sense_val_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_pinflip_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_pinflip_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_usb_ref_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_usb_ref_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_tx_osc_test_mode_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_config_tx_osc_test_mode_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_config_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_config_wake_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_config_wake_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_config_wake_ack_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_config_wake_ack_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wake_debug_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [29:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_i or negedge rst_ni) )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Create steering logic</p></li>
</ul>
<p><strong>Description</strong><br />
Create steering logic</p>
<ul>
<li><p>unnamed: <em>(  )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Check sub-word write is permitted</p></li>
</ul>
<p><strong>Description</strong><br />
Check sub-word write is permitted</p>
<ul>
<li>unnamed: <em>(  )</em><br />
Read data return</li>
</ul>
<p><strong>Description</strong><br />
Read data return</p><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p>u_chk: tlul_cmd_intg_chk</p></li>
<li><p>u_rsp_intg_gen: tlul_rsp_intg_gen</p></li>
<li><p>u_socket: tlul_socket_1n<br />
<strong>Description</strong><br />
Create Socket_1n</p></li>
<li><p>u_reg_if: tlul_adapter_reg</p></li>
<li><p>u_intr_state_pkt_received: prim_subreg<br />
<strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[pkt_received]: 0:0</p></li>
<li><p>u_intr_state_pkt_sent: prim_subreg<br />
<strong>Description</strong><br />
F[pkt_sent]: 1:1</p></li>
<li><p>u_intr_state_disconnected: prim_subreg<br />
<strong>Description</strong><br />
F[disconnected]: 2:2</p></li>
<li><p>u_intr_state_host_lost: prim_subreg<br />
<strong>Description</strong><br />
F[host_lost]: 3:3</p></li>
<li><p>u_intr_state_link_reset: prim_subreg<br />
<strong>Description</strong><br />
F[link_reset]: 4:4</p></li>
<li><p>u_intr_state_link_suspend: prim_subreg<br />
<strong>Description</strong><br />
F[link_suspend]: 5:5</p></li>
<li><p>u_intr_state_link_resume: prim_subreg<br />
<strong>Description</strong><br />
F[link_resume]: 6:6</p></li>
<li><p>u_intr_state_av_empty: prim_subreg<br />
<strong>Description</strong><br />
F[av_empty]: 7:7</p></li>
<li><p>u_intr_state_rx_full: prim_subreg<br />
<strong>Description</strong><br />
F[rx_full]: 8:8</p></li>
<li><p>u_intr_state_av_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[av_overflow]: 9:9</p></li>
<li><p>u_intr_state_link_in_err: prim_subreg<br />
<strong>Description</strong><br />
F[link_in_err]: 10:10</p></li>
<li><p>u_intr_state_rx_crc_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_crc_err]: 11:11</p></li>
<li><p>u_intr_state_rx_pid_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_pid_err]: 12:12</p></li>
<li><p>u_intr_state_rx_bitstuff_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_bitstuff_err]: 13:13</p></li>
<li><p>u_intr_state_frame: prim_subreg<br />
<strong>Description</strong><br />
F[frame]: 14:14</p></li>
<li><p>u_intr_state_connected: prim_subreg<br />
<strong>Description</strong><br />
F[connected]: 15:15</p></li>
<li><p>u_intr_state_link_out_err: prim_subreg<br />
<strong>Description</strong><br />
F[link_out_err]: 16:16</p></li>
<li><p>u_intr_enable_pkt_received: prim_subreg<br />
<strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[pkt_received]: 0:0</p></li>
<li><p>u_intr_enable_pkt_sent: prim_subreg<br />
<strong>Description</strong><br />
F[pkt_sent]: 1:1</p></li>
<li><p>u_intr_enable_disconnected: prim_subreg<br />
<strong>Description</strong><br />
F[disconnected]: 2:2</p></li>
<li><p>u_intr_enable_host_lost: prim_subreg<br />
<strong>Description</strong><br />
F[host_lost]: 3:3</p></li>
<li><p>u_intr_enable_link_reset: prim_subreg<br />
<strong>Description</strong><br />
F[link_reset]: 4:4</p></li>
<li><p>u_intr_enable_link_suspend: prim_subreg<br />
<strong>Description</strong><br />
F[link_suspend]: 5:5</p></li>
<li><p>u_intr_enable_link_resume: prim_subreg<br />
<strong>Description</strong><br />
F[link_resume]: 6:6</p></li>
<li><p>u_intr_enable_av_empty: prim_subreg<br />
<strong>Description</strong><br />
F[av_empty]: 7:7</p></li>
<li><p>u_intr_enable_rx_full: prim_subreg<br />
<strong>Description</strong><br />
F[rx_full]: 8:8</p></li>
<li><p>u_intr_enable_av_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[av_overflow]: 9:9</p></li>
<li><p>u_intr_enable_link_in_err: prim_subreg<br />
<strong>Description</strong><br />
F[link_in_err]: 10:10</p></li>
<li><p>u_intr_enable_rx_crc_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_crc_err]: 11:11</p></li>
<li><p>u_intr_enable_rx_pid_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_pid_err]: 12:12</p></li>
<li><p>u_intr_enable_rx_bitstuff_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_bitstuff_err]: 13:13</p></li>
<li><p>u_intr_enable_frame: prim_subreg<br />
<strong>Description</strong><br />
F[frame]: 14:14</p></li>
<li><p>u_intr_enable_connected: prim_subreg<br />
<strong>Description</strong><br />
F[connected]: 15:15</p></li>
<li><p>u_intr_enable_link_out_err: prim_subreg<br />
<strong>Description</strong><br />
F[link_out_err]: 16:16</p></li>
<li><p>u_intr_test_pkt_received: prim_subreg_ext<br />
<strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[pkt_received]: 0:0</p></li>
<li><p>u_intr_test_pkt_sent: prim_subreg_ext<br />
<strong>Description</strong><br />
F[pkt_sent]: 1:1</p></li>
<li><p>u_intr_test_disconnected: prim_subreg_ext<br />
<strong>Description</strong><br />
F[disconnected]: 2:2</p></li>
<li><p>u_intr_test_host_lost: prim_subreg_ext<br />
<strong>Description</strong><br />
F[host_lost]: 3:3</p></li>
<li><p>u_intr_test_link_reset: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_reset]: 4:4</p></li>
<li><p>u_intr_test_link_suspend: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_suspend]: 5:5</p></li>
<li><p>u_intr_test_link_resume: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_resume]: 6:6</p></li>
<li><p>u_intr_test_av_empty: prim_subreg_ext<br />
<strong>Description</strong><br />
F[av_empty]: 7:7</p></li>
<li><p>u_intr_test_rx_full: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_full]: 8:8</p></li>
<li><p>u_intr_test_av_overflow: prim_subreg_ext<br />
<strong>Description</strong><br />
F[av_overflow]: 9:9</p></li>
<li><p>u_intr_test_link_in_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_in_err]: 10:10</p></li>
<li><p>u_intr_test_rx_crc_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_crc_err]: 11:11</p></li>
<li><p>u_intr_test_rx_pid_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_pid_err]: 12:12</p></li>
<li><p>u_intr_test_rx_bitstuff_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_bitstuff_err]: 13:13</p></li>
<li><p>u_intr_test_frame: prim_subreg_ext<br />
<strong>Description</strong><br />
F[frame]: 14:14</p></li>
<li><p>u_intr_test_connected: prim_subreg_ext<br />
<strong>Description</strong><br />
F[connected]: 15:15</p></li>
<li><p>u_intr_test_link_out_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_out_err]: 16:16</p></li>
<li><p>u_usbctrl_enable: prim_subreg<br />
<strong>Description</strong><br />
R[usbctrl]: V(False)<br />
F[enable]: 0:0</p></li>
<li><p>u_usbctrl_device_address: prim_subreg<br />
<strong>Description</strong><br />
F[device_address]: 22:16</p></li>
<li><p>u_usbstat_frame: prim_subreg_ext<br />
<strong>Description</strong><br />
R[usbstat]: V(True)<br />
F[frame]: 10:0</p></li>
<li><p>u_usbstat_host_lost: prim_subreg_ext<br />
<strong>Description</strong><br />
F[host_lost]: 11:11</p></li>
<li><p>u_usbstat_link_state: prim_subreg_ext<br />
<strong>Description</strong><br />
F[link_state]: 14:12</p></li>
<li><p>u_usbstat_sense: prim_subreg_ext<br />
<strong>Description</strong><br />
F[sense]: 15:15</p></li>
<li><p>u_usbstat_av_depth: prim_subreg_ext<br />
<strong>Description</strong><br />
F[av_depth]: 18:16</p></li>
<li><p>u_usbstat_av_full: prim_subreg_ext<br />
<strong>Description</strong><br />
F[av_full]: 23:23</p></li>
<li><p>u_usbstat_rx_depth: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_depth]: 26:24</p></li>
<li><p>u_usbstat_rx_empty: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_empty]: 31:31</p></li>
<li><p>u_avbuffer: prim_subreg<br />
<strong>Description</strong><br />
R[avbuffer]: V(False)</p></li>
<li><p>u_rxfifo_buffer: prim_subreg_ext<br />
<strong>Description</strong><br />
R[rxfifo]: V(True)<br />
F[buffer]: 4:0</p></li>
<li><p>u_rxfifo_size: prim_subreg_ext<br />
<strong>Description</strong><br />
F[size]: 14:8</p></li>
<li><p>u_rxfifo_setup: prim_subreg_ext<br />
<strong>Description</strong><br />
F[setup]: 19:19</p></li>
<li><p>u_rxfifo_ep: prim_subreg_ext<br />
<strong>Description</strong><br />
F[ep]: 23:20</p></li>
<li><p>u_phy_pins_sense_rx_dp_i: prim_subreg_ext<br />
<strong>Description</strong><br />
R[phy_pins_sense]: V(True)<br />
F[rx_dp_i]: 0:0</p></li>
<li><p>u_phy_pins_sense_rx_dn_i: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_dn_i]: 1:1</p></li>
<li><p>u_phy_pins_sense_rx_d_i: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_d_i]: 2:2</p></li>
<li><p>u_phy_pins_sense_tx_dp_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_dp_o]: 8:8</p></li>
<li><p>u_phy_pins_sense_tx_dn_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_dn_o]: 9:9</p></li>
<li><p>u_phy_pins_sense_tx_d_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_d_o]: 10:10</p></li>
<li><p>u_phy_pins_sense_tx_se0_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_se0_o]: 11:11</p></li>
<li><p>u_phy_pins_sense_tx_oe_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_oe_o]: 12:12</p></li>
<li><p>u_phy_pins_sense_suspend_o: prim_subreg_ext<br />
<strong>Description</strong><br />
F[suspend_o]: 13:13</p></li>
<li><p>u_phy_pins_sense_pwr_sense: prim_subreg_ext<br />
<strong>Description</strong><br />
F[pwr_sense]: 16:16</p></li>
<li><p>u_phy_pins_drive_dp_o: prim_subreg<br />
<strong>Description</strong><br />
R[phy_pins_drive]: V(False)<br />
F[dp_o]: 0:0</p></li>
<li><p>u_phy_pins_drive_dn_o: prim_subreg<br />
<strong>Description</strong><br />
F[dn_o]: 1:1</p></li>
<li><p>u_phy_pins_drive_d_o: prim_subreg<br />
<strong>Description</strong><br />
F[d_o]: 2:2</p></li>
<li><p>u_phy_pins_drive_se0_o: prim_subreg<br />
<strong>Description</strong><br />
F[se0_o]: 3:3</p></li>
<li><p>u_phy_pins_drive_oe_o: prim_subreg<br />
<strong>Description</strong><br />
F[oe_o]: 4:4</p></li>
<li><p>u_phy_pins_drive_tx_mode_se_o: prim_subreg<br />
<strong>Description</strong><br />
F[tx_mode_se_o]: 5:5</p></li>
<li><p>u_phy_pins_drive_dp_pullup_en_o: prim_subreg<br />
<strong>Description</strong><br />
F[dp_pullup_en_o]: 6:6</p></li>
<li><p>u_phy_pins_drive_dn_pullup_en_o: prim_subreg<br />
<strong>Description</strong><br />
F[dn_pullup_en_o]: 7:7</p></li>
<li><p>u_phy_pins_drive_suspend_o: prim_subreg<br />
<strong>Description</strong><br />
F[suspend_o]: 8:8</p></li>
<li><p>u_phy_pins_drive_en: prim_subreg<br />
<strong>Description</strong><br />
F[en]: 16:16</p></li>
<li><p>u_phy_config_rx_differential_mode: prim_subreg<br />
<strong>Description</strong><br />
R[phy_config]: V(False)<br />
F[rx_differential_mode]: 0:0</p></li>
<li><p>u_phy_config_tx_differential_mode: prim_subreg<br />
<strong>Description</strong><br />
F[tx_differential_mode]: 1:1</p></li>
<li><p>u_phy_config_eop_single_bit: prim_subreg<br />
<strong>Description</strong><br />
F[eop_single_bit]: 2:2</p></li>
<li><p>u_phy_config_override_pwr_sense_en: prim_subreg<br />
<strong>Description</strong><br />
F[override_pwr_sense_en]: 3:3</p></li>
<li><p>u_phy_config_override_pwr_sense_val: prim_subreg<br />
<strong>Description</strong><br />
F[override_pwr_sense_val]: 4:4</p></li>
<li><p>u_phy_config_pinflip: prim_subreg<br />
<strong>Description</strong><br />
F[pinflip]: 5:5</p></li>
<li><p>u_phy_config_usb_ref_disable: prim_subreg<br />
<strong>Description</strong><br />
F[usb_ref_disable]: 6:6</p></li>
<li><p>u_phy_config_tx_osc_test_mode: prim_subreg<br />
<strong>Description</strong><br />
F[tx_osc_test_mode]: 7:7</p></li>
<li><p>u_wake_config_wake_en: prim_subreg<br />
<strong>Description</strong><br />
R[wake_config]: V(False)<br />
F[wake_en]: 0:0</p></li>
<li><p>u_wake_config_wake_ack: prim_subreg<br />
<strong>Description</strong><br />
F[wake_ack]: 1:1</p></li>
<li><p>u_wake_debug: prim_subreg<br />
<strong>Description</strong><br />
R[wake_debug]: V(False)</p></li>
</ul><br><br><br><br><br><br>