Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 23:31:26 2020
| Host         : Mitko-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard_driver/debounce_PS2Clk/result_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixel_driver/display_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: pixel_driver/line_clk_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_driver/pixel_y_reg[9]/Q (HIGH)

 There are 301 register/latch pins with no clock driven by root clock pin: pixel_driver/vert_ok_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: video_memory/alien_location_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[0][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[0][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[10][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[11][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[12][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[13][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[14][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[4][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[4][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[5][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[6][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[6][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[7][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[7][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[8][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[8][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[9][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/alien_prop_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: video_memory/game_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: video_memory/game_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/last_alive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_memory/reset_fin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_memory/reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 866 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.195        0.000                      0                  115        0.191        0.000                      0                  115        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.195        0.000                      0                  115        0.191        0.000                      0                  115        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.890ns (25.257%)  route 2.634ns (74.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.486     8.725    keyboard_driver/ps2_code0
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.479    14.901    keyboard_driver/CLK
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[3]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y127        FDRE (Setup_fdre_C_CE)      -0.205    14.920    keyboard_driver/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.890ns (25.257%)  route 2.634ns (74.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.486     8.725    keyboard_driver/ps2_code0
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.479    14.901    keyboard_driver/CLK
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[4]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y127        FDRE (Setup_fdre_C_CE)      -0.205    14.920    keyboard_driver/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.890ns (25.257%)  route 2.634ns (74.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.486     8.725    keyboard_driver/ps2_code0
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.479    14.901    keyboard_driver/CLK
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[5]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y127        FDRE (Setup_fdre_C_CE)      -0.205    14.920    keyboard_driver/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.890ns (25.257%)  route 2.634ns (74.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.486     8.725    keyboard_driver/ps2_code0
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.479    14.901    keyboard_driver/CLK
    SLICE_X61Y127        FDRE                                         r  keyboard_driver/ps2_code_reg[7]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y127        FDRE (Setup_fdre_C_CE)      -0.205    14.920    keyboard_driver/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.890ns (25.244%)  route 2.636ns (74.756%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.487     8.727    keyboard_driver/ps2_code0
    SLICE_X59Y128        FDRE                                         r  keyboard_driver/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.481    14.903    keyboard_driver/CLK
    SLICE_X59Y128        FDRE                                         r  keyboard_driver/ps2_code_reg[0]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X59Y128        FDRE (Setup_fdre_C_CE)      -0.205    14.922    keyboard_driver/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.890ns (25.244%)  route 2.636ns (74.756%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.487     8.727    keyboard_driver/ps2_code0
    SLICE_X59Y128        FDRE                                         r  keyboard_driver/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.481    14.903    keyboard_driver/CLK
    SLICE_X59Y128        FDRE                                         r  keyboard_driver/ps2_code_reg[2]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X59Y128        FDRE (Setup_fdre_C_CE)      -0.205    14.922    keyboard_driver/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.295%)  route 2.495ns (73.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.347     8.586    keyboard_driver/ps2_code0
    SLICE_X59Y129        FDRE                                         r  keyboard_driver/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.482    14.904    keyboard_driver/CLK
    SLICE_X59Y129        FDRE                                         r  keyboard_driver/ps2_code_reg[1]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.923    keyboard_driver/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.295%)  route 2.495ns (73.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 r  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 f  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.809     8.115    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X60Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.239 r  keyboard_driver/ps2_code[7]_i_1/O
                         net (fo=8, routed)           0.347     8.586    keyboard_driver/ps2_code0
    SLICE_X59Y129        FDRE                                         r  keyboard_driver/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.482    14.904    keyboard_driver/CLK
    SLICE_X59Y129        FDRE                                         r  keyboard_driver/ps2_code_reg[6]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.923    keyboard_driver/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.766ns (27.769%)  route 1.992ns (72.231%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 f  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 r  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.653     7.960    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X62Y129        FDRE                                         r  keyboard_driver/count_idle_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.484    14.906    keyboard_driver/CLK
    SLICE_X62Y129        FDRE                                         r  keyboard_driver/count_idle_reg[12]/C
                         clock pessimism              0.276    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X62Y129        FDRE (Setup_fdre_C_CE)      -0.169    14.978    keyboard_driver/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 keyboard_driver/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/count_idle_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.766ns (28.722%)  route 1.901ns (71.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599     5.201    keyboard_driver/CLK
    SLICE_X62Y127        FDRE                                         r  keyboard_driver/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     5.719 f  keyboard_driver/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.075     6.794    keyboard_driver/count_idle_reg[7]
    SLICE_X63Y127        LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  keyboard_driver/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.183    keyboard_driver/count_idle[0]_i_4_n_0
    SLICE_X63Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.307 r  keyboard_driver/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.562     7.868    keyboard_driver/count_idle[0]_i_2_n_0
    SLICE_X62Y128        FDRE                                         r  keyboard_driver/count_idle_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.483    14.905    keyboard_driver/CLK
    SLICE_X62Y128        FDRE                                         r  keyboard_driver/count_idle_reg[10]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.169    14.977    keyboard_driver/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  7.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keyboard_driver/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.580     1.499    keyboard_driver/CLK
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  keyboard_driver/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.125     1.765    keyboard_driver/debounce_PS2Data/Q[0]
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     2.015    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X72Y129        FDRE (Hold_fdre_C_D)         0.075     1.574    keyboard_driver/debounce_PS2Data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.553     1.472    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X66Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/Q
                         net (fo=5, routed)           0.149     1.786    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[5]
    SLICE_X66Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  keyboard_driver/debounce_PS2Clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    keyboard_driver/debounce_PS2Clk/plusOp[5]
    SLICE_X66Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X66Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121     1.593    keyboard_driver/debounce_PS2Clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.553     1.472    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.167     1.781    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[6]
    SLICE_X65Y129        LUT4 (Prop_lut4_I3_O)        0.042     1.823 r  keyboard_driver/debounce_PS2Clk/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    keyboard_driver/debounce_PS2Clk/plusOp[7]
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[7]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.107     1.579    keyboard_driver/debounce_PS2Clk/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard_driver/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.552%)  route 0.167ns (50.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.552     1.471    keyboard_driver/CLK
    SLICE_X66Y127        FDRE                                         r  keyboard_driver/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  keyboard_driver/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.167     1.802    keyboard_driver/debounce_PS2Clk/Q[0]
    SLICE_X64Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X64Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/flipflops_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y129        FDRE (Hold_fdre_C_D)         0.070     1.556    keyboard_driver/debounce_PS2Clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.553     1.472    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.169     1.783    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[6]
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.043     1.826 r  keyboard_driver/debounce_PS2Clk/counter_out[9]_i_3/O
                         net (fo=1, routed)           0.000     1.826    keyboard_driver/debounce_PS2Clk/plusOp[9]
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[9]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.107     1.579    keyboard_driver/debounce_PS2Clk/counter_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Data/counter_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.651%)  route 0.171ns (47.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.579     1.498    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y127        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_driver/debounce_PS2Data/counter_out_reg[2]/Q
                         net (fo=5, routed)           0.171     1.810    keyboard_driver/debounce_PS2Data/counter_out_reg_n_0_[2]
    SLICE_X72Y127        LUT4 (Prop_lut4_I3_O)        0.049     1.859 r  keyboard_driver/debounce_PS2Data/counter_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    keyboard_driver/debounce_PS2Data/plusOp__0[3]
    SLICE_X72Y127        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     2.013    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y127        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X72Y127        FDRE (Hold_fdre_C_D)         0.107     1.605    keyboard_driver/debounce_PS2Data/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/flipflops_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.580     1.499    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.128     1.627 r  keyboard_driver/debounce_PS2Data/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.145     1.773    keyboard_driver/debounce_PS2Data/flipflops_reg_n_0_[0]
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     2.015    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y129        FDRE                                         r  keyboard_driver/debounce_PS2Data/flipflops_reg[1]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X72Y129        FDRE (Hold_fdre_C_D)         0.012     1.511    keyboard_driver/debounce_PS2Data/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Data/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Data/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.575%)  route 0.186ns (50.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.579     1.498    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y128        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_driver/debounce_PS2Data/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.186     1.826    keyboard_driver/debounce_PS2Data/counter_out_reg_n_0_[6]
    SLICE_X72Y128        LUT4 (Prop_lut4_I3_O)        0.042     1.868 r  keyboard_driver/debounce_PS2Data/counter_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    keyboard_driver/debounce_PS2Data/plusOp__0[7]
    SLICE_X72Y128        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.849     2.014    keyboard_driver/debounce_PS2Data/CLK
    SLICE_X72Y128        FDRE                                         r  keyboard_driver/debounce_PS2Data/counter_out_reg[7]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.107     1.605    keyboard_driver/debounce_PS2Data/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.553     1.472    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.167     1.781    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[6]
    SLICE_X65Y129        LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  keyboard_driver/debounce_PS2Clk/counter_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    keyboard_driver/debounce_PS2Clk/plusOp[6]
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.091     1.563    keyboard_driver/debounce_PS2Clk/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_driver/debounce_PS2Clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.553     1.472    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keyboard_driver/debounce_PS2Clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.169     1.783    keyboard_driver/debounce_PS2Clk/counter_out_reg_n_0_[6]
    SLICE_X65Y129        LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  keyboard_driver/debounce_PS2Clk/counter_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    keyboard_driver/debounce_PS2Clk/plusOp[8]
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.988    keyboard_driver/debounce_PS2Clk/result_reg_0
    SLICE_X65Y129        FDRE                                         r  keyboard_driver/debounce_PS2Clk/counter_out_reg[8]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.092     1.564    keyboard_driver/debounce_PS2Clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y126   keyboard_driver/count_idle_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y128   keyboard_driver/count_idle_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y128   keyboard_driver/count_idle_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y129   keyboard_driver/count_idle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y126   keyboard_driver/count_idle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y126   keyboard_driver/count_idle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y126   keyboard_driver/count_idle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y127   keyboard_driver/count_idle_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y127   keyboard_driver/count_idle_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y129   keyboard_driver/debounce_PS2Clk/counter_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128   keyboard_driver/debounce_PS2Data/counter_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128   keyboard_driver/debounce_PS2Data/counter_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128   keyboard_driver/debounce_PS2Data/counter_out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128   keyboard_driver/debounce_PS2Data/counter_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y126   keyboard_driver/count_idle_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y126   keyboard_driver/count_idle_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y128   keyboard_driver/count_idle_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y126   keyboard_driver/count_idle_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y126   keyboard_driver/count_idle_reg[1]/C



