=================================================
shader 0 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_000:
MSHR contents

L1T_000 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_000:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 2 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_002:
MSHR contents

L1T_002 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_002:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 3 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_003:
MSHR contents

L1T_003 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_003:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 4 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_004:
MSHR contents

L1T_004 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_004:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 5 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_005:
MSHR contents

L1T_005 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_005:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 6 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_006:
MSHR contents

L1T_006 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_006:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 7 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_007:
MSHR contents

L1T_007 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_007:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 8 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_008:
MSHR contents

L1T_008 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_008:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 9 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_009:
MSHR contents

L1T_009 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_009:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 10 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_010:
MSHR contents

L1T_010 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_010:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 11 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_011:
MSHR contents

L1T_011 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_011:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 12 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_012:
MSHR contents

L1T_012 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_012:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 13 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_013:
MSHR contents

L1T_013 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_013:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 14 at cycle 0+0 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_014:
MSHR contents

L1T_014 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_014:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+2 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+3 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+4 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+5 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+6 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+7 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+8 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+9 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+10 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+11 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+12 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+13 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+14 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+15 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+16 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+17 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+18 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+19 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+20 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+21 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+22 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+23 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+24 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+25 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+26 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+27 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+28 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+29 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+30 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+31 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+32 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+33 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+34 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+35 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+36 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+37 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+38 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+39 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+40 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+41 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+42 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+43 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+44 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+45 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+46 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+47 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+48 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+49 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+50 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+51 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+52 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+53 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+54 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+55 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+56 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+57 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+58 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+59 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+60 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+61 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+62 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+63 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+64 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+65 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+66 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+67 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+68 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+69 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+70 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+71 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+72 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+73 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+74 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+75 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+76 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+77 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+78 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+79 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+80 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+81 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+82 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+83 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+84 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+85 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+86 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+87 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+88 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+89 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+90 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+91 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+92 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+93 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+94 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+95 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+96 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+97 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+98 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+99 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+100 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+101 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+102 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+103 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+104 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+105 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+106 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+107 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+108 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+109 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+110 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+111 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+112 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+113 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+114 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+115 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+116 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+117 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+118 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+119 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+120 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+121 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+122 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+123 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+124 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+125 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+126 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+127 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+128 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+129 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+130 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+131 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+132 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+133 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+134 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+135 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+136 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+137 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+138 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+139 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+140 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+141 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+142 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+143 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+144 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+145 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+146 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+147 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+148 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+149 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+150 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+151 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+152 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+153 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+154 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+155 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+156 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+157 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+158 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+159 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+160 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+161 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+162 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+163 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+164 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+165 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+166 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+167 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+168 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+169 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+170 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+171 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+172 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+173 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+174 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+175 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+176 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+177 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+178 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+179 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+180 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+181 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+182 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+183 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+184 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+185 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+186 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+187 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+188 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+189 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+190 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+191 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+192 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+193 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+194 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+195 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+196 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+197 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+198 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+199 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+200 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+201 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+202 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+203 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+204 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+205 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+206 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+207 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+208 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+209 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+210 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+211 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+212 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+213 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+214 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+215 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+216 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+217 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+218 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+219 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+220 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+221 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+222 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+223 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+224 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+225 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+226 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+227 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+228 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+229 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+230 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+231 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+232 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+233 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+234 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+235 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+236 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+237 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+238 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+239 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+240 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+241 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+242 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+243 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+244 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+245 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+246 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+247 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+248 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+249 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+250 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+251 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+252 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+253 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+254 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+255 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+256 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+257 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+258 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+259 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+260 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+261 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+262 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+263 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+264 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+265 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+266 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+267 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+268 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+269 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+270 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+271 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+272 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+273 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+274 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0000 w00[11111111111111111111111111111111]: VecCpy PC=0x000 (_1.ptx:61) mov.u16 %rh1, %ctaid.x; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+275 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0008 w00[11111111111111111111111111111111]: VecCpy PC=0x008 (_1.ptx:62) mov.u16 %rh2, %ntid.x; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+276 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+277 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+278 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+279 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+280 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+281 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+282 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0018 w00[11111111111111111111111111111111]: VecCpy PC=0x018 (_1.ptx:64) cvt.u32.u16 %r2, %tid.x; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+283 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= 0x0010 w00[11111111111111111111111111111111]: VecCpy PC=0x010 (_1.ptx:63) mul.wide.u16 %r1, %rh1, %rh2; latency: 4
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+284 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= 0x0010 w00[11111111111111111111111111111111]: VecCpy PC=0x010 (_1.ptx:63) mul.wide.u16 %r1, %rh1, %rh2; latency: 4
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+285 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+286 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+287 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+288 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+289 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+290 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+291 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+292 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+293 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_L1C_MISS_QUEUE (293), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+294 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0020 w00[11111111111111111111111111111111]: VecCpy PC=0x020 (_1.ptx:65) add.u32 %r3, %r2, %r1; latency: 4
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+295 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+296 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+297 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+298 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+299 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+300 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+301 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_MEM (294), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+302 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+303 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+304 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+305 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+306 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+307 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+308 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+309 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+310 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+311 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+312 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+313 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+314 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+315 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+316 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+317 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+318 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+319 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+320 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+321 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+322 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+323 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+324 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+325 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+326 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+327 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+328 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+329 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+330 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+331 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+332 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+333 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+334 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+335 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+336 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+337 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+338 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+339 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+340 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+341 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+342 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+343 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+344 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+345 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+346 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+347 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+348 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+349 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+350 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+351 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+352 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+353 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+354 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+355 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+356 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+357 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+358 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+359 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+360 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+361 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+362 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+363 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+364 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+365 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+366 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+367 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+368 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+369 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+370 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+371 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+372 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+373 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+374 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+375 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+376 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+377 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+378 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+379 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+380 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+381 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+382 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+383 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+384 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+385 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+386 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+387 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+388 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+389 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+390 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+391 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+392 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+393 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+394 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+395 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+396 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+397 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+398 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+399 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+400 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+401 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+402 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+403 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+404 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+405 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+406 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+407 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+408 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+409 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+410 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+411 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+412 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+413 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+414 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+415 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+416 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+417 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+418 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+419 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+420 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+421 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ROP_DELAY (302), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+422 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_ICNT_TO_L2_QUEUE (422), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+423 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_L2_MISS_QUEUE (423), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+424 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_L2_TO_DRAM_QUEUE (0), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+425 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+426 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+427 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+428 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+429 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+430 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+431 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+432 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+433 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+434 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+435 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+436 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+437 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+438 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+439 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+440 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+441 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+442 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+443 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+444 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+445 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+446 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+447 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+448 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+449 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+450 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+451 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+452 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+453 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+454 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+455 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+456 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+457 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+458 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+459 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+460 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+461 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+462 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+463 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+464 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+465 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+466 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+467 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+468 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+469 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+470 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+471 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+472 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+473 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+474 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+475 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+476 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+477 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+478 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+479 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+480 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+481 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+482 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+483 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+484 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+485 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+486 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+487 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+488 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+489 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+490 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+491 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+492 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+493 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+494 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+495 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+496 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+497 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+498 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+499 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+500 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+501 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+502 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+503 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+504 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+505 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+506 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+507 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+508 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+509 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+510 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+511 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+512 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+513 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+514 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+515 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+516 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+517 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+518 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+519 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+520 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+521 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+522 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+523 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+524 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM_LATENCY_QUEUE (425), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+525 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_MC_INTERFACE_QUEUE (525), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+526 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (526), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+527 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (527), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+528 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (528), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+529 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (529), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+530 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (530), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+531 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (531), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+532 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (532), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+533 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (533), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+534 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (534), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+535 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (535), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+536 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (536), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+537 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (537), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+538 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (538), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+539 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (539), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+540 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (540), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+541 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (541), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+542 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (542), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+543 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (543), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+544 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (544), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+545 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (545), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+546 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+547 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+548 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+549 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+550 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+551 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+552 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+553 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+554 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_DRAM (546), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+555 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_MC_RETURNQ (555), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+556 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_L2_FILL_QUEUE (556), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+557 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_PARTITION_L2_TO_ICNT_QUEUE (557), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+558 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+559 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+560 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+561 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+562 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+563 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+564 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+565 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+566 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_ICNT_TO_SHADER (558), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+567 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_CLUSTER_TO_SHADER_QUEUE (567), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+568 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents
MSHR: tag=0x000000, atomic=0 1 entries : 0x7f070808c6f0 :  mf: uid=     6, sid01:w00, part=0, addr=0x0, load , size=64, CONST    status = IN_SHADER_FETCHED (568), 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+569 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = 0x0028 w00[11111111111111111111111111111111]: VecCpy PC=0x028 (_1.ptx:66) ld.param.s32 %r4, [__cudaparm__Z6VecCpyPfS_i_N]; latency: 1
Last LD/ST writeback @ 0 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   9(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+570 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+571 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+572 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+573 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+574 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+575 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0030 w00[11111111111111111111111111111111]: VecCpy PC=0x030 (_1.ptx:67) setp.le.s32 %p1, %r4, %r3; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+576 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+577 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+578 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+579 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+580 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+581 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0038 w00[00000000000000000000000000000000]: VecCpy PC=0x038 (_1.ptx:68) @%p1 bra $Lt_0_1026; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+582 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+583 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+584 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0040 w00[11111111111111111111111111111111]: VecCpy PC=0x040 (_1.ptx:70) cvt.s64.s32 %rd1, %r3; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+585 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= 0x0048 w00[11111111111111111111111111111111]: VecCpy PC=0x048 (_1.ptx:71) mul.wide.s32 %rd2, %r3, 4; latency: 4
---------------
LD/ST unit  = 0x0050 w00[11111111111111111111111111111111]: VecCpy PC=0x050 (_1.ptx:72) ld.param.u64 %rd3, [__cudaparm__Z6VecCpyPfS_i_A]; latency: 1
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   14(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+586 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= 0x0048 w00[11111111111111111111111111111111]: VecCpy PC=0x048 (_1.ptx:71) mul.wide.s32 %rd2, %r3, 4; latency: 4
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+587 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+588 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+589 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+590 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+591 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+592 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+593 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+594 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+595 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+596 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0058 w00[11111111111111111111111111111111]: VecCpy PC=0x058 (_1.ptx:73) add.u64 %rd4, %rd3, %rd2; latency: 4
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+597 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+598 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+599 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+600 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+601 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+602 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+603 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+604 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+605 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = 0x0068 w00[11111111111111111111111111111111]: VecCpy PC=0x068 (_1.ptx:75) ld.param.u64 %rd5, [__cudaparm__Z6VecCpyPfS_i_C]; latency: 1
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   16(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+606 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+607 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_L1D_MISS_QUEUE (607), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+608 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+609 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+610 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+611 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0070 w00[11111111111111111111111111111111]: VecCpy PC=0x070 (_1.ptx:76) add.u64 %rd6, %rd5, %rd2; latency: 4
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+612 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+613 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+614 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+615 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_MEM (608), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+616 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+617 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+618 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+619 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+620 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+621 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+622 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+623 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+624 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+625 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+626 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+627 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+628 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+629 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+630 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+631 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+632 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+633 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+634 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+635 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+636 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+637 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+638 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+639 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+640 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+641 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+642 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+643 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+644 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+645 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+646 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+647 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+648 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+649 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+650 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+651 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+652 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+653 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+654 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+655 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+656 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+657 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+658 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+659 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+660 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+661 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+662 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+663 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+664 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+665 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+666 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+667 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+668 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+669 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+670 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+671 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+672 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+673 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+674 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+675 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+676 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+677 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+678 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+679 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+680 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+681 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+682 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+683 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+684 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+685 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+686 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+687 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+688 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+689 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+690 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+691 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+692 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+693 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+694 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+695 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+696 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+697 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+698 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+699 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+700 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+701 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+702 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+703 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+704 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+705 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+706 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+707 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+708 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+709 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+710 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+711 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+712 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+713 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+714 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+715 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+716 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+717 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+718 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+719 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+720 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+721 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+722 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+723 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+724 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+725 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+726 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+727 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+728 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+729 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+730 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+731 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+732 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+733 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+734 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+735 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ROP_DELAY (616), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+736 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (736), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+737 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_L2_MISS_QUEUE (737), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+738 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_L2_TO_DRAM_QUEUE (0), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+739 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+740 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+741 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+742 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+743 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+744 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+745 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+746 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+747 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+748 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+749 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+750 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+751 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+752 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+753 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+754 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+755 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+756 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+757 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+758 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+759 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+760 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+761 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+762 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+763 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+764 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+765 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+766 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+767 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+768 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+769 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+770 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+771 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+772 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+773 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+774 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+775 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+776 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+777 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+778 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+779 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+780 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+781 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+782 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+783 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+784 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+785 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+786 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+787 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+788 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+789 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+790 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+791 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+792 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+793 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+794 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+795 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+796 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+797 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+798 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+799 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+800 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+801 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+802 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+803 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+804 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+805 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+806 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+807 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+808 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+809 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+810 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+811 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+812 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+813 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+814 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+815 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+816 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+817 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+818 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+819 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+820 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+821 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+822 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+823 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+824 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+825 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+826 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+827 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+828 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+829 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+830 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+831 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+832 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+833 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+834 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+835 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+836 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+837 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+838 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM_LATENCY_QUEUE (739), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+839 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_MC_INTERFACE_QUEUE (839), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+840 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (840), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+841 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (841), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+842 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (842), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+843 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (843), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+844 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (844), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+845 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (845), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+846 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (846), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+847 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (847), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+848 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (848), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+849 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (849), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+850 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (850), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+851 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+852 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+853 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+854 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+855 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+856 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+857 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+858 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+859 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_DRAM (851), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+860 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_MC_RETURNQ (860), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+861 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_L2_FILL_QUEUE (861), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+862 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (862), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+863 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+864 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+865 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+866 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+867 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+868 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+869 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+870 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+871 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+872 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+873 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_ICNT_TO_SHADER (863), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+874 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_CLUSTER_TO_SHADER_QUEUE (874), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+875 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7f0708097410 :  mf: uid=    13, sid01:w00, part=2, addr=0x80000000, load , size=128, GLOBAL_R status = IN_SHADER_LDST_RESPONSE_FIFO (875), 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+876 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = 0x0060 w00[11111111111111111111111111111111]: VecCpy PC=0x060 (_1.ptx:74) ld.global.f32 %f1, [%rd4+0]; latency: 1
Last LD/ST writeback @ 570 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
  w 0 :   20(1)
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+877 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+878 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+879 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+880 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+881 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = 0x0078 w00[11111111111111111111111111111111]: VecCpy PC=0x078 (_1.ptx:77) st.global.f32 [%rd6+0], %f1; latency: 1
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+882 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+883 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+884 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+885 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+886 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+887 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+888 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+889 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+890 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+891 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+892 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+893 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+894 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+895 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+896 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+897 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+898 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+899 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+900 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+901 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+902 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+903 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+904 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+905 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+906 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+907 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+908 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+909 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+910 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+911 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+912 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+913 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+914 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+915 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+916 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+917 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+918 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+919 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+920 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+921 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+922 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+923 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+924 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+925 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+926 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+927 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+928 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+929 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+930 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+931 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+932 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+933 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+934 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+935 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+936 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+937 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+938 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+939 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+940 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+941 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+942 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+943 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+944 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+945 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+946 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+947 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+948 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+949 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+950 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+951 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+952 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+953 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+954 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+955 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+956 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+957 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+958 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+959 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+960 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+961 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+962 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+963 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+964 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+965 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+966 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+967 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+968 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+969 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+970 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+971 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+972 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+973 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+974 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+975 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+976 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+977 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+978 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+979 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+980 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+981 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+982 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+983 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+984 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+985 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+986 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+987 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+988 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+989 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+990 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+991 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+992 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+993 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+994 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+995 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+996 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+997 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+998 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+999 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1000 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1001 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1002 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1003 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1004 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1005 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1006 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1007 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1008 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1009 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1010 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1011 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1012 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1013 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1014 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1015 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1016 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1017 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1018 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1019 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1020 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1021 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1022 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1023 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1024 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1025 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1026 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1027 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1028 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1029 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1030 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1031 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1032 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1033 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1034 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1035 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1036 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1037 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1038 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1039 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1040 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1041 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1042 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1043 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1044 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1045 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1046 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1047 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1048 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1049 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1050 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1051 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1052 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1053 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1054 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1055 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1056 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1057 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1058 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1059 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1060 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1061 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1062 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1063 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1064 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1065 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1066 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1067 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1068 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1069 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1070 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1071 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1072 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1073 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1074 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1075 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1076 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1077 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1078 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1079 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1080 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1081 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1082 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1083 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1084 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1085 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1086 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1087 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1088 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1089 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1090 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1091 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1092 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1093 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1094 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1095 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1096 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1097 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1098 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1099 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1100 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1101 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1102 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1103 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1104 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1105 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1106 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1107 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1108 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1109 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1110 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1111 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1112 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1113 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1114 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1115 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1116 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1117 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1118 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1119 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1120 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1121 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1122 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1123 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1124 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1125 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1126 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1127 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1128 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1129 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1130 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1131 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1132 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1133 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1134 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1135 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1136 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1137 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1138 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1139 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1140 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1141 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1142 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1143 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1144 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1145 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1146 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1147 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1148 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1149 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1150 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1151 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1152 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1153 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1154 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1155 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1156 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1157 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1158 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1159 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= 0x0080 w00[11111111111111111111111111111111]: VecCpy PC=0x080 (_1.ptx:80) exit; latency: 1
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1160 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1161 (32 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
=================================================
shader 1 at cycle 0+1162 (0 threads running)
=================================================
-------------------------- Fu
SP  dispatch= bubble
---------------
SP  dispatch= bubble
---------------
SFU dispatch= bubble
---------------
LD/ST unit  = bubble
LD/ST wb    = bubble
Last LD/ST writeback @ 877 + 0 (gpu_sim_cycle+gpu_tot_sim_cycle)
Pending register writes:
Cache L1C_001:
MSHR contents

L1T_001 (texture cache) state:
fragment fifo entries  = 0 / 128
reorder buffer entries = 0 / 128
request fifo entries   = 0 / 4
Cache L1D_001:
MSHR contents

LD/ST response FIFO (occupancy = 0):
---------------
