read_verilog top.v

proc
opt
stat
dump
write_ilang foo.ilang
memory_collect
stat
design -reset
read_ilang foo.ilang
stat
memory_collect
select -assert-count 1 r:OFFSET=0
!rm foo.ilang