;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB #72, @200
	ADD 270, 1
	JMP -1, @-20
	ADD 4, @-159
	SUB @127, 100
	SUB @127, 100
	JMZ @270, 1
	ADD 210, 60
	ADD 270, 1
	SUB @121, 103
	SUB -7, <-20
	SUB @121, 103
	ADD 270, 1
	SUB @127, 106
	SUB @127, 100
	ADD 210, 30
	ADD 210, 30
	SPL 10, 8
	SUB @121, 103
	SUB @121, 103
	JMN 0, #99
	ADD 270, 1
	CMP @127, 100
	ADD -7, <-420
	SUB <0, @2
	SPL 10, 8
	SUB @127, 111
	CMP 0, @99
	SPL 10, 8
	SPL 10, 8
	ADD -7, <-20
	CMP 0, @99
	ADD 4, @-159
	SUB #12, @201
	SUB #12, @201
	ADD #12, @201
	JMN -7, @-28
	JMN -7, @-28
	CMP -7, <-420
	SUB #12, @201
	SLT 0, @42
	MOV -1, <-20
	ADD 270, 1
	MOV -7, <-20
	ADD 210, 39
	SPL 10, 8
