<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="xilinx.com" name="au55n" display_name="Alveo U55N Data Center Accelerator Card" url="http://www.xilinx.com/U55N" supports_ced="false" preset_file = "preset.xml">
  <images>
    <image name="varium_image.png" display_name="Alveo U55N Data Center Accelerator Card" sub_type="board" resolution="high">
      <description>Alveo U55N Data Center Accelerator Card</description>
    </image>
  </images>

  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>

  <file_version>1.0</file_version>

  <description>Alveo U55N Data Center Accelerator Card </description>

  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>

  <jumpers>
  </jumpers>

  <power_rails>
    <power_rail name="0V85_VCCINT" is_direct="TRUE">
      <supply name="VCCINT"/>
    </power_rail>
    <power_rail name="0V85_VCCINT_IO" is_direct="TRUE">
      <supply name="VCCINT_IO"/>
      <supply name="VCCBRAM"/>
    </power_rail>
    <power_rail name="0V9_AVCC" is_direct="TRUE">
      <supply name="MGTYAVCC"/>
    </power_rail>
    <power_rail name="1V2_AVTT" is_direct="TRUE">
      <supply name="MGTYAVTT"/>
    </power_rail>
    <power_rail name="1V2_HBM" is_direct="TRUE">
      <supply name="VCC_HBM"/>
    </power_rail>
    <power_rail name="2V5_VPP" is_direct="TRUE">
      <supply name="VCCAUX_HBM"/>
    </power_rail>
    <power_rail name="1V8" is_direct="TRUE">
      <supply name="VCCAUX"/>
      <supply name="VCCAUX_IO"/>
      <supply name="MGTYVCCAUX"/>
      <supply name="VCCO18"/>
      <supply name="VCCADC"/>
    </power_rail>
  </power_rails>

  <data_properties>
    <data_property_group name="OPERATING_CONDITIONS">
      
      <data_property_group name="VOLTAGE">
        <data_property name="0V85_VCCINT" value="0.85"/>
        <data_property name="0V85_VCCINT_IO" value="0.85"/>
        <data_property name="0V9_AVCC" value="0.9"/>
        <data_property name="1V2_AVTT" value="1.2"/>
        <data_property name="1V8" value="1.8"/>
        <data_property name="1V2_HBM" value="1.2"/>
        <data_property name="2V5_VPP" value="2.5"/>
      </data_property_group>
      
      <data_property_group name="SUPPLY_CURRENT_BUDGET">
        <data_property name="0V85_VCCINT" value="100"/>
        <data_property name="0V85_VCCINT_IO" value="30"/>
        <data_property name="0V9_AVCC " value="4"/>
        <data_property name="1V2_AVTT " value="12"/>
        <data_property name="1V2_HBM " value="80"/>
        <data_property name="2V5_VPP" value="0.3"/>
        <data_property name="1V8" value="4"/>
      </data_property_group>

      <data_property name="THETAJA" value="0.75"/>
      <data_property name="AMBIENT_TEMP" value="55"/>
      <data_property name="DESIGN_POWER_BUDGET" value="123"/>
    
    </data_property_group>
  </data_properties>

  <components>

    <component name="part0" display_name="XCU55N FPGA" type="fpga" part_name="xcu55n-fsvh2892-2L-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/U55N">
      <description>XCU55N FPGA</description>


    <interfaces>

     <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
      <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			      <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
       </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_PERST_LS_65"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>

    <interface mode="master" name="hbm_cattrip" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hbm_cattrip">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="hbm" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="O" physical_port="hbm_cattrip" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="HBM_CATTRIP_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!-- 
    <interface mode="master" name="rs232_fpga_msp" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_fpga_msp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_msp_txd" dir="out">
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_msp_rxd" dir="in">
            </port_map>
          </port_maps>
        </interface>

    <interface mode="master" name="fpga_uart0" type="xilinx.com:interface:uart_rtl:1.0" of_component="fpga_uart0">
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_msp_txd" dir="out">
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_msp_rxd" dir="in">
            </port_map>
          </port_maps>
        </interface>
      -->

      <!-- Si5394 Satellite Controlelr Pins -->
      <interface mode="master" name="reset_gpio2_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="reset_si5394" preset_proc="reset2_si5394_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="SI_RSTBB" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="SI_RSTBB"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="gpio_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_si5394">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="SI_INTRB_PLL_LOCK_IN_LOS" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="SI_INTRB"/>
              <pin_map port_index="1" component_pin="SI_PLL_LOCK"/>
              <pin_map port_index="2" component_pin="SI_IN_LOS"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      
      <interface mode="master" name="msp_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="msp_gpio">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="GPIO_MSP_i" dir="in" left="1" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="MSP_GPIO0"/>
              <pin_map port_index="1" component_pin="MSP_GPIO1"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      
      <interface mode="master" name="iic_si5394" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_si5394">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="SDA_I" physical_port="iic_si5394_sda_i" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="iic_si5394_sda_o" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="iic_si5394_sda_t" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="iic_si5394_scl_i" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SCL"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="iic_si5394_scl_o" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SCL"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="iic_si5394_scl_t" dir="inout">
            <pin_maps>
              <pin_map port_index="0" component_pin="I2C_SI5394_SCL"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>


      <interface mode="slave" name="qsfp0_refclk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp0">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
            <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
              <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
            </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp0_refclk0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK0_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp0_refclk0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK0_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

      <interface mode="slave" name="qsfp1_refclk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>						
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
           </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp1_refclk0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK1_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp1_refclk0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK1_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

  <!--
    <interface mode="slave" name="slr0_freerun_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="slr0_freerun_clk">
     <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="slr0_freerun_clk_p" dir="in">
            </port_map>
            <port_map logical_port="CLK_N" physical_port="slr0_freerun_clk_n" dir="in">
            </port_map>
          </port_maps>
        </interface>

    <interface mode="slave" name="slr1_freerun_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="slr1_freerun_clk">
     <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="slr1_freerun_clk_p" dir="in">
            </port_map>
            <port_map logical_port="CLK_N" physical_port="slr1_freerun_clk_n" dir="in">
            </port_map>
          </port_maps>
        </interface>
      -->

    <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="pcie_mgt_clk_p" dir="in">
          <pin_maps>
            <pin_map port_index="0" component_pin="PCIE_REFCLK1_P"/>
          </pin_maps>
        </port_map>
        <port_map logical_port="CLK_N" physical_port="pcie_mgt_clk_n" dir="in">
          <pin_maps>
            <pin_map port_index="0" component_pin="PCIE_REFCLK1_N"/>
          </pin_maps>
        </port_map>
      </port_maps>
    </interface>

    <interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
                <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                  <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                  <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                  <pin_map port_index="3" component_pin="pcie_tx3_n"/>
                </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
                <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
                  <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                  <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                  <pin_map port_index="3" component_pin="pcie_rx3_n"/>
                </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
                <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                  <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                  <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                  <pin_map port_index="3" component_pin="pcie_tx3_p"/>
                </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
                <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
                  <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                  <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                  <pin_map port_index="3" component_pin="pcie_rx3_p"/>
                </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>

    <interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>          
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
                  <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                  <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                  <pin_map port_index="3" component_pin="pcie_tx3_n"/>
                  <pin_map port_index="4" component_pin="pcie_tx4_n"/>
                  <pin_map port_index="5" component_pin="pcie_tx5_n"/>
                  <pin_map port_index="6" component_pin="pcie_tx6_n"/>
                  <pin_map port_index="7" component_pin="pcie_tx7_n"/>
                </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                  <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                  <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                  <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                  <pin_map port_index="3" component_pin="pcie_rx3_n"/>
                  <pin_map port_index="4" component_pin="pcie_rx4_n"/>
                  <pin_map port_index="5" component_pin="pcie_rx5_n"/>
                  <pin_map port_index="6" component_pin="pcie_rx6_n"/>
                  <pin_map port_index="7" component_pin="pcie_rx7_n"/>
                </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
                <pin_maps>
                    <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                    <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                    <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                    <pin_map port_index="3" component_pin="pcie_tx3_p"/>
                    <pin_map port_index="4" component_pin="pcie_tx4_p"/>
                    <pin_map port_index="5" component_pin="pcie_tx5_p"/>
                    <pin_map port_index="6" component_pin="pcie_tx6_p"/>
                    <pin_map port_index="7" component_pin="pcie_tx7_p"/>
                  </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
                <pin_maps>
                    <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
                    <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                    <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                    <pin_map port_index="3" component_pin="pcie_rx3_p"/>
                    <pin_map port_index="4" component_pin="pcie_rx4_p"/>
                    <pin_map port_index="5" component_pin="pcie_rx5_p"/>
                    <pin_map port_index="6" component_pin="pcie_rx6_p"/>
                    <pin_map port_index="7" component_pin="pcie_rx7_p"/>
                  </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>


    <interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex16_preset">
          <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
		        	<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="pcie_tx0_n"/> 
                <pin_map port_index="1"  component_pin="pcie_tx1_n"/>
                <pin_map port_index="2"  component_pin="pcie_tx2_n"/>
                <pin_map port_index="3"  component_pin="pcie_tx3_n"/>
                <pin_map port_index="4"  component_pin="pcie_tx4_n"/>
                <pin_map port_index="5"  component_pin="pcie_tx5_n"/>
                <pin_map port_index="6"  component_pin="pcie_tx6_n"/>
                <pin_map port_index="7"  component_pin="pcie_tx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_n"/> 
                <pin_map port_index="9"  component_pin="pcie_tx9_n"/>
                <pin_map port_index="10" component_pin="pcie_tx10_n"/>
                <pin_map port_index="11" component_pin="pcie_tx11_n"/>
                <pin_map port_index="12" component_pin="pcie_tx12_n"/>
                <pin_map port_index="13" component_pin="pcie_tx13_n"/>
                <pin_map port_index="14" component_pin="pcie_tx14_n"/>
                <pin_map port_index="15" component_pin="pcie_tx15_n"/>				
              </pin_maps>
            </port_map>

            <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="pcie_rx0_n"/>
                <pin_map port_index="1"  component_pin="pcie_rx1_n"/>
                <pin_map port_index="2"  component_pin="pcie_rx2_n"/>
                <pin_map port_index="3"  component_pin="pcie_rx3_n"/>
                <pin_map port_index="4"  component_pin="pcie_rx4_n"/>
                <pin_map port_index="5"  component_pin="pcie_rx5_n"/>
                <pin_map port_index="6"  component_pin="pcie_rx6_n"/>
                <pin_map port_index="7"  component_pin="pcie_rx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_n"/>
                <pin_map port_index="9"  component_pin="pcie_rx9_n"/>
                <pin_map port_index="10" component_pin="pcie_rx10_n"/>
                <pin_map port_index="11" component_pin="pcie_rx11_n"/>
                <pin_map port_index="12" component_pin="pcie_rx12_n"/>
                <pin_map port_index="13" component_pin="pcie_rx13_n"/>
                <pin_map port_index="14" component_pin="pcie_rx14_n"/>
                <pin_map port_index="15" component_pin="pcie_rx15_n"/>				
              </pin_maps>
            </port_map>

            <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="pcie_tx0_p"/>
                <pin_map port_index="1"  component_pin="pcie_tx1_p"/>
                <pin_map port_index="2"  component_pin="pcie_tx2_p"/>
                <pin_map port_index="3"  component_pin="pcie_tx3_p"/>
                <pin_map port_index="4"  component_pin="pcie_tx4_p"/>
                <pin_map port_index="5"  component_pin="pcie_tx5_p"/>
                <pin_map port_index="6"  component_pin="pcie_tx6_p"/>
                <pin_map port_index="7"  component_pin="pcie_tx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_p"/>
                <pin_map port_index="9"  component_pin="pcie_tx9_p"/>
                <pin_map port_index="10" component_pin="pcie_tx10_p"/>
                <pin_map port_index="11" component_pin="pcie_tx11_p"/>
                <pin_map port_index="12" component_pin="pcie_tx12_p"/>
                <pin_map port_index="13" component_pin="pcie_tx13_p"/>
                <pin_map port_index="14" component_pin="pcie_tx14_p"/>
                <pin_map port_index="15" component_pin="pcie_tx15_p"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0"  component_pin="pcie_rx0_p"/> 
                <pin_map port_index="1"  component_pin="pcie_rx1_p"/>
                <pin_map port_index="2"  component_pin="pcie_rx2_p"/>
                <pin_map port_index="3"  component_pin="pcie_rx3_p"/>
                <pin_map port_index="4"  component_pin="pcie_rx4_p"/>
                <pin_map port_index="5"  component_pin="pcie_rx5_p"/>
                <pin_map port_index="6"  component_pin="pcie_rx6_p"/>
                <pin_map port_index="7"  component_pin="pcie_rx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_p"/> 
                <pin_map port_index="9"  component_pin="pcie_rx9_p"/>
                <pin_map port_index="10" component_pin="pcie_rx10_p"/>
                <pin_map port_index="11" component_pin="pcie_rx11_p"/>
                <pin_map port_index="12" component_pin="pcie_rx12_p"/>
                <pin_map port_index="13" component_pin="pcie_rx13_p"/>
                <pin_map port_index="14" component_pin="pcie_rx14_p"/>
                <pin_map port_index="15" component_pin="pcie_rx15_p"/>				
                </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>
 
        <interface mode="master" name="qsfp0_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_1x_preset">
          <description>1-lane GT interface over QSFP0</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>				
          </preferred_ips>
          <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp0_txn1" dir="out" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_TX1_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp0_txp1" dir="out" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_TX1_P"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp0_rxn1" dir="in" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_RX1_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp0_rxp1" dir="in" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_RX1_P"/>
                    </pin_maps>
                  </port_map>
                </port_maps>
                 <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>              
              </interface>

          <interface mode="master" name="qsfp0_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_2x_preset">
            <description>2-lane GT interface over QSFP0</description>
            <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
              <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
             </preferred_ips>
            <port_maps>
                    <port_map logical_port="GTX_N" physical_port="qsfp0_txn2" dir="out" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="QSFP28_0_TX1_N"/>
                        <pin_map port_index="1" component_pin="QSFP28_0_TX2_N"/>
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="GTX_P" physical_port="qsfp0_txp2" dir="out" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="QSFP28_0_TX1_P"/>
                        <pin_map port_index="1" component_pin="QSFP28_0_TX2_P"/>
                     </pin_maps>
                    </port_map>
                    <port_map logical_port="GRX_N" physical_port="qsfp0_rxn2" dir="in" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="QSFP28_0_RX1_N"/>
                        <pin_map port_index="1" component_pin="QSFP28_0_RX2_N"/>
                     </pin_maps>
                    </port_map>
                    <port_map logical_port="GRX_P" physical_port="qsfp0_rxp2" dir="in" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="QSFP28_0_RX1_P"/>
                        <pin_map port_index="1" component_pin="QSFP28_0_RX2_P"/>
                      </pin_maps>
                    </port_map>
                  </port_maps>
                    <parameters>
                    <parameter name="gt_loc" value="" />
                  </parameters>              
                </interface>

        <interface mode="master" name="qsfp0_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_3x_preset">
          <description>3-lane GT interface over QSFP0</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
         </preferred_ips>
          <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp0_txn3" dir="out" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_TX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_0_TX2_N"/>
                      <pin_map port_index="2" component_pin="QSFP28_0_TX3_N"/>
                   </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp0_txp3" dir="out" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_TX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_0_TX2_P"/>
                      <pin_map port_index="2" component_pin="QSFP28_0_TX3_P"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp0_rxn3" dir="in" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_RX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_0_RX2_N"/>
                      <pin_map port_index="2" component_pin="QSFP28_0_RX3_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp0_rxp3" dir="in" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_0_RX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_0_RX2_P"/>
                      <pin_map port_index="2" component_pin="QSFP28_0_RX3_P"/>
                    </pin_maps>
                  </port_map>
                </port_maps>
                  <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>              
              </interface>

        <interface mode="master" name="qsfp0_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_4x_preset">
        <description>4-lane GT interface over QSFP0</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
          <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>			
        </preferred_ips>
        <port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp0_txn4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_0_TX1_N"/>
                    <pin_map port_index="1" component_pin="QSFP28_0_TX2_N"/>
                    <pin_map port_index="2" component_pin="QSFP28_0_TX3_N"/>
                    <pin_map port_index="3" component_pin="QSFP28_0_TX4_N"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp0_txp4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_0_TX1_P"/>
                    <pin_map port_index="1" component_pin="QSFP28_0_TX2_P"/>
                    <pin_map port_index="2" component_pin="QSFP28_0_TX3_P"/>
                    <pin_map port_index="3" component_pin="QSFP28_0_TX4_P"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp0_rxn4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_0_RX1_N"/>
                    <pin_map port_index="1" component_pin="QSFP28_0_RX2_N"/>
                    <pin_map port_index="2" component_pin="QSFP28_0_RX3_N"/>
                    <pin_map port_index="3" component_pin="QSFP28_0_RX4_N"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp0_rxp4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_0_RX1_P"/>
                    <pin_map port_index="1" component_pin="QSFP28_0_RX2_P"/>
                    <pin_map port_index="2" component_pin="QSFP28_0_RX3_P"/>
                    <pin_map port_index="3" component_pin="QSFP28_0_RX4_P"/>
                  </pin_maps>
                </port_map>
              </port_maps>
               <parameters>
                <parameter name="gt_loc" value="" />
              </parameters>              
            </interface>
        
        <interface mode="master" name="qsfp1_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_1x_preset">
          <description>1-lane GT interface over QSFP0</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>				
          </preferred_ips>
          <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp1_txn1" dir="out" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp1_txp1" dir="out" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_P"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp1_rxn1" dir="in" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp1_rxp1" dir="in" >
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_P"/>
                    </pin_maps>
                  </port_map>
                </port_maps>
                  <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>              
              </interface>
    
        <interface mode="master" name="qsfp1_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_2x_preset">
          <description>2-lane GT interface over QSFP0</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            </preferred_ips>
          <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp1_txn2" dir="out" left="1" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_TX2_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp1_txp2" dir="out" left="1" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_TX2_P"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp1_rxn2" dir="in" left="1" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_RX2_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp1_rxp2" dir="in" left="1" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_RX2_P"/>
                    </pin_maps>
                  </port_map>
                </port_maps>
                  <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>              
              </interface>
    
        <interface mode="master" name="qsfp1_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_3x_preset">
          <description>3-lane GT interface over QSFP0</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
          </preferred_ips>
          <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp1_txn3" dir="out" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_TX2_N"/>
                      <pin_map port_index="2" component_pin="QSFP28_1_TX3_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp1_txp3" dir="out" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_TX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_TX2_P"/>
                      <pin_map port_index="2" component_pin="QSFP28_1_TX3_P"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp1_rxn3" dir="in" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_N"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_RX2_N"/>
                      <pin_map port_index="2" component_pin="QSFP28_1_RX3_N"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp1_rxp3" dir="in" left="2" right="0">
                    <pin_maps>
                      <pin_map port_index="0" component_pin="QSFP28_1_RX1_P"/>
                      <pin_map port_index="1" component_pin="QSFP28_1_RX2_P"/>
                      <pin_map port_index="2" component_pin="QSFP28_1_RX3_P"/>
                    </pin_maps>
                  </port_map>
                </port_maps>
                  <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>              
              </interface>

        <interface mode="master" name="qsfp1_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_4x_preset">
        <description>4-lane GT interface over QSFP0</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
          <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>			
        </preferred_ips>
        <port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp1_txn4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_1_TX1_N"/>
                    <pin_map port_index="1" component_pin="QSFP28_1_TX2_N"/>
                    <pin_map port_index="2" component_pin="QSFP28_1_TX3_N"/>
                    <pin_map port_index="3" component_pin="QSFP28_1_TX4_N"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp1_txp4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_1_TX1_P"/>
                    <pin_map port_index="1" component_pin="QSFP28_1_TX2_P"/>
                    <pin_map port_index="2" component_pin="QSFP28_1_TX3_P"/>
                    <pin_map port_index="3" component_pin="QSFP28_1_TX4_P"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp1_rxn4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_1_RX1_N"/>
                    <pin_map port_index="1" component_pin="QSFP28_1_RX2_N"/>
                    <pin_map port_index="2" component_pin="QSFP28_1_RX3_N"/>
                    <pin_map port_index="3" component_pin="QSFP28_1_RX4_N"/>
                  </pin_maps>                
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp1_rxp4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="QSFP28_1_RX1_P"/>
                    <pin_map port_index="1" component_pin="QSFP28_1_RX2_P"/>
                    <pin_map port_index="2" component_pin="QSFP28_1_RX3_P"/>
                    <pin_map port_index="3" component_pin="QSFP28_1_RX4_P"/>
                  </pin_maps>
                </port_map>
              </port_maps>
                <parameters>
                  <parameter name="gt_loc" value="" />
                </parameters>
            </interface>

    </interfaces>

    </component>

  <component name="hbm_cattrip" display_name="HBM CATTRIP (Mandatory)" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>HBM_CATTRIP Active hgh indicator to Satellite controller to indicate the HBM has exceded its maximum allowable temperature.</description>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="hbm" order="0"/>
      </preferred_ips>
    </component>

    <!--
  <component name="rs232_fpga_msp" display_name="MSP_UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>SC-to-UART Bridge, which allows serial communication to SC </description>
      <pins>
        <pin index="0" name="rs232_fpga_uart_msp_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_fpga_uart_msp_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>

  <component name="fpga_uart0" display_name="FPGA_UART0" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>FPGA UART0 </description>
      <pins>
        <pin index="0" name="fpga_uart0_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="fpga_uart0_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
  -->

  <component name="qsfp0_refclk0" display_name="QSFP reference differential clock input 0" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 161 MHz oscillator used as a GT reference clock on the board</description>
      <parameters>
        <parameter name="frequency" value="161132812"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>

  <component name="qsfp1_refclk0" display_name="QSFP reference differential clock input 1" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 161 MHz oscillator used as a GT reference clock on the board</description>
      <parameters>
        <parameter name="frequency" value="161132812"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>

    <!--
  <component name="slr0_freerun_clk" display_name="100MHz differential clock input" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as Freerunning differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <component name="slr1_freerun_clk" display_name="100MHz differential clock input" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as Freerunning differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
  -->

  <component name="reset_si5394" display_name="Reset to SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
    <description>GPIO reset to SI5394 (SI_RSTBB) </description>
  </component>
  
  <component name="gpio_si5394" display_name="GPIO from SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
    <description>GPIO from SI5394 (SI_INTRB, SI_PLL_LOCK, SI_IN_LOS)</description>
  </component>
  
  <component name="msp_gpio" display_name="GPIO from MSP" type="chip" sub_type="led" major_group="General Purpose Input or Output">
    <description>GPIO signals from MSP Satellite Controller to the CMS</description>
    <preferred_ips>
      <preferred_ip vendor="xilinx.com" library="ip" name="cms_subsystem" order="0"/>
    </preferred_ips>
  </component>
  
  <component name="iic_si5394" display_name="I2C SI5394" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
    <description>I2C to SI5394</description>
  </component>

  <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="High Speed Tranceivers" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
    </component>

  <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="High Speed Tranceivers">
      <description>PCI Express</description>

      <component_modes>

    <component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>

    <component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>


    <component_mode name="pci_express_x16" display_name="pci_express x16 ">
          <interfaces>
            <interface name="pci_express_x16"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>

      </component_modes>

    </component>

    <component name="qsfp0" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="High Speed Tranceivers" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
          <description>QSFP Connector 0</description>

        <component_modes>
        
          <component_mode name="qsfp0_1x_161" display_name="qsfp0_1x_161">
                <interfaces>
                  <interface name="qsfp0_1x"/>
                  <interface name="qsfp0_refclk0" optional="true"/>
                </interfaces>
                <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
                  <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
                </preferred_ips>
              </component_mode>
          
          <component_mode name="qsfp0_2x_161" display_name="qsfp0_2x_161">
              <interfaces>
                <interface name="qsfp0_2x"/>
                <interface name="qsfp0_refclk0" optional="true"/>
               </interfaces>
              <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
                <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
              </preferred_ips>
            </component_mode>
        
          <component_mode name="qsfp0_3x_161" display_name="qsfp0_3x_161">
              <interfaces>
                <interface name="qsfp0_3x"/>
                <interface name="qsfp0_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
              </preferred_ips>
           </component_mode>

        <component_mode name="qsfp0_4x_161" display_name="qsfp0_4x_161">
              <interfaces>
                <interface name="qsfp0_4x"/>
                <interface name="qsfp0_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
              </preferred_ips>
            </component_mode>

        </component_modes>
      </component>

    <component name="qsfp1" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="High Speed Tranceivers" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
          <description>QSFP Connector 1</description>

        <component_modes>
        
          <component_mode name="qsfp1_1x_161" display_name="qsfp1_1x_161">
            <interfaces>
              <interface name="qsfp1_1x"/>
              <interface name="qsfp1_refclk0" optional="true"/>
            </interfaces>
            <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
            </preferred_ips>
          </component_mode>
        
        <component_mode name="qsfp1_2x_161" display_name="qsfp1_2x_161">
            <interfaces>
              <interface name="qsfp1_2x"/>
              <interface name="qsfp1_refclk0" optional="true"/>
            </interfaces>
            <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
              <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
            </preferred_ips>
          </component_mode>
      
        <component_mode name="qsfp1_3x_161" display_name="qsfp1_3x_161">
            <interfaces>
              <interface name="qsfp1_3x"/>
              <interface name="qsfp1_refclk0" optional="true"/>
            </interfaces>
            <preferred_ips>
              <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
              <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
            </preferred_ips>
        </component_mode>  

        <component_mode name="qsfp1_4x_161" display_name="qsfp1_4x_161">
              <interfaces>
                <interface name="qsfp1_4x"/>
                <interface name="qsfp1_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
                <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
              </preferred_ips>
            </component_mode>

        </component_modes>
      </component>

 </components>


  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>

  <connections>

  <connection name="part0_hbm_cattrip" component1="part0" component2="hbm_cattrip">
      <connection_map name="part0_hbm_cattrip" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="0" c2_end_index="0"/>
    </connection>

  <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

  <connection name="part0_qsfp28_leds" component1="part0" component2="qsfp28_leds">
      <connection_map name="part0_qsfp28_leds" typical_delay="5" c1_st_index="3" c1_end_index="8" c2_st_index="0" c2_end_index="5"/>  
    </connection>
  
  <connection name="part0_reset_si5394" component1="part0" component2="reset_si5394">
     <connection_map name="part0_reset_si5394" typical_delay="5" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
  </connection>
  
  <connection name="part0_gpio_si5394" component1="part0" component2="gpio_si5394">
     <connection_map name="part0_gpio_si5394" typical_delay="5" c1_st_index="12" c1_end_index="14" c2_st_index="0" c2_end_index="2"/>
    </connection>
  
  <connection name="part0_msp_gpio" component1="part0" component2="msp_gpio">
      <connection_map name="part0_msp_gpio" typical_delay="5" c1_st_index="17" c1_end_index="18" c2_st_index="0" c2_end_index="1"/>
    </connection>
  
  <connection name="part0_iic_si5394" component1="part0" component2="iic_si5394">
      <connection_map name="part0_iic_si5394" typical_delay="5" c1_st_index="15" c1_end_index="16" c2_st_index="0" c2_end_index="1"/>
    </connection>

  <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk" typical_delay="5" c1_st_index="700" c1_end_index="701" c2_st_index="0" c2_end_index="1"/>
    </connection>

  <connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="702" c1_end_index="765" c2_st_index="0" c2_end_index="63"/>
    </connection>

   <connection name="part0_qsfp0_refclk0" component1="part0" component2="qsfp0_refclk0">
      <connection_map name="part0_qsfp0_refclk0" typical_delay="5" c1_st_index="100" c1_end_index="101" c2_st_index="0" c2_end_index="1"/>
    </connection>

   <connection name="part0_qsfp1_refclk0" component1="part0" component2="qsfp1_refclk0">
      <connection_map name="part0_qsfp1_refclk0" typical_delay="5" c1_st_index="102" c1_end_index="103" c2_st_index="0" c2_end_index="1"/>
    </connection>

  <connection name="part0_qsfp0_gt" component1="part0" component2="qsfp0">
      <connection_map name="part0_qsfp0_gt" typical_delay="5" c1_st_index="800" c1_end_index="815" c2_st_index="0" c2_end_index="15"/>
    </connection>

  <connection name="part0_qsfp1_gt" component1="part0" component2="qsfp1">
      <connection_map name="part0_qsfp1_gt" typical_delay="5" c1_st_index="850" c1_end_index="865" c2_st_index="0" c2_end_index="15"/>
    </connection>

  </connections>

<ip_associated_rules>
    <ip_associated_rule name="default">
      <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="qdma" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="hbm" version="*" ip_interface="DRAM_0_STAT_CATTRIP">
        <associated_board_interfaces>
          <associated_board_interface name="hbm_cattrip" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_refclk" order="0"/>
        <!--  <associated_board_interface name="cmc_clk" order="1"/>
          <associated_board_interface name="hbm_clk" order="2"/> -->
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="clk_wiz" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
        <!--  <associated_board_interface name="cmc_clk" order="0"/> -->
          <associated_board_interface name="pcie_refclk" order="0"/>
        <!--  <associated_board_interface name="hbm_clk" order="2"/> -->
        </associated_board_interfaces>
      </ip>
      
      
      <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_1x" order="0"/>
          <associated_board_interface name="qsfp0_2x" order="1"/>
          <associated_board_interface name="qsfp0_3x" order="2"/>
          <associated_board_interface name="qsfp0_4x" order="3"/>
          <associated_board_interface name="qsfp1_1x" order="4"/>
          <associated_board_interface name="qsfp1_2x" order="5"/>
          <associated_board_interface name="qsfp1_3x" order="6"/>
          <associated_board_interface name="qsfp1_4x" order="7"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_1x" order="0"/>
          <associated_board_interface name="qsfp0_2x" order="1"/>
          <associated_board_interface name="qsfp0_3x" order="2"/>
          <associated_board_interface name="qsfp0_4x" order="3"/>
          <associated_board_interface name="qsfp1_1x" order="4"/>
          <associated_board_interface name="qsfp1_2x" order="5"/>
          <associated_board_interface name="qsfp1_3x" order="6"/>
          <associated_board_interface name="qsfp1_4x" order="7"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_2x" order="0"/>
          <associated_board_interface name="qsfp0_4x" order="1"/>
          <associated_board_interface name="qsfp1_2x" order="2"/>
          <associated_board_interface name="qsfp1_4x" order="3"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_4x" order="0"/>
          <associated_board_interface name="qsfp1_4x" order="1"/>
        </associated_board_interfaces>
      </ip>
    
      <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_refclk0" order="0"/>
          <associated_board_interface name="qsfp1_refclk0" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_refclk0" order="0"/>
          <associated_board_interface name="qsfp1_refclk0" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_refclk0" order="0"/>
          <associated_board_interface name="qsfp1_refclk0" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp0_refclk0" order="0"/>
          <associated_board_interface name="qsfp1_refclk0" order="1"/>
        </associated_board_interfaces>
      </ip>
    </ip_associated_rule>
  </ip_associated_rules>

</board>

