Design Assistant report for Shift
Thu Dec 26 19:56:58 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Medium Violations
  5. Information only Violations
  6. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Thu Dec 26 19:56:58 2019 ;
; Revision Name                     ; Shift                               ;
; Top-level Entity Name             ; shift                               ;
; Family                            ; Stratix II                          ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 0                                   ;
; Total Medium Violations           ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; Total Information only Violations ; 30                                  ;
; - Rule T102                       ; 30                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Option                                                                                                                                                                                                                                                                                   ; Setting        ; To ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                    ; Post-Synthesis ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                            ; 25             ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                        ; 30             ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                           ; 30             ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                        ; 50             ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                     ; On             ;    ;
; Rule C102: Logic cell should not be used to generate inverted clock                                                                                                                                                                                                                      ; On             ;    ;
; Rule C103: Gated clock is not feeding at least a pre-defined number of clock port to effectively save power                                                                                                                                                                              ; On             ;    ;
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                                                                                                                       ; On             ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.)     ; On             ;    ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                    ; On             ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                             ; On             ;    ;
; Rule R102: External reset should be synchronized using two cascaded registers                                                                                                                                                                                                            ; On             ;    ;
; Rule R103: External reset should be correctly synchronized                                                                                                                                                                                                                               ; On             ;    ;
; Rule R104: The reset signal that is generated in one clock domain and is used in the other clock domain, should be correctly synchronized                                                                                                                                                ; On             ;    ;
; Rule R105: The reset signal that is generated in one clock domain and is used in the other clock domain, should be synchronized                                                                                                                                                          ; On             ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                         ; On             ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                 ; On             ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                 ; On             ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                               ; On             ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                        ; On             ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                             ; On             ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                               ; On             ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                             ; On             ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                          ; On             ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                             ; On             ;    ;
; Rule A109: Combinational logic should not directly drive write enable signal of asynchronous RAM                                                                                                                                                                                         ; On             ;    ;
; Rule A110: Design should not contain asynchronous memory                                                                                                                                                                                                                                 ; On             ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                 ; On             ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On             ;    ;
; Rule S103: More than one asynchronous signal port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On             ;    ;
; Rule S104: Clock port and any other signal port of same register should not be driven by the same signal source                                                                                                                                                                          ; On             ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                            ; On             ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                     ; On             ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                  ; On             ;    ;
; Rule H101: Only one VREF pin should be assigned to the HardCopy test pin in an I/O bank (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.) ; On             ;    ;
; Rule H102: PLL clock output drives multiple clock network types (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.)                         ; On             ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                            ; Off            ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                       ; Off            ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                         ; Off            ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                             ; Off            ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                            ; Off            ;    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+


+---------------------------------------------------------------------------------------------+
; Medium Violations                                                                           ;
+-------------------------------------------------------------------------------+-------------+
; Rule name                                                                     ; Name        ;
+-------------------------------------------------------------------------------+-------------+
; Rule R102: External reset should be synchronized using two cascaded registers ; CLR         ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[7] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[6] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[5] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[4] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[3] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[2] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[1] ;
;  Reset signal destination node(s) list                                        ; Q_SIGNAL[0] ;
+-------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------+
; Information only Violations                                                      ;
+----------------------------------------------------------+-------------+---------+
; Rule name                                                ; Name        ; Fan-Out ;
+----------------------------------------------------------+-------------+---------+
; Rule T102: Top nodes with the highest number of fan-outs ; S           ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs ; CLR         ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs ; LOD         ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs ; CLK         ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[4] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[5] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[6] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[1] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[3] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[2] ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[0] ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL[7] ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~21 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[5]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~22 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[6]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[0]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~23 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; DIR         ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[7]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; DIL         ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~17 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[1]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~18 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[2]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~19 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[3]        ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~16 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Q_SIGNAL~20 ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; D[4]        ; 1       ;
+----------------------------------------------------------+-------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Dec 26 19:56:58 2019
Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off Shift -c Shift
Info: Automatically selected device EP2S15F484C3 for design Shift
Warning: (Medium) Rule R102: External reset should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning: Node  "CLR"
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 30 node(s) with highest fan-out.
    Info: Node  "S"
    Info: Node  "CLR"
    Info: Node  "LOD"
    Info: Node  "CLK"
    Info: Node  "Q_SIGNAL[4]"
    Info: Node  "Q_SIGNAL[5]"
    Info: Node  "Q_SIGNAL[6]"
    Info: Node  "Q_SIGNAL[1]"
    Info: Node  "Q_SIGNAL[3]"
    Info: Node  "Q_SIGNAL[2]"
    Info: Node  "Q_SIGNAL[0]"
    Info: Node  "Q_SIGNAL[7]"
    Info: Node  "Q_SIGNAL~21"
    Info: Node  "D[5]"
    Info: Node  "Q_SIGNAL~22"
    Info: Node  "D[6]"
    Info: Node  "D[0]"
    Info: Node  "Q_SIGNAL~23"
    Info: Node  "DIR"
    Info: Node  "D[7]"
    Info: Node  "DIL"
    Info: Node  "Q_SIGNAL~17"
    Info: Node  "D[1]"
    Info: Node  "Q_SIGNAL~18"
    Info: Node  "D[2]"
    Info: Node  "Q_SIGNAL~19"
    Info: Node  "D[3]"
    Info: Node  "Q_SIGNAL~16"
    Info: Node  "Q_SIGNAL~20"
    Info: Node  "D[4]"
Info: Design Assistant information: finished post-synthesis analysis of current design -- generated 30 information messages and 1 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Thu Dec 26 19:56:58 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


