
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355975500                       # Number of ticks simulated
final_tick                               2263605292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              314524784                       # Simulator instruction rate (inst/s)
host_op_rate                                314516292                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              805379391                       # Simulator tick rate (ticks/s)
host_mem_usage                                 831792                       # Number of bytes of host memory used
host_seconds                                     0.44                       # Real time elapsed on the host
sim_insts                                   139012026                       # Number of instructions simulated
sim_ops                                     139012026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1528                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256556982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78027842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     85039560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53217146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274715535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159471649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            907028714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256556982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     85039560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274715535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       616312078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291435787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291435787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291435787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256556982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78027842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     85039560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53217146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274715535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159471649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198464501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       517056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            771200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484352                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484352                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2358                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8079                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7568                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7568                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81084232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423939288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9169170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168281244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31462839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452504456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2166441230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81084232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9169170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31462839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121716242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1360632965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1360632965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1360632965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81084232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423939288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9169170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168281244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31462839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452504456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3527074195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358611000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358775500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.605339                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.027270                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578069                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735557                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358611000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358775500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898253                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320542                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358611000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358775500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.949867                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   253.372514                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577353                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.494868                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.495996                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358557000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358721500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089890                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512895                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576995                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873222                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139141500     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151435500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61881500     75.48%     75.48% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.52%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4863                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.826267                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65218                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.411063                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.952082                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.874185                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048735                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.802489                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851223                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129878                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129878                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30692                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30692                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25622                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25622                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56314                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56314                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56314                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56314                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2796                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2796                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2163                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2163                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4959                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4959                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4959                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4959                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27785                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27785                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61273                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61273                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61273                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61273                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083493                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083493                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077848                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077848                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080933                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080933                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080933                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080933                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3039                       # number of writebacks
system.cpu4.dcache.writebacks::total             3039                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999367                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277210                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           113.008561                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.564744                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.434623                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053837                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946161                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336042                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336042                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164340                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164340                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164340                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164340                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164340                       # number of overall hits
system.cpu4.icache.overall_hits::total         164340                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166794                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166794                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166794                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166794                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166794                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166794                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014713                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014713                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014713                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014713                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014713                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014713                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352479500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358917000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1898121000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2086                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          443.170177                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46044                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2086                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.072867                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.571437                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.598741                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161272                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.704294                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.865567                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79593                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79593                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22645                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22645                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12693                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12693                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35338                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35338                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35338                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35338                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1654                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1654                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          689                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2343                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2343                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2343                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2343                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068069                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068069                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu5.dcache.writebacks::total              987                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.073384                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.926616                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367331                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632669                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553639500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563373500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682968500     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12528                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.486399                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153107                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12528                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.221185                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.213700                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.272699                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195730                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627486                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823216                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356218                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356218                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76398                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76398                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80034                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80034                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156432                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156432                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156432                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156432                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5851                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5851                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6868                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6868                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12719                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12719                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12719                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12719                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075193                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075193                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075193                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075193                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8224                       # number of writebacks
system.cpu6.dcache.writebacks::total             8224                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871716                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.704707                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.167009                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399814                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599936                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358566000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358730500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786947                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635502                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151446                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2712                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          920                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36261                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35643                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120472                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493112                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32919     92.36%     92.36% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1800      5.05%     97.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     229      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35643                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56169                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6462                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12053                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3246                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18738                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12250                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5799                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              263                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             339                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9459                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9459                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10580                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14760                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6607                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37446                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80621                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       213016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2938928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32186                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88358                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371353                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787601                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67564     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13203     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3810      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3135      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88358                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3079.165636                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1001.114927                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482716                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   326.438662                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          485                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   577.127756                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244413                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.079697                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140900                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.751749                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19149                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.738944                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22374                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19149                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.168416                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1787.339414                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    17.468146                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.141880                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803679                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.475064                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205826                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   360.627951                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   332.801643                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.434614                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.068226                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   446.546690                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   766.825812                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.436362                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004265                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008580                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088044                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081250                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028915                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029069                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.109020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187213                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.975034                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442477                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442477                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          217                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          482                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             795                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          730                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2747                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4053                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1090                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          845                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2670                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4606                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2747                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3152                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9454                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1307                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2747                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3152                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9454                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          130                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           20                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          155                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1764                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6334                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8646                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1703                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4105                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1765                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3215                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5750                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3529                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1703                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9549                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18501                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3529                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1703                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9549                       # number of overall misses
system.l2cache1.overall_misses::total           18501                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          192                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1981                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9441                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4836                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2259                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12701                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27955                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4836                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2259                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12701                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27955                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.869565                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.807292                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890459                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929284                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915793                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.503187                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.618214                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.476780                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546304                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555234                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729735                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583444                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.751831                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661814                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729735                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583444                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382697                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.751831                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661814                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9178                       # number of writebacks
system.l2cache1.writebacks::total                9178                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4911                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4911                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14408                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14436                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14471                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26767                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35632                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710317                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453622                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10322     28.97%     28.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  25310     71.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35632                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9857                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9178                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6702                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             289                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            252                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8601                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8583                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9857                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37985                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15433                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53418                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53427                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1337856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429680                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767536                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13029                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48630                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267736                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442784                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35610     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13020     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48630                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.158104                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.157407                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.509838                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.509881                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6499                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881427                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6499                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002462                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.789387                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.266063                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.478109                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.934897                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.037380                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.097996                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.275183                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.299337                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079129                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.029882                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058431                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064836                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.256125                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204699                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992589                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88599                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88599                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1528                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4905                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1528                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5101                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1528                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5101                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4906                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1528                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5102                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1528                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5102                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6508                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.827137                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6508                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002612                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.092584                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004434                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.320619                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.514044                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.959478                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.100043                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.403250                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.430417                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.255786                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.082539                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032128                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059967                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068753                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275203                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214401                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989196                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88680                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88680                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1528                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1528                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5100                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1528                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5100                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1528                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5101                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1528                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5101                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.854153                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.853456                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.428341                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.428385                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526800470                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524454256.048847                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346213.951153                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526800555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524454341.004792                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346213.995208                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526800640                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524454425.960737                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346214.039263                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526800725                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524454510.916682                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346214.083318                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33985                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28377                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62362                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302177                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166682                       # Number of instructions committed
system.switch_cpus4.committedOps               166682                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160928                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17262                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160928                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222003                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113655                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62626                       # number of memory refs
system.switch_cpus4.num_load_insts              34189                       # Number of load instructions
system.switch_cpus4.num_store_insts             28437                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231344.298231                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70832.701769                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234408                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765592                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22734                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96724     57.99%     59.68% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35142     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28717     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166794                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526801094                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648185177.151700                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878615916.848300                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194092                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805908                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527210585                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644043765.637758                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883166819.362242                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636853                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363147                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526800980                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524454765.784516                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346214.215483                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4907                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3501                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4907                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15441                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15441                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15450                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33313                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42140                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755363                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429877                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10309     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31831     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42140                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.422754                       # Number of seconds simulated
sim_ticks                                422753799500                       # Number of ticks simulated
final_tick                               2686716725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2582581                       # Simulator instruction rate (inst/s)
host_op_rate                                  2582581                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1102084281                       # Simulator tick rate (ticks/s)
host_mem_usage                                 841008                       # Number of bytes of host memory used
host_seconds                                   383.59                       # Real time elapsed on the host
sim_insts                                   990664771                       # Number of instructions simulated
sim_ops                                     990664771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       116800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        44480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        50368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        37952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      1957120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      2095360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        19840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         6528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           4342144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        50368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      1957120                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      2153024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1950016                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1950016                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1825                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          695                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          787                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          593                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        30580                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        32740                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          310                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              67846                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        30469                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             30469                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       276284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       105215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       119143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        89773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      4629456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      4956455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        46930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        15442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst         8024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst          454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data          757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst         6056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         4087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst         6510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data         3179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             10271094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       276284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       119143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      4629456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        46930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst         8024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst          454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst         6056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst         6510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         5092855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        4612652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             4612652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        4612652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       276284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       105215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       119143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        89773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      4629456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      4956455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        46930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        15442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst         8024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst          454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data          757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst         6056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         4087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst         6510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data         3179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            14883746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       167552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        69248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      9444992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        17600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data        11776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         4992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         9024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         5120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      3559424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          13329344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        39616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      7782592                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        7782592                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2618                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1082                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       147578                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          275                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           80                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        55616                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             208271                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       121603                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            121603                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        77511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data       396335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst         9083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       163802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst         7115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     22341590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        41632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data        27855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        11808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        21346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        12111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        8419614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             31529803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        77511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst         9083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst         7115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           93709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       18409277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18409277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       18409277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        77511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       396335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst         9083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       163802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst         7115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     22341590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        41632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data        27855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        11808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        21346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        12111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       8419614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            49939080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     437                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9958                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2276     25.91%     25.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    116      1.32%     27.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    433      4.93%     32.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     32.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5957     67.82%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8783                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2276     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     116      2.27%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     433      8.49%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2276     44.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5102                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            422332524500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8700000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               21217000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              391358000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        422753964000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.382072                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.580895                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.15%      0.16% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.02%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7665     83.96%     84.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                    868      9.51%     93.66% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     93.67% # number of callpals executed
system.cpu0.kern.callpal::rti                     568      6.22%     99.89% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.10%     99.99% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9129                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              585                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.035897                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.067769                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63872000     50.01%     50.01% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            63858000     49.99%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             8402                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.464461                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             147792                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8402                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.590098                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.464461                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.967704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           965709                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          965709                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       293988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         293988                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       165436                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        165436                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3858                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         3348                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3348                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       459424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          459424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       459424                       # number of overall hits
system.cpu0.dcache.overall_hits::total         459424                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6532                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4218                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4218                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          222                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          594                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          594                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10750                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10750                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10750                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10750                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       300520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       300520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       169654                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       169654                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       470174                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       470174                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       470174                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       470174                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021736                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021736                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024862                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024862                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.054412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.054412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.150685                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.150685                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022864                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4054                       # number of writebacks
system.cpu0.dcache.writebacks::total             4054                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6902                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             684654                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6902                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            99.196465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000205                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999795                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2796550                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2796550                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1387922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1387922                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1387922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1387922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1387922                       # number of overall hits
system.cpu0.icache.overall_hits::total        1387922                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6902                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6902                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6902                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6902                       # number of overall misses
system.cpu0.icache.overall_misses::total         6902                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1394824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1394824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1394824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1394824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1394824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1394824                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004948                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004948                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         6902                       # number of writebacks
system.cpu0.icache.writebacks::total             6902                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     438                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8398                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1858     26.75%     26.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    433      6.23%     32.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.03%     33.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4652     66.98%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6945                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1858     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     433     10.44%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.05%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1856     44.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4149                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            422514216500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               21217000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              233774500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        422769529000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.398968                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597408                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      0.76%      0.76% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.07%      0.83% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6008     80.62%     81.45% # number of callpals executed
system.cpu1.kern.callpal::rdps                    869     11.66%     93.12% # number of callpals executed
system.cpu1.kern.callpal::rti                     502      6.74%     99.85% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.12%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7452                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                437                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002288                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.217252                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68754000      5.39%      5.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8354000      0.65%      6.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1198583000     93.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5846                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          443.136986                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              62694                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5846                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.724256                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.111571                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   438.025415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.009984                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.855518                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.865502                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           596721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          596721                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       184669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         184669                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        98722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         98722                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1651                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1651                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1641                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1641                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       283391                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          283391                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       283391                       # number of overall hits
system.cpu1.dcache.overall_hits::total         283391                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6344                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1307                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1307                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          133                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7651                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7651                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7651                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7651                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       191013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       191013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       100029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       100029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       291042                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       291042                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       291042                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       291042                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.033212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033212                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.013066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013066                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074552                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074552                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.076533                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.076533                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026288                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026288                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026288                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026288                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1869                       # number of writebacks
system.cpu1.dcache.writebacks::total             1869                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4827                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             247940                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.365237                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.141367                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   482.858633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.056917                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.943083                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1849215                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1849215                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       917367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         917367                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       917367                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          917367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       917367                       # number of overall hits
system.cpu1.icache.overall_hits::total         917367                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4827                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4827                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4827                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4827                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4827                       # number of overall misses
system.cpu1.icache.overall_misses::total         4827                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       922194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       922194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       922194                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       922194                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       922194                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       922194                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005234                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005234                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005234                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005234                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4827                       # number of writebacks
system.cpu1.icache.writebacks::total             4827                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     164                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    742618                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6261     35.83%     35.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     54      0.31%     36.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    433      2.48%     38.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  10726     61.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               17474                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6259     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      54      0.42%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     433      3.33%     51.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6259     48.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                13005                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            422033204000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3861000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               21217000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              902547000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        422960829000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999681                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.583535                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.744249                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1011     97.68%     97.68% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      0.58%     98.26% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.10%     98.36% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      0.48%     98.84% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.10%     98.94% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.10%     99.03% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      0.58%     99.61% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      0.10%     99.71% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.10%     99.81% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.10%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.10%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1035                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  119      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14921      2.02%      2.03% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1127      0.15%      2.19% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      2.19% # number of callpals executed
system.cpu2.kern.callpal::rti                    2066      0.28%      2.46% # number of callpals executed
system.cpu2.kern.callpal::callsys                1044      0.14%      2.61% # number of callpals executed
system.cpu2.kern.callpal::rdunique             720941     97.39%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                740228                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2184                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2041                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2040                      
system.cpu2.kern.mode_good::user                 2041                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.934066                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.965917                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5731364000      1.35%      1.35% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        418011899500     98.65%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     119                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           714163                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.683919                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          237330391                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           714163                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           332.319640                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.062914                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.621005                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997307                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997430                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          444                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        476821682                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       476821682                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    165879286                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      165879286                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     71155349                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      71155349                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       148848                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       148848                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       151961                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       151961                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    237034635                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       237034635                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    237034635                       # number of overall hits
system.cpu2.dcache.overall_hits::total      237034635                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       216953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       216953                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       496704                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       496704                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3315                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3315                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          186                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       713657                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        713657                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       713657                       # number of overall misses
system.cpu2.dcache.overall_misses::total       713657                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    166096239                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    166096239                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     71652053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     71652053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       152163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       152163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       152147                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       152147                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    237748292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    237748292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    237748292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    237748292                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.001306                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001306                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.006932                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006932                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.021786                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.021786                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001223                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001223                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003002                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003002                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003002                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003002                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       547009                       # number of writebacks
system.cpu2.dcache.writebacks::total           547009                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2715609                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          840761496                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2715609                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           309.603296                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.185755                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.814245                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000363                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999637                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1692385207                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1692385207                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    842119190                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      842119190                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    842119190                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       842119190                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    842119190                       # number of overall hits
system.cpu2.icache.overall_hits::total      842119190                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2715609                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2715609                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2715609                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2715609                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2715609                       # number of overall misses
system.cpu2.icache.overall_misses::total      2715609                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    844834799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    844834799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    844834799                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    844834799                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    844834799                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    844834799                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003214                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003214                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003214                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003214                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003214                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003214                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2715609                       # number of writebacks
system.cpu2.icache.writebacks::total          2715609                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     438                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      7603                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1756     26.10%     26.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    433      6.44%     32.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.03%     32.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4536     67.43%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                6727                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1756     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     433     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.05%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1754     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3945                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            422519850000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               21217000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              228021000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        422769444000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386684                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.586443                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5857     81.73%     81.79% # number of callpals executed
system.cpu3.kern.callpal::rdps                    869     12.13%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                     435      6.07%     99.99% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7166                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              438                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             3670                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          430.393401                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              26529                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3670                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.228610                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   101.081990                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   329.311411                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.197426                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.643186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.840612                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           514384                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          514384                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       160717                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         160717                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        85859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         85859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1256                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1256                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       246576                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          246576                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       246576                       # number of overall hits
system.cpu3.dcache.overall_hits::total         246576                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         4619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4619                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          701                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          103                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          129                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         5320                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5320                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         5320                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5320                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       165336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       165336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1356                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1356                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       251896                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       251896                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       251896                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       251896                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027937                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027937                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008098                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008098                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.075791                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.075791                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.095133                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.095133                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021120                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021120                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021120                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021120                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu3.dcache.writebacks::total              650                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4029                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             175037                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4029                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.444279                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    35.181505                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   476.818495                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.068714                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.931286                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1559119                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1559119                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       773516                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         773516                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       773516                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          773516                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       773516                       # number of overall hits
system.cpu3.icache.overall_hits::total         773516                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4029                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4029                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4029                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4029                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4029                       # number of overall misses
system.cpu3.icache.overall_misses::total         4029                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       777545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       777545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       777545                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       777545                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       777545                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       777545                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005182                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005182                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005182                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005182                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005182                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005182                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4029                       # number of writebacks
system.cpu3.icache.writebacks::total             4029                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     434                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      7701                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1812     26.51%     26.51% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    433      6.34%     32.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.01%     32.86% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   4589     67.14%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                6835                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1812     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     433     10.67%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.02%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1811     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 4057                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            422522739000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               21217000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              225281000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        422769401500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.394639                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.593563                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                 5967     82.11%     82.11% # number of callpals executed
system.cpu4.kern.callpal::rdps                    866     11.92%     94.03% # number of callpals executed
system.cpu4.kern.callpal::rti                     434      5.97%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  7267                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              434                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             3164                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          394.507506                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              20785                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             3164                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             6.569216                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   394.507506                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.770522                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.770522                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           506706                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          506706                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       159705                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         159705                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        83877                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         83877                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1230                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1230                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1190                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1190                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       243582                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          243582                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       243582                       # number of overall hits
system.cpu4.dcache.overall_hits::total         243582                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         4287                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4287                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          507                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          507                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           99                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          132                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4794                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4794                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4794                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4794                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       163992                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       163992                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        84384                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        84384                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1322                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1322                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       248376                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       248376                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       248376                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       248376                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026142                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026142                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006008                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006008                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.074492                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.074492                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.099849                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.099849                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.019301                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019301                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.019301                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019301                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          476                       # number of writebacks
system.cpu4.dcache.writebacks::total              476                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             3016                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             140881                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3016                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            46.711207                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     1.006253                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.993747                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001965                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998035                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1540228                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1540228                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       765590                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         765590                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       765590                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          765590                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       765590                       # number of overall hits
system.cpu4.icache.overall_hits::total         765590                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         3016                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3016                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         3016                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3016                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         3016                       # number of overall misses
system.cpu4.icache.overall_misses::total         3016                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       768606                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       768606                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       768606                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       768606                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       768606                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       768606                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.003924                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.003924                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.003924                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.003924                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.003924                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.003924                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         3016                       # number of writebacks
system.cpu4.icache.writebacks::total             3016                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     434                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      7551                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1738     26.00%     26.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    433      6.48%     32.48% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.01%     32.49% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   4513     67.51%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                6685                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1738     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     433     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    1737     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 3909                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            422524053000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               21217000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              223918000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        422769359000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.384888                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.584742                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 5817     81.73%     81.73% # number of callpals executed
system.cpu5.kern.callpal::rdps                    866     12.17%     93.90% # number of callpals executed
system.cpu5.kern.callpal::rti                     434      6.10%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  7117                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              434                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             4452                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.288623                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              20381                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.577942                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   455.288623                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.889236                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.889236                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           502969                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          502969                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       157117                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         157117                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        83041                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         83041                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          879                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          879                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1186                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1186                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       240158                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          240158                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       240158                       # number of overall hits
system.cpu5.dcache.overall_hits::total         240158                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         5258                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5258                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          473                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          473                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          439                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          439                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          124                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         5731                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5731                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         5731                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5731                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       162375                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       162375                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        83514                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        83514                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       245889                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       245889                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       245889                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       245889                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.032382                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032382                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005664                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005664                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.333080                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.333080                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.094656                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.094656                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.023307                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.023307                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.023307                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.023307                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu5.dcache.writebacks::total              814                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             2958                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             123108                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2958                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            41.618661                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    78.003246                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   433.996754                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.152350                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.847650                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1524542                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1524542                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       757834                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         757834                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       757834                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          757834                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       757834                       # number of overall hits
system.cpu5.icache.overall_hits::total         757834                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         2958                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2958                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         2958                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2958                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         2958                       # number of overall misses
system.cpu5.icache.overall_misses::total         2958                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       760792                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       760792                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       760792                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       760792                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       760792                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       760792                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003888                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003888                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003888                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003888                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         2958                       # number of writebacks
system.cpu5.icache.writebacks::total             2958                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     434                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      7537                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1780     26.68%     26.68% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    433      6.49%     33.17% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.01%     33.19% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   4457     66.81%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                6671                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1780     44.58%     44.58% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     433     10.84%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.03%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1779     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 3993                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            422524559000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               21217000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              223376000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        422769316500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.399147                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.598561                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 5803     81.70%     81.70% # number of callpals executed
system.cpu6.kern.callpal::rdps                    866     12.19%     93.89% # number of callpals executed
system.cpu6.kern.callpal::rti                     434      6.11%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  7103                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              434                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements             1894                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          462.332561                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              16486                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1894                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             8.704329                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   462.332561                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.902993                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.902993                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           441826                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          441826                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       138799                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         138799                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75037                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75037                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1287                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1287                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1196                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1196                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       213836                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          213836                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       213836                       # number of overall hits
system.cpu6.dcache.overall_hits::total         213836                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2621                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2621                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          389                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           46                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          126                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3010                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       141420                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       141420                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        75426                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        75426                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1322                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1322                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       216846                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       216846                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       216846                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       216846                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.018533                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.018533                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005157                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005157                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.034509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.034509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.095310                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.095310                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.013881                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013881                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.013881                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013881                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu6.dcache.writebacks::total              231                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             2105                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             110617                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2105                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            52.549644                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1297831                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1297831                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       645758                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         645758                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       645758                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          645758                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       645758                       # number of overall hits
system.cpu6.icache.overall_hits::total         645758                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         2105                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2105                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         2105                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2105                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         2105                       # number of overall misses
system.cpu6.icache.overall_misses::total         2105                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       647863                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       647863                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       647863                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       647863                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       647863                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       647863                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003249                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003249                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003249                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003249                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003249                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003249                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         2105                       # number of writebacks
system.cpu6.icache.writebacks::total             2105                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     434                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      7571                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    1741     25.97%     25.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    433      6.46%     32.42% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.03%     32.45% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   4529     67.55%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                6705                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     1741     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     433     11.05%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.05%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    1741     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 3917                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            422523590000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               21217000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              224182500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        422769184500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384412                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.584191                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 5837     81.79%     81.79% # number of callpals executed
system.cpu7.kern.callpal::rdps                    866     12.13%     93.92% # number of callpals executed
system.cpu7.kern.callpal::rti                     434      6.08%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  7137                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              434                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             3474                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          460.131724                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              22167                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3474                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.380829                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   460.131724                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.898695                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           508404                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          508404                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       160159                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         160159                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        83916                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         83916                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1233                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1233                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       244075                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          244075                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       244075                       # number of overall hits
system.cpu7.dcache.overall_hits::total         244075                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         4552                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4552                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          491                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          491                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           92                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           92                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          125                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         5043                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5043                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         5043                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5043                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       164711                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       164711                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        84407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        84407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1311                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1311                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       249118                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       249118                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       249118                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       249118                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027636                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027636                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005817                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005817                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.069434                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.069434                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.095347                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.095347                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020243                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020243                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.020243                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020243                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          468                       # number of writebacks
system.cpu7.dcache.writebacks::total              468                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             3136                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             119670                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3136                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            38.160077                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    87.035157                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   421.964843                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.169991                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.824150                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1546832                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1546832                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       768712                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         768712                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       768712                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          768712                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       768712                       # number of overall hits
system.cpu7.icache.overall_hits::total         768712                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         3136                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3136                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         3136                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3136                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         3136                       # number of overall misses
system.cpu7.icache.overall_misses::total         3136                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       771848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       771848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       771848                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       771848                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       771848                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       771848                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004063                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004063                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004063                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004063                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004063                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004063                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         3136                       # number of writebacks
system.cpu7.icache.writebacks::total             3136                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 592                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4874240                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        598                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1407                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1407                       # Transaction distribution
system.iobus.trans_dist::WriteReq               81040                       # Transaction distribution
system.iobus.trans_dist::WriteResp              81040                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          926                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       152640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       152640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  164894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        30080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          582                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        33603                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4875520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4875520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4909123                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                76320                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                76320                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               686880                       # Number of tag accesses
system.iocache.tags.data_accesses              686880                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          160                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              160                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        76160                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76160                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          160                       # number of demand (read+write) misses
system.iocache.demand_misses::total               160                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          160                       # number of overall misses
system.iocache.overall_misses::total              160                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          160                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            160                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        76160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76160                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          160                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             160                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          160                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            160                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           76160                       # number of writebacks
system.iocache.writebacks::total                76160                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       6937011                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      3391175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       192374                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          203550                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       187067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        16483                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1247                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            2970835                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               3144                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              3144                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       553582                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      2658978                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           140628                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2679                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1045                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            3724                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            500251                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           500251                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        2731367                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        238221                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        16856                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        32908                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        10823                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        20040                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      8083956                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      2121201                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        10077                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        13235                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               10309096                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       637056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       862006                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       383744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       604076                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    343574208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     80869621                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       387072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       375468                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               427693251                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           814572                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           7754045                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.092208                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.429463                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 7320042     94.40%     94.40% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  261547      3.37%     97.78% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   64971      0.84%     98.61% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  106446      1.37%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1039      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             7754045                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         55175                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        15839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        30617                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           13239                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         2776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        10463                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              28609                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1736                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1736                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         1989                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         2552                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3277                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              947                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            507                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1454                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq               913                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp              913                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          11215                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         17394                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6995                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        12505                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         5949                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side        14906                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         4391                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         7577                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         7647                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side        13272                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  73242                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       254656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       331664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       191424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       435408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       146304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       198992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       288704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       346768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2193920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           589834                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            644765                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.166203                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.622918                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  592718     91.93%     91.93% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   17728      2.75%     94.68% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   18029      2.80%     97.47% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   11784      1.83%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    4506      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              644765                       # Request fanout histogram
system.l2cache0.tags.replacements              227226                       # number of replacements
system.l2cache0.tags.tagsinuse            3970.633333                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               6039373                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              227226                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               26.578706                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1174.360017                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     1.001644                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     1.001599                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     1.000952                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    23.634162                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    15.720739                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    23.526391                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data    10.456186                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   834.438040                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  1851.941276                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    20.459914                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    11.092413                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.286709                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.005770                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.003838                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.005744                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.002553                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.203720                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.452134                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.004995                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.002708                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.969393                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3993                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          735                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3194                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.974854                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            55287225                       # Number of tag accesses
system.l2cache0.tags.data_accesses           55287225                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       553582                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       553582                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      2658978                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      2658978                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             17                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          340                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          106                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data       429677                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          430137                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         4565                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         3980                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst      2684982                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         3719                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      2697246                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         3634                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         4053                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data       102560                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         2493                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       112740                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         4565                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3974                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         3980                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4159                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst      2684982                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       532237                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         3719                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         2507                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            3240123                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         4565                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3974                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         3980                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4159                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst      2684982                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       532237                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         3719                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         2507                       # number of overall hits
system.l2cache0.overall_hits::total           3240123                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1639                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          252                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          297                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data          230                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2418                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          574                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          118                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          145                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data          117                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          954                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2135                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          843                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        66477                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          399                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         69854                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2337                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          847                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        30627                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          310                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        34121                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1995                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1381                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       114200                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data         1344                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       118920                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2337                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         4130                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          847                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         2224                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        30627                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       180677                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          310                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1743                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           222895                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2337                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         4130                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          847                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         2224                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        30627                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       180677                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          310                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1743                       # number of overall misses
system.l2cache0.overall_misses::total          222895                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       553582                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       553582                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      2658978                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      2658978                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1641                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          255                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          308                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data          231                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2435                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          575                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          962                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2475                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          949                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       496154                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          413                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       499991                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         6902                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         4827                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst      2715609                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         4029                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      2731367                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         5629                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         5434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       216760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         3837                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       231660                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         6902                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         8104                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         4827                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         6383                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst      2715609                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       712914                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         4029                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         4250                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        3463018                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         6902                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         8104                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         4827                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         6383                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst      2715609                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       712914                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         4029                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         4250                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       3463018                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998781                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.988235                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.995671                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.993018                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998261                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.991597                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.991525                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.991684                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.862626                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.888303                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.133985                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.966102                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.139711                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.338598                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.175471                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.011278                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.076942                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.012492                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.354415                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.254141                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.526850                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.350274                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.513339                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.338598                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.509625                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.175471                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.348426                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.011278                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.253434                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.076942                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.410118                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.064364                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.338598                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.509625                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.175471                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.348426                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.011278                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.253434                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.076942                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.410118                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.064364                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          75968                       # number of writebacks
system.l2cache0.writebacks::total               75968                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 416                       # number of replacements
system.l2cache1.tags.tagsinuse            3695.498007                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                   585                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 416                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.406250                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1268.138161                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    55.693924                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   118.415447                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     9.967412                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    22.667139                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   483.244404                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   578.655119                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   501.126456                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   652.589945                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.309604                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.013597                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.028910                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002433                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.005534                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.117980                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.141273                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.122345                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.159324                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.902221                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3703                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3678                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.904053                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              296420                       # Number of tag accesses
system.l2cache1.tags.data_accesses             296420                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         1989                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         1989                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         2552                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         2552                       # number of WritebackClean hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data            7                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data            5                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            5                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total              20                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         2963                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         2955                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2065                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst         3093                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        11076                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         2877                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data         4964                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2197                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data         2978                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        13016                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         2963                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         2884                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         2955                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data         4967                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2065                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         2202                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst         3093                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data         2983                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              24112                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         2963                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         2884                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         2955                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data         4967                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2065                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         2202                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst         3093                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data         2983                       # number of overall hits
system.l2cache1.overall_hits::total             24112                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          239                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data          235                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          228                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data          239                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          941                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          130                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data          118                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data          117                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data          122                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          487                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data          176                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          166                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data          131                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data          247                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           720                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst           53                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            3                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           40                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           43                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          139                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data          587                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          133                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          285                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data         1283                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2288                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data          763                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          416                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data         1530                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             3147                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data          763                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          416                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data         1530                       # number of overall misses
system.l2cache1.overall_misses::total            3147                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         1989                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         1989                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         2552                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         2552                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data          235                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          941                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          489                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data          252                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total          740                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         3016                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         2958                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         2105                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst         3136                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        11215                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         3464                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         5097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         2482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data         4261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        15304                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         3016                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         3647                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         2958                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         5266                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         2105                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data         2618                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst         3136                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data         4513                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27259                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         3016                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         3647                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         2958                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         5266                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         2105                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data         2618                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst         3136                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data         4513                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27259                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.992366                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.991597                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.995910                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.961749                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.982249                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.963235                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.980159                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.972973                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.017573                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.001014                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.019002                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.013712                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.012394                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.169457                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.026094                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.114827                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.301103                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.149503                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.017573                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.209213                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.001014                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.056779                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.019002                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.158900                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.013712                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.339021                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.115448                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.017573                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.209213                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.001014                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.056779                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.019002                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.158900                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.013712                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.339021                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.115448                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            149                       # number of writebacks
system.l2cache1.writebacks::total                 149                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1247                       # Transaction distribution
system.membus0.trans_dist::ReadResp            156699                       # Transaction distribution
system.membus0.trans_dist::WriteReq              4880                       # Transaction distribution
system.membus0.trans_dist::WriteResp             4880                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       152158                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          123630                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            4171                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1535                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           5357                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            70119                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           69686                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       155452                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        76160                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        76160                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       193713                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       458952                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         8782                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       661447                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         8415                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         3472                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        11887                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        61632                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       167168                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       228800                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                902134                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      5083328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     14025472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        19715                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     19128515                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       153664                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        13888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       167552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1314816                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3569664                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      4884480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               24180547                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          426691                       # Total snoops (count)
system.membus0.snoop_fanout::samples          1020232                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.418218                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.493267                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 593553     58.18%     58.18% # Request fanout histogram
system.membus0.snoop_fanout::3                 426679     41.82%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            1020232                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             93818                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1736                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1736                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       121632                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           85344                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1529                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           550                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1889                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           117788                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          117534                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        93818                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         1292                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11903                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        13195                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       624179                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       624179                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                637374                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        39168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       167488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       206656                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     21118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     21118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               21324864                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          172895                       # Total snoops (count)
system.membus1.snoop_fanout::samples           594324                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.287577                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.452633                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 423410     71.24%     71.24% # Request fanout histogram
system.membus1.snoop_fanout::2                 170914     28.76%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             594324                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       213034                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.813311                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          161                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       213034                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000756                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.807126                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000567                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.018432                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000177                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.001549                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.003636                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     8.980407                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.001418                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.425445                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000035                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.001152                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000097                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000227                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.561275                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000089                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.988332                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      3608134                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      3608134                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       121689                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       121689                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           27                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           27                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           82                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           83                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          109                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          110                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          109                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          110                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          104                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           33                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          159                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1900                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          546                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        58847                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          236                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        61529                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          512                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1354                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           60                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          581                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst           47                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data        88842                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data           40                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total        91436                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        55616                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        55616                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          512                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3254                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1127                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       147689                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data          276                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       152965                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          512                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3254                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1127                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       147689                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data          276                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       152965                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       121689                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       121689                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          159                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1900                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          546                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        58874                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          236                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        61556                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data        88924                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total        91519                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        55616                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        55616                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          512                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3254                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           60                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1127                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       147798                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data          277                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       153075                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          512                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3254                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           60                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1127                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       147798                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data          277                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       153075                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999541                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999561                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999078                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999093                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999263                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.996390                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999281                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999263                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.996390                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999281                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       121576                       # number of writebacks
system.numa_caches_downward0.writebacks::total       121576                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          352                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     4.402298                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           27                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          352                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.076705                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.716100                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.080832                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.091086                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.004623                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.316262                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.017073                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.590344                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.050897                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.535081                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.044756                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.005052                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.005693                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000289                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.019766                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.001067                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.036896                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.003181                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.158443                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.275144                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        35736                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        35736                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           29                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          320                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          314                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          260                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          321                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1215                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          129                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          116                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          116                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data          121                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          482                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data           13                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data           87                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          120                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst           53                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          489                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          121                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           40                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          227                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           43                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data         1275                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2251                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          494                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          134                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          242                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data         1362                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2371                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          494                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          134                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          242                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data         1362                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2371                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          320                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          315                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          260                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          321                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1216                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          482                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data           13                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data           87                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          120                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          489                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data         1275                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2251                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst           53                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          494                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          134                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          242                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data         1362                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2371                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst           53                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          494                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          134                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          242                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data         1362                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2371                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.996825                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999178                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           29                       # number of writebacks
system.numa_caches_downward1.writebacks::total           29                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          359                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     4.582468                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           26                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          359                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.072423                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.685391                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.302564                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.098014                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.002315                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.313953                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.016546                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.586941                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.050899                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.525843                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.042837                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.018910                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.006126                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000145                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.019622                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.001034                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.036684                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.003181                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.157865                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.286404                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        35728                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        35728                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           29                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          320                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          314                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          260                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          321                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1215                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          129                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          116                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          116                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data          121                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          482                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data           13                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data           87                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          120                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst           53                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          489                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          121                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           40                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          227                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           43                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         1275                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2251                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          494                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          134                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          242                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data         1362                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2371                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          494                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          134                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          242                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data         1362                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2371                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          320                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          314                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          260                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          321                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1215                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          482                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data           13                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data           87                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          120                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          489                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         1275                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2251                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst           53                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          494                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          134                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          242                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data         1362                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2371                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst           53                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          494                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          134                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          242                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data         1362                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2371                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           30                       # number of writebacks
system.numa_caches_upward0.writebacks::total           30                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       212857                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.743513                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          147                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       212857                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000691                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.986214                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000597                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.022532                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000158                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.005360                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.003624                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     9.723585                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.001442                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.374138                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000037                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.001408                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000335                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000227                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.607724                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000090                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.983970                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      3661761                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      3661761                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       121576                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       121576                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           47                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           47                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           44                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           45                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           91                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           92                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           91                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           92                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          104                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           33                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          159                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1900                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          546                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        58800                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          236                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        55616                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       117098                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          512                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1354                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           60                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          580                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst           47                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        88798                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data           40                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total        91391                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          512                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3254                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       147598                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          276                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        55616                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       208489                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          512                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3254                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       147598                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          276                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        55616                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       208489                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       121576                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       121576                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          159                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1900                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          546                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        58847                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          236                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        55616                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       117145                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        88842                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total        91436                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          512                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3254                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           60                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1127                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       147689                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          276                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        55616                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       208581                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          512                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3254                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           60                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1127                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       147689                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          276                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        55616                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       208581                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999201                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999599                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998279                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999505                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999508                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999113                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999384                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999559                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999113                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999384                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999559                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       121483                       # number of writebacks
system.numa_caches_upward1.writebacks::total       121483                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              304932                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           28768                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             174602                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16581                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              479534                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           45349                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             246718                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         246839                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               845508036                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1394666                       # Number of instructions committed
system.switch_cpus0.committedOps              1394666                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1342821                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           348                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              64372                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       110466                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1342821                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  348                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1824428                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1038135                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               480531                       # number of memory refs
system.switch_cpus0.num_load_insts             305424                       # Number of load instructions
system.switch_cpus0.num_store_insts            175107                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      844113527.277253                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1394508.722747                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001649                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998351                       # Percentage of idle cycles
system.switch_cpus0.Branches                   197028                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         9448      0.68%      0.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           848046     60.80%     61.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4175      0.30%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          314297     22.53%     84.31% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         176256     12.64%     96.95% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         42554      3.05%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1394824                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              192260                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1883                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             102154                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            922                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              294414                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2805                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             114049                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         114174                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               845539496                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             921808                       # Number of instructions committed
system.switch_cpus1.committedOps               921808                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       886220                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           238                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              34284                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76525                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              886220                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  238                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1213195                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       698961                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               295947                       # number of memory refs
system.switch_cpus1.num_load_insts             193139                       # Number of load instructions
system.switch_cpus1.num_store_insts            102808                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      844617580.221795                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      921915.778205                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001090                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998910                       # Percentage of idle cycles
system.switch_cpus1.Branches                   127137                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         7008      0.76%      0.76% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           574912     62.34%     63.10% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3231      0.35%     63.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     63.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          196924     21.35%     84.81% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102830     11.15%     95.96% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         37255      4.04%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            922194                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           165527102                       # DTB read hits
system.switch_cpus2.dtb.read_misses               646                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       164054833                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           71806817                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1034                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       70724172                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           237333919                       # DTB hits
system.switch_cpus2.dtb.data_misses              1680                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       234779005                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          836255022                       # ITB hits
system.switch_cpus2.itb.fetch_misses              223                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      836255245                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               845921833                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          844833119                       # Number of instructions committed
system.switch_cpus2.committedOps            844833119                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    808479717                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       4463087                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           11550415                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    108271862                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           808479717                       # number of integer instructions
system.switch_cpus2.num_fp_insts              4463087                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1134804648                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    620560932                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      4263217                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      2819906                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            238058243                       # number of memory refs
system.switch_cpus2.num_load_insts          166249593                       # Number of load instructions
system.switch_cpus2.num_store_insts          71808650                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      673065.278989                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      845248767.721011                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999204                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000796                       # Percentage of idle cycles
system.switch_cpus2.Branches                141285478                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     14104614      1.67%      1.67% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        589276649     69.75%     71.42% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          420681      0.05%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1050086      0.12%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         916803      0.11%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              4      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       166422950     19.70%     91.40% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       71810543      8.50%     99.90% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        832468      0.10%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         844834799                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              166682                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              18                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88356                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              255038                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              18                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              90783                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          90783                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               845539326                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             777543                       # Number of instructions committed
system.switch_cpus3.committedOps               777543                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       747118                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              31518                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        58957                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              747118                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1029001                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       592474                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               255501                       # number of memory refs
system.switch_cpus3.num_load_insts             166701                       # Number of load instructions
system.switch_cpus3.num_store_insts             88800                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      844762189.839680                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      777136.160320                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000919                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999081                       # Percentage of idle cycles
system.switch_cpus3.Branches                   105643                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         4412      0.57%      0.57% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           480907     61.85%     62.42% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3036      0.39%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          169498     21.80%     84.61% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88804     11.42%     96.03% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         30877      3.97%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            777545                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              165321                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              86143                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              251464                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              91453                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          91453                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               845539237                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             768606                       # Number of instructions committed
system.switch_cpus4.committedOps               768606                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       738414                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              31054                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        57948                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              738414                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads      1016802                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       587330                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               251898                       # number of memory refs
system.switch_cpus4.num_load_insts             165321                       # Number of load instructions
system.switch_cpus4.num_store_insts             86577                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      844771036.255818                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      768200.744182                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000909                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999091                       # Percentage of idle cycles
system.switch_cpus4.Branches                   104168                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         4155      0.54%      0.54% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           475577     61.88%     62.42% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            2994      0.39%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          168057     21.87%     84.67% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          86577     11.26%     95.93% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         31246      4.07%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            768606                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits              163693                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              85263                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              248956                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              90103                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          90103                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               845539152                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             760792                       # Number of instructions committed
system.switch_cpus5.committedOps               760792                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       730957                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              30764                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        57440                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              730957                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads      1006583                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       581300                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               249390                       # number of memory refs
system.switch_cpus5.num_load_insts             163693                       # Number of load instructions
system.switch_cpus5.num_store_insts             85697                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      844778765.624650                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      760386.375350                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000899                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999101                       # Percentage of idle cycles
system.switch_cpus5.Branches                   103197                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         4145      0.54%      0.54% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           470909     61.90%     62.44% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            2990      0.39%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          166405     21.87%     84.71% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          85697     11.26%     95.97% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         30646      4.03%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            760792                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits              142753                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              77191                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              219944                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              89977                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          89977                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               845539067                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             647863                       # Number of instructions committed
system.switch_cpus6.committedOps               647863                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       619530                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              27102                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        44980                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              619530                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       846628                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       492210                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               220378                       # number of memory refs
system.switch_cpus6.num_load_insts             142753                       # Number of load instructions
system.switch_cpus6.num_store_insts             77625                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      844891613.904067                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      647453.095933                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000766                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999234                       # Percentage of idle cycles
system.switch_cpus6.Branches                    85757                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         4004      0.62%      0.62% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           387705     59.84%     60.46% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            2503      0.39%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus6.op_class::MemRead          145436     22.45%     83.30% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          77625     11.98%     95.28% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         30590      4.72%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            647863                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits              166036                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              86163                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              252199                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              90283                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          90283                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               845538803                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             771848                       # Number of instructions committed
system.switch_cpus7.committedOps               771848                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       741818                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              31160                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        58527                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              741818                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads      1021541                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       590000                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               252633                       # number of memory refs
system.switch_cpus7.num_load_insts             166036                       # Number of load instructions
system.switch_cpus7.num_store_insts             86597                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      844767360.530474                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      771442.469526                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000912                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999088                       # Percentage of idle cycles
system.switch_cpus7.Branches                   104844                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         4146      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           478586     62.01%     62.54% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            3035      0.39%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus7.op_class::MemRead          168757     21.86%     84.80% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          86598     11.22%     96.02% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         30726      3.98%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            771848                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          93687                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1736                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1736                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       121605                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        86197                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1519                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          543                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1874                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        117519                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       117265                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        93687                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       625467                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       625467                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11901                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11901                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             637368                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     21130048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     21130048                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       167488                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       167488                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            21297536                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       386200                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        807013                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.476085                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499428                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              422806     52.39%     52.39% # Request fanout histogram
system.system_bus.snoop_fanout::2              384207     47.61%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          807013                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.853827                       # Number of seconds simulated
sim_ticks                                853827207500                       # Number of ticks simulated
final_tick                               3540543933000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2426020                       # Simulator instruction rate (inst/s)
host_op_rate                                  2426020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141417023                       # Simulator tick rate (ticks/s)
host_mem_usage                                 842032                       # Number of bytes of host memory used
host_seconds                                  6037.66                       # Real time elapsed on the host
sim_insts                                 14647470357                       # Number of instructions simulated
sim_ops                                   14647470357                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       155456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       505984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        32448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      3560640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       129152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       274368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        75648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      1228096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst        52032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       206976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       262528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        25088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data       363840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst        52032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data      3544256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10499456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       155456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       129152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        75648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        25088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       552768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      7897344                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        7897344                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2429                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         7906                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        55635                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2018                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         4287                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1182                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        19189                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst          813                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         3234                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         4102                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst          392                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data         5685                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          813                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data        55379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             164054                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       123396                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            123396                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       182070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       592607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        38003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      4170211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       151262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       321339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        88599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      1438343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst        60940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       242410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        36204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       307472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        29383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data       426128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        60940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data      4151023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             12296933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       182070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        38003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       151262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        88599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst        60940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        36204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        29383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        60940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          647400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        9249347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             9249347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        9249347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       182070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       592607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        38003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      4170211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       151262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       321339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        88599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      1438343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst        60940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       242410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        36204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       307472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        29383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data       426128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        60940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data      4151023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            21546280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        83968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data     23071040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     19847680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     23275712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     22439360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data     23224064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data     23231616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data     23181888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data     20020992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         178409728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       117376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     20222656                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       20222656                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1312                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data       360485                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data       310120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       363683                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data       350615                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data       362876                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data       362994                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data       362217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data       312828                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2787652                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       315979                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            315979                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        98343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     27020737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst         2099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     23245546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        17090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     27260448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst         6071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     26280915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst         6446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     27199958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst         2848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     27208803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst         2099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data     27150561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst         2474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     23448529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            208952967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        98343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst         2099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        17090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst         6071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst         6446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst         2848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst         2099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst         2474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          137470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       23684717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            23684717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       23684717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        98343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     27020737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst         2099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     23245546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        17090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     27260448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst         6071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     26280915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst         6446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     27199958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst         2848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     27208803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst         2099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data     27150561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst         2474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     23448529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           232637684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  14608110                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 4860688     49.96%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     40      0.00%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     11      0.00%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                4868247     50.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             9729860                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  4860688     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      40      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      11      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 4860679     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              9722292                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            729185768000     85.40%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2881000      0.00%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               42826000      0.01%     85.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1764000      0.00%     85.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           124575886500     14.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        853809125500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.998445                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999222                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                 1619000     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                 3238000     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total               4857001                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    8      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                    7      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              4871005     33.35%     33.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1750      0.01%     33.36% # number of callpals executed
system.cpu0.kern.callpal::rti                 4857932     33.26%     66.62% # number of callpals executed
system.cpu0.kern.callpal::callsys             4857002     33.25%     99.87% # number of callpals executed
system.cpu0.kern.callpal::rdunique              19403      0.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total              14607107                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          4857937                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            4857549                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            4857549                      
system.cpu0.kern.mode_good::user              4857549                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999920                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999960                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      854170899000     66.92%     66.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        422260926500     33.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5254040                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.935905                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538564723                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5254040                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           102.504877                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.935905                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1092931638                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1092931638                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    319370668                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      319370668                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    219202211                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     219202211                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4384                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5268                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5268                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    538572879                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       538572879                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    538572879                       # number of overall hits
system.cpu0.dcache.overall_hits::total      538572879                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5124182                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5124182                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       130212                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       130212                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1341                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1341                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          408                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          408                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5254394                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5254394                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5254394                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5254394                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    324494850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324494850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    219332423                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    219332423                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5676                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5676                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    543827273                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    543827273                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    543827273                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    543827273                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015791                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015791                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000594                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000594                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.234236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.071882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009662                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009662                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       148110                       # number of writebacks
system.cpu0.dcache.writebacks::total           148110                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            24411                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          815268739                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            24411                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         33397.596944                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3415142571                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3415142571                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1707534669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1707534669                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1707534669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1707534669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1707534669                       # number of overall hits
system.cpu0.icache.overall_hits::total     1707534669                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        24411                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        24411                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        24411                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         24411                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        24411                       # number of overall misses
system.cpu0.icache.overall_misses::total        24411                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1707559080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1707559080                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1707559080                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1707559080                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1707559080                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1707559080                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        24411                       # number of writebacks
system.cpu0.icache.writebacks::total            24411                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  14607677                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 4861150     49.97%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     12      0.00%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                4866973     50.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             9729009                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  4861150     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      12      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 4861139     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              9723175                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            729449814500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               42826000      0.01%     85.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1909000      0.00%     85.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           124360789500     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        853855339000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998801                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999400                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total               4857601                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              4869631     33.34%     33.34% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1748      0.01%     33.35% # number of callpals executed
system.cpu1.kern.callpal::rti                 4858492     33.26%     66.61% # number of callpals executed
system.cpu1.kern.callpal::callsys             4857602     33.26%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique              19203      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total              14606682                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          4858487                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            4858165                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 11                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            4858166                      
system.cpu1.kern.mode_good::user              4858165                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.999934                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.090909                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999966                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      431329161500     33.80%     33.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        422268391000     33.09%     66.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        422635016000     33.12%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5252278                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.932508                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          538354347                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5252278                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           102.499210                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.003535                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.928972                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.997908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1092648750                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1092648750                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    319284025                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      319284025                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    219154823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     219154823                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2319                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2716                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2716                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    538438848                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       538438848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    538438848                       # number of overall hits
system.cpu1.dcache.overall_hits::total      538438848                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      5118772                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5118772                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       134385                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134385                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          474                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           68                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5253157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5253157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5253157                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5253157                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    324402797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    324402797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    219289208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    219289208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    543692005                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    543692005                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    543692005                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    543692005                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015779                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000613                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000613                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.169710                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.169710                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.024425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009662                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       148718                       # number of writebacks
system.cpu1.dcache.writebacks::total           148718                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            11821                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          658366670                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         55694.667964                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    15.038652                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   496.961348                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.029372                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.970628                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3414410359                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3414410359                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1707187448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1707187448                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1707187448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1707187448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1707187448                       # number of overall hits
system.cpu1.icache.overall_hits::total     1707187448                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        11821                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11821                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        11821                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11821                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        11821                       # number of overall misses
system.cpu1.icache.overall_misses::total        11821                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1707199269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1707199269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1707199269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1707199269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1707199269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1707199269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        11821                       # number of writebacks
system.cpu1.icache.writebacks::total            11821                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  14608505                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 4861337     49.97%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     10      0.00%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                4867188     50.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             9729409                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  4861337     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      10      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 4861329     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              9723550                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            729382875000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               42826000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1444500      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           124399968500     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        853827114000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998796                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999398                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        8      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        8      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total               4857620                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   56      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   32      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              4869997     33.34%     33.34% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1755      0.01%     33.35% # number of callpals executed
system.cpu2.kern.callpal::rti                 4858529     33.26%     66.61% # number of callpals executed
system.cpu2.kern.callpal::callsys             4857633     33.25%     99.87% # number of callpals executed
system.cpu2.kern.callpal::rdunique              19291      0.13%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              14607293                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          4858561                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            4858216                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            4858216                      
system.cpu2.kern.mode_good::user              4858216                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999929                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999964                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      431546899500     50.54%     50.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        422280214500     49.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5255503                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.382370                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          538470528                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5255503                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           102.458419                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.382370                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996841                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996841                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1092816665                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1092816665                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    319326059                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      319326059                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    219188369                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     219188369                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3080                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3594                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3594                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    538514428                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       538514428                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    538514428                       # number of overall hits
system.cpu2.dcache.overall_hits::total      538514428                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      5119536                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5119536                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       137850                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137850                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          707                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          707                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5257386                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5257386                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5257386                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5257386                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    324445595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    324445595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    219326219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    219326219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         3787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3779                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3779                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    543771814                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    543771814                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    543771814                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    543771814                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015779                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015779                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000629                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000629                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.186691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.186691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.048955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.048955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009668                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       156378                       # number of writebacks
system.cpu2.dcache.writebacks::total           156378                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            17279                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1221312991                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            17279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         70681.925517                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3414921611                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3414921611                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1707434887                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1707434887                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1707434887                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1707434887                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1707434887                       # number of overall hits
system.cpu2.icache.overall_hits::total     1707434887                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        17279                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17279                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        17279                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17279                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        17279                       # number of overall misses
system.cpu2.icache.overall_misses::total        17279                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1707452166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1707452166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1707452166                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1707452166                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1707452166                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1707452166                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        17279                       # number of writebacks
system.cpu2.icache.writebacks::total            17279                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  14607742                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 4861154     49.97%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      9      0.00%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                4866974     50.03%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             9729011                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  4861154     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       9      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 4861148     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              9723185                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            729394842000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               42826000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1405000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           124362601000     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        853801674000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.998803                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.999401                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total               4857601                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   23      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                    9      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              4869637     33.34%     33.34% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1751      0.01%     33.35% # number of callpals executed
system.cpu3.kern.callpal::rti                 4858491     33.26%     66.61% # number of callpals executed
system.cpu3.kern.callpal::callsys             4857602     33.26%     99.87% # number of callpals executed
system.cpu3.kern.callpal::rdunique              19203      0.13%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total              14606716                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          4858500                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            4858157                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            4858157                      
system.cpu3.kern.mode_good::user              4858157                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999929                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999965                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      855040527500     66.94%     66.94% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        422266868500     33.06%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          4917872                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.116031                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          538775154                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4917872                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           109.554530                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.079460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   511.036572                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000155                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.998118                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998273                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1092315654                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1092315654                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    319618564                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      319618564                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    219155466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     219155466                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2323                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2747                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2747                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    538774030                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       538774030                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    538774030                       # number of overall hits
system.cpu3.dcache.overall_hits::total      538774030                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      4785389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4785389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       133212                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       133212                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          514                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          514                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           83                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4918601                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4918601                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4918601                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4918601                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    324403953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    324403953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    219288678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    219288678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2830                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2830                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    543692631                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    543692631                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    543692631                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    543692631                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014751                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014751                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000607                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000607                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.181177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.181177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.029329                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.029329                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009047                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009047                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009047                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009047                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       147212                       # number of writebacks
system.cpu3.dcache.writebacks::total           147212                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            12086                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          807245338                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12086                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         66791.770478                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    16.674799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   495.325201                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.032568                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.967432                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3414422466                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3414422466                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1707193104                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1707193104                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1707193104                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1707193104                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1707193104                       # number of overall hits
system.cpu3.icache.overall_hits::total     1707193104                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        12086                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12086                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        12086                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12086                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        12086                       # number of overall misses
system.cpu3.icache.overall_misses::total        12086                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1707205190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1707205190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1707205190                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1707205190                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1707205190                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1707205190                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        12086                       # number of writebacks
system.cpu3.icache.writebacks::total            12086                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                  14607700                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                 4861151     49.97%     49.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     12      0.00%     49.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                4866994     50.03%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total             9729031                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                  4861151     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      12      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                 4861143     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total              9723180                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            729411021000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               42826000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                1867000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31           124362122000     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        853817836000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.998798                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.999399                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu4.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total               4857601                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpipl              4869653     33.34%     33.34% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1748      0.01%     33.35% # number of callpals executed
system.cpu4.kern.callpal::rti                 4858492     33.26%     66.61% # number of callpals executed
system.cpu4.kern.callpal::callsys             4857602     33.26%     99.87% # number of callpals executed
system.cpu4.kern.callpal::rdunique              19203      0.13%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total              14606705                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel          4858498                       # number of protection mode switches
system.cpu4.kern.mode_switch::user            4858179                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel            4858179                      
system.cpu4.kern.mode_good::user              4858179                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.999934                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.999967                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      854733685500     66.93%     66.93% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        422274661000     33.07%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          5267145                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.135824                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          538290084                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          5267145                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           102.197696                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   511.135824                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.998312                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998312                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       1092672205                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      1092672205                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    319277712                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      319277712                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    219150603                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     219150603                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2325                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2325                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         2713                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2713                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    538428315                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       538428315                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    538428315                       # number of overall hits
system.cpu4.dcache.overall_hits::total      538428315                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      5129083                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      5129083                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       138924                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       138924                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          465                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          465                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           77                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      5268007                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       5268007                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      5268007                       # number of overall misses
system.cpu4.dcache.overall_misses::total      5268007                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    324406795                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    324406795                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    219289527                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    219289527                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         2790                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2790                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    543696322                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    543696322                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    543696322                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    543696322                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015811                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015811                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000634                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000634                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.027599                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.027599                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009689                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009689                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009689                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009689                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       153395                       # number of writebacks
system.cpu4.dcache.writebacks::total           153395                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            11926                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          807296085                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            11926                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         67692.108419                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000025                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999975                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       3414440400                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      3414440400                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst   1707202311                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1707202311                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst   1707202311                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1707202311                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst   1707202311                       # number of overall hits
system.cpu4.icache.overall_hits::total     1707202311                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        11926                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        11926                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        11926                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         11926                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        11926                       # number of overall misses
system.cpu4.icache.overall_misses::total        11926                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst   1707214237                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1707214237                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst   1707214237                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1707214237                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst   1707214237                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1707214237                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000007                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000007                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        11926                       # number of writebacks
system.cpu4.icache.writebacks::total            11926                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                  14607728                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                 4861150     49.97%     49.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     12      0.00%     49.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                4867024     50.03%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total             9729060                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                  4861150     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      12      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                 4861140     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total              9723176                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            729407371500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               42826000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                1902000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31           124361840500     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        853813940000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.998791                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.999395                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu5.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total               4857601                       # number of syscalls executed
system.cpu5.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::swpipl              4869682     33.34%     33.34% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1748      0.01%     33.35% # number of callpals executed
system.cpu5.kern.callpal::rti                 4858492     33.26%     66.61% # number of callpals executed
system.cpu5.kern.callpal::callsys             4857602     33.26%     99.87% # number of callpals executed
system.cpu5.kern.callpal::rdunique              19203      0.13%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total              14606733                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel          4858498                       # number of protection mode switches
system.cpu5.kern.mode_switch::user            4858212                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel            4858212                      
system.cpu5.kern.mode_good::user              4858212                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.999941                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.999971                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      854698141500     66.93%     66.93% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        422262876000     33.07%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          5250126                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.170773                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          538348153                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          5250126                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           102.540044                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   511.170773                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.998380                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.998380                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       1092644117                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      1092644117                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    319285283                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      319285283                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    219154769                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     219154769                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2310                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2310                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2702                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2702                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    538440052                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       538440052                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    538440052                       # number of overall hits
system.cpu5.dcache.overall_hits::total      538440052                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      5116290                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      5116290                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       134535                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       134535                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          476                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          476                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           80                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      5250825                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       5250825                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      5250825                       # number of overall misses
system.cpu5.dcache.overall_misses::total      5250825                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    324401573                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    324401573                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    219289304                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    219289304                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2782                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2782                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    543690877                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    543690877                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    543690877                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    543690877                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015771                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015771                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000614                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000614                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.170854                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.170854                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.028756                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.028756                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009658                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009658                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009658                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009658                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       148801                       # number of writebacks
system.cpu5.dcache.writebacks::total           148801                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            11874                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          659163045                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            11874                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         55513.141738                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    49.082226                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   462.917774                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.095864                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.904136                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       3414391738                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      3414391738                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   1707178058                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1707178058                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   1707178058                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1707178058                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   1707178058                       # number of overall hits
system.cpu5.icache.overall_hits::total     1707178058                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        11874                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        11874                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        11874                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         11874                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        11874                       # number of overall misses
system.cpu5.icache.overall_misses::total        11874                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   1707189932                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1707189932                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   1707189932                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1707189932                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   1707189932                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1707189932                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000007                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000007                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        11874                       # number of writebacks
system.cpu5.icache.writebacks::total            11874                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                  14607668                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                 4861148     49.97%     49.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     12      0.00%     49.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                4866965     50.03%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total             9728999                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                  4861148     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      12      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                 4861140     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total              9723174                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            729439815000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               42826000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                1861000      0.00%     85.44% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31           124361702000     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        853846204000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.998803                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.999401                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu6.kern.syscall::256                 1619200     33.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::257                 3238400     66.67%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total               4857601                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpipl              4869621     33.34%     33.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1748      0.01%     33.35% # number of callpals executed
system.cpu6.kern.callpal::rti                 4858492     33.26%     66.61% # number of callpals executed
system.cpu6.kern.callpal::callsys             4857602     33.26%     99.87% # number of callpals executed
system.cpu6.kern.callpal::rdunique              19203      0.13%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total              14606673                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel          4858498                       # number of protection mode switches
system.cpu6.kern.mode_switch::user            4858155                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel            4858155                      
system.cpu6.kern.mode_good::user              4858155                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.999929                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.999965                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      854394091500     66.92%     66.92% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        422285291000     33.08%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          5268106                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          511.175703                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          538437713                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          5268106                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           102.207077                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   511.175703                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.998390                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.998390                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       1092675620                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      1092675620                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    319278830                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      319278830                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data    219149988                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     219149988                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2319                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2319                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         2703                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2703                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    538428818                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       538428818                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    538428818                       # number of overall hits
system.cpu6.dcache.overall_hits::total      538428818                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      5129438                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      5129438                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       139378                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       139378                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          470                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          470                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           81                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      5268816                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       5268816                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      5268816                       # number of overall misses
system.cpu6.dcache.overall_misses::total      5268816                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    324408268                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    324408268                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data    219289366                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    219289366                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         2784                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2784                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    543697634                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    543697634                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    543697634                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    543697634                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015812                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015812                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000636                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000636                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.168519                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.168519                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.029095                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.029095                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009691                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009691                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009691                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009691                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       155761                       # number of writebacks
system.cpu6.dcache.writebacks::total           155761                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            11911                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          804263429                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            11911                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         67522.746117                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       3414481345                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      3414481345                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   1707222806                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1707222806                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   1707222806                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1707222806                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   1707222806                       # number of overall hits
system.cpu6.icache.overall_hits::total     1707222806                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        11911                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        11911                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        11911                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         11911                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        11911                       # number of overall misses
system.cpu6.icache.overall_misses::total        11911                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   1707234717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1707234717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   1707234717                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1707234717                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   1707234717                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1707234717                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000007                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000007                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        11911                       # number of writebacks
system.cpu6.icache.writebacks::total            11911                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                  14590124                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                 4854559     49.97%     49.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    874      0.01%     49.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     22      0.00%     49.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                4860401     50.03%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total             9715856                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                  4854559     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     874      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      22      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                 4854560     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total              9710015                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            729274835000     85.44%     85.44% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               42826000      0.01%     85.45% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                2182000      0.00%     85.45% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31           124194631500     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        853514474500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.998798                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.999399                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu7.kern.syscall::256                 1617000     33.33%     33.33% # number of syscalls executed
system.cpu7.kern.syscall::257                 3234000     66.67%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total               4851001                       # number of syscalls executed
system.cpu7.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpipl              4863078     33.33%     33.33% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1748      0.01%     33.35% # number of callpals executed
system.cpu7.kern.callpal::rti                 4851892     33.26%     66.60% # number of callpals executed
system.cpu7.kern.callpal::callsys             4851002     33.25%     99.85% # number of callpals executed
system.cpu7.kern.callpal::rdunique              21403      0.15%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total              14589129                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel          4851898                       # number of protection mode switches
system.cpu7.kern.mode_switch::user            4851572                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel            4851572                      
system.cpu7.kern.mode_good::user              4851572                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.999933                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.999966                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      853776149000     66.92%     66.92% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        422127176000     33.08%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          5250386                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          511.087144                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          537835582                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          5250386                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           102.437341                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   511.087144                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.998217                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.998217                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       1091581566                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      1091581566                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    318988226                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      318988226                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    218919958                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     218919958                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2303                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2303                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         2706                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2706                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    537908184                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       537908184                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    537908184                       # number of overall hits
system.cpu7.dcache.overall_hits::total      537908184                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      5116704                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      5116704                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       134512                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       134512                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          495                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          495                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           80                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      5251216                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       5251216                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      5251216                       # number of overall misses
system.cpu7.dcache.overall_misses::total      5251216                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    324104930                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    324104930                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    219054470                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    219054470                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         2786                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2786                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    543159400                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    543159400                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    543159400                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    543159400                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015787                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015787                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000614                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000614                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.176912                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.176912                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.028715                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.028715                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009668                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009668                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009668                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009668                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       148859                       # number of writebacks
system.cpu7.dcache.writebacks::total           148859                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            11905                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.646622                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          921080320                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11905                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         77369.199496                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    53.059889                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   457.586732                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.103633                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.893724                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.997357                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       3411515669                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      3411515669                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst   1705739974                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     1705739974                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst   1705739974                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      1705739974                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst   1705739974                       # number of overall hits
system.cpu7.icache.overall_hits::total     1705739974                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        11907                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        11907                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        11907                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         11907                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        11907                       # number of overall misses
system.cpu7.icache.overall_misses::total        11907                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst   1705751881                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   1705751881                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst   1705751881                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   1705751881                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst   1705751881                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   1705751881                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000007                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000007                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        11905                       # number of writebacks
system.cpu7.icache.writebacks::total            11905                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  236                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 236                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7327                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7327                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   15126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        57664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          419                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        58285                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    58285                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      41498205                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     20047461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      1454349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         1897985                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      1872768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        25217                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 236                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           20216748                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               3781                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              3781                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       600418                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        20525                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         19375392                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1735                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            744                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2479                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            533924                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           533924                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          65597                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      20150915                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        57254                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     15608036                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        25886                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     15578551                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        41704                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     15599971                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        26875                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     14571922                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               61510199                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      2101952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    345761669                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       900160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    345754544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1563200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    346521624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       946496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side    324248528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1367798173                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          7222944                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          48723863                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.125111                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.521720                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                45320634     93.02%     93.02% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 1973067      4.05%     97.06% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  177051      0.36%     97.43% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 1243735      2.55%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    9376      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            48723863                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      42172085                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     20385221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1456530                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          359932                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       320107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        39825                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           20541039                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3546                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3546                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       606816                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        12357                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         19709894                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              338                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            318                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             656                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            547011                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           547011                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          47618                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      20493421                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        26939                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     15613668                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        27199                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     15575933                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        26753                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     15639684                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        26702                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     15576693                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               62513571                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       960832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side    347002040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       980800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side    345608880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       949888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side    347204984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       946880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side    345636336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1389290640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          4596185                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          46771021                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.096191                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.500968                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                44898782     96.00%     96.00% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  430659      0.92%     96.92% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  280556      0.60%     97.52% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 1136920      2.43%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   24104      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            46771021                       # Request fanout histogram
system.l2cache0.tags.replacements             1495225                       # number of replacements
system.l2cache0.tags.tagsinuse            3919.289329                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              37939507                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             1495225                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               25.373778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   471.994690                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.001095                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.002422                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.000811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.001095                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    10.238925                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1029.376835                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     1.633490                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   890.062736                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst     4.109690                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   978.660501                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     2.435816                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   529.771223                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.115233                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.002500                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.251313                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000399                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.217300                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.001003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.238931                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000595                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.129339                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.956858                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4036                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          866                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1663                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1207                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           327987027                       # Number of tag accesses
system.l2cache0.tags.data_accesses          327987027                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       600418                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       600418                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        20525                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        20525                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           17                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           16                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           22                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        76237                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        81516                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        82710                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data        79661                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          320124                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        20670                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        11286                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        15033                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        10823                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        57812                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      4808617                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      4805353                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data      4805287                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data      4468368                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     18887625                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        20670                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      4884854                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        11286                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      4886869                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        15033                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data      4887997                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        10823                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data      4548029                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           19265561                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        20670                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      4884854                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        11286                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      4886869                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        15033                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data      4887997                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        10823                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data      4548029                       # number of overall hits
system.l2cache0.overall_hits::total          19265561                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1118                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           16                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          131                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           25                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1290                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          203                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           23                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          100                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           41                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          367                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        52226                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        52757                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        54829                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data        53482                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        213294                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         3741                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          535                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         2246                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         1263                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         7785                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data       316319                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data       313151                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       313548                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data       316864                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1259882                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         3741                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data       368545                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          535                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data       365908                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         2246                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       368377                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         1263                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data       370346                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          1480961                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         3741                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data       368545                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          535                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data       365908                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         2246                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       368377                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         1263                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data       370346                       # number of overall misses
system.l2cache0.overall_misses::total         1480961                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       600418                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       600418                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        20525                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        20525                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1135                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1327                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data       128463                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data       134273                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       137539                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data       133143                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       533418                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        24411                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        11821                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        17279                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        12086                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        65597                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      5124936                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      5118504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data      5118835                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data      4785232                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     20147507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        24411                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      5253399                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        11821                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      5252777                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        17279                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      5256374                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        12086                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data      4918375                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       20746522                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        24411                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      5253399                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        11821                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      5252777                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        17279                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      5256374                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        12086                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data      4918375                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      20746522                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.985022                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.922535                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.972118                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.926941                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.990099                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.931818                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.943445                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.406545                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.392908                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.398643                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.401688                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.399863                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.153251                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.045258                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.129984                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.104501                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.118679                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.061722                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.061180                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.061254                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.066217                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.062533                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.153251                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.070154                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.045258                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.069660                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.129984                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.070082                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.104501                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.075298                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.071384                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.153251                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.070154                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.045258                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.069660                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.129984                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.070082                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.104501                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.075298                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.071384                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         222199                       # number of writebacks
system.l2cache0.writebacks::total              222199                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             1483217                       # number of replacements
system.l2cache1.tags.tagsinuse            3880.865763                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              38638502                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             1483217                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               26.050471                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   457.225182                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.001063                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.001533                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.002548                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.000957                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst     2.536604                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   937.810270                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     1.913792                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   947.962415                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     1.970255                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   986.141811                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst     2.609252                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   542.690082                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.111627                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.000619                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.228958                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.000467                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.231436                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.000481                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.240757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.000637                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.132493                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.947477                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3961                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1928                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         1993                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.967041                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           333368661                       # Number of tag accesses
system.l2cache1.tags.data_accesses          333368661                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       606816                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       606816                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        12357                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        12357                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data        85925                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data        81747                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data        87031                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data        81167                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          335870                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst        11027                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst        11353                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst        11491                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        11061                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        44932                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data      4815632                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      4801388                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data      4813760                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data      4801093                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     19231873                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst        11027                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data      4901557                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst        11353                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data      4883135                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst        11491                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data      4900791                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        11061                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data      4882260                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           19612675                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst        11027                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data      4901557                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst        11353                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data      4883135                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst        11491                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data      4900791                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        11061                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data      4882260                       # number of overall hits
system.l2cache1.overall_hits::total          19612675                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data           60                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           65                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data           64                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data          110                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          299                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data           55                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data           45                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           52                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          217                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data        52877                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data        52565                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data        52210                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data        53220                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        210872                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst          899                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          521                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst          420                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst          846                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2686                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data       313857                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data       315308                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data       316070                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data       316058                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      1261293                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst          899                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data       366734                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          521                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data       367873                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst          420                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data       368280                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst          846                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data       369278                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          1474851                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst          899                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data       366734                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          521                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data       367873                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst          420                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data       368280                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst          846                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data       369278                       # number of overall misses
system.l2cache1.overall_misses::total         1474851                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       606816                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       606816                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        12357                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        12357                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          303                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data       138802                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data       134312                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data       139241                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data       134387                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       546742                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst        11926                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst        11874                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst        11911                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        11907                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        47618                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data      5129489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data      5116696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data      5129830                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data      5117151                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     20493166                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst        11926                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data      5268291                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst        11874                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data      5251008                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst        11911                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data      5269071                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        11907                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data      5251538                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       21087526                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst        11926                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data      5268291                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst        11874                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data      5251008                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst        11911                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data      5269071                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        11907                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data      5251538                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      21087526                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.970149                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.986799                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.984848                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.957447                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.986364                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.380953                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.391365                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.374961                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.396020                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.385688                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.075382                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.043877                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.035262                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.071051                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.056407                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.061187                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.061623                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.061614                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.061764                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.061547                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.075382                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.069612                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.043877                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.070058                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.035262                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.069895                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.071051                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.070318                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.069939                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.075382                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.069612                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.043877                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.070058                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.035262                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.069895                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.071051                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.070318                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.069939                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         219001                       # number of writebacks
system.l2cache1.writebacks::total              219001                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                236                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1288646                       # Transaction distribution
system.membus0.trans_dist::WriteReq              7327                       # Transaction distribution
system.membus0.trans_dist::WriteResp             7327                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       276352                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1251745                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            1861                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           887                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           1937                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           265178                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          264562                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1288410                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       273285                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      4162131                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         8034                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      4443450                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       203926                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         7092                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       211018                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               4654468                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     10414656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     98586240                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        29917                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    109030813                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      8075840                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        28368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      8104208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              117135021                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         5583986                       # Total snoops (count)
system.membus0.snoop_fanout::samples          8689350                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.642564                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.479245                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                3105886     35.74%     35.74% # Request fanout histogram
system.membus0.snoop_fanout::3                5583464     64.26%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            8689350                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           2502451                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3546                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3546                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       371427                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         2482434                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             540                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           466                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            685                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           359691                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          359284                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      2502451                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      4203371                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       222790                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      4426161                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      4160360                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      4160360                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               8586521                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    100162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      8271888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    108434064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     98516672                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     98516672                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              206950736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          339220                       # Total snoops (count)
system.membus1.snoop_fanout::samples          6059583                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.055903                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.229734                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                5720836     94.41%     94.41% # Request fanout histogram
system.membus1.snoop_fanout::2                 338747      5.59%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            6059583                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1390985                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.617081                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          537                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1390985                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000386                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     1.539429                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.015806                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.203413                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000157                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.733041                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.001948                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.276439                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000343                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     4.846505                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.096214                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000988                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.200213                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.170815                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000122                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.204777                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000021                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.302907                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.976068                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     23733512                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     23733512                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       152956                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       152956                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data           11                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           13                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data          221                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          251                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           83                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           36                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data           87                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          207                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           94                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           49                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data          308                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          458                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           94                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           49                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data          308                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          458                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           87                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          100                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           10                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data           29                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data        51966                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1422                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        54686                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data        40420                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       148494                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1312                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data       308648                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           28                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data       308723                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          228                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data       309166                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           81                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data       310316                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      1238502                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1312                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       360614                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data       310145                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          228                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       363852                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           81                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data       350736                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      1386996                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1312                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       360614                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data       310145                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          228                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       363852                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           81                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data       350736                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      1386996                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       152956                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       152956                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           87                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data        51972                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1433                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        54699                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data        40641                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       148745                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1312                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data       308649                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data       308806                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          228                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data       309202                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data       310403                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      1238709                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1312                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       360621                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data       310239                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          228                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       363901                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           81                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data       351044                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      1387454                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1312                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       360621                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data       310239                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          228                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       363901                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           81                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data       351044                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      1387454                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999885                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.992324                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999762                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.994562                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998313                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999731                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999884                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999720                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999833                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999981                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999697                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999865                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999123                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999670                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999981                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999697                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999865                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999123                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999670                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       152514                       # number of writebacks
system.numa_caches_downward0.writebacks::total       152514                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        75718                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.119170                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          898                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        75718                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.011860                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks    11.954596                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.015922                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.519051                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.016803                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.574902                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.017355                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.200288                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.020440                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     0.799813                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.747162                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.000995                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.032441                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.001050                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.035931                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.001085                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.075018                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.001278                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.049988                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.944948                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      1263450                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      1263450                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        55448                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        55448                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus6.data           29                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data           45                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           74                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data           53                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data          241                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data           49                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data          296                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          639                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data           53                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data          241                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data           78                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data          341                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          713                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data           53                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data          241                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data           78                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data          341                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          713                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data           30                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data           26                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           30                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data           43                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          129                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           37                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data           30                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data           28                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           37                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data           20                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data           20                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data        51234                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        51289                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst          813                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         3587                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          483                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data         4548                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst          392                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data         5898                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst          813                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data         4821                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        21355                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst          813                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         3602                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          483                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data         4568                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst          392                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data         5918                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst          813                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data        56055                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        72644                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst          813                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         3602                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          483                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data         4568                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst          392                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data         5918                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst          813                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data        56055                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        72644                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        55448                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        55448                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          129                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          134                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data           49                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data        51279                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        51363                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst          813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         3640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          483                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data         4789                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst          392                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data         5947                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst          813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data         5117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        21994                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst          813                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         3655                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          483                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data         4809                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst          392                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data         5996                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst          813                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data        56396                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        73357                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst          813                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         3655                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          483                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data         4809                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst          392                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data         5996                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst          813                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data        56396                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        73357                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.973684                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.985075                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data     0.408163                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.999122                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998559                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.985440                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.949676                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.991761                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.942154                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.970947                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.985499                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.949886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.986991                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.993953                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.990280                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.985499                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.949886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.986991                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.993953                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.990280                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        54772                       # number of writebacks
system.numa_caches_downward1.writebacks::total        54772                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        74616                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.177939                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          751                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        74616                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.010065                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks    11.231157                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.017673                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.673234                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.015834                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.756251                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.016246                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     1.428383                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.027057                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.012103                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.701947                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.001105                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.042077                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000990                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.047266                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.001015                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.089274                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.001691                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.063256                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.948621                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      1250652                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      1250652                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        54772                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        54772                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus4.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data           60                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data          160                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data           35                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data          357                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          612                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data           60                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data          160                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data           35                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data          357                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          612                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data           60                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data          160                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data           35                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data          357                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          612                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data           29                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data           26                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           29                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data           43                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          127                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           37                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data           30                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data           28                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           37                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data           20                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data           20                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data        51234                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        51289                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst          813                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         3527                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          483                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         4388                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst          392                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data         5863                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          813                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         4464                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        20743                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst          813                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         3542                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          483                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         4408                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst          392                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data         5883                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          813                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        55698                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        72032                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst          813                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         3542                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          483                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         4408                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst          392                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data         5883                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          813                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        55698                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        72032                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        54772                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        54772                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           30                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          129                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data        51234                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        51289                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst          813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         3587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          483                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data         4548                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst          392                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data         5898                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         4821                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        21355                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst          813                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         3602                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          483                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data         4568                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst          392                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data         5918                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          813                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data        56055                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        72644                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst          813                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         3602                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          483                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data         4568                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst          392                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data         5918                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          813                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data        56055                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        72644                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data     0.966667                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data     0.966667                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.984496                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.983273                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.964820                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.994066                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.925949                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.971342                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.983343                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.964974                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.994086                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.993631                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.991575                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.983343                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.964974                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.994086                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.993631                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.991575                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        54153                       # number of writebacks
system.numa_caches_upward0.writebacks::total        54153                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1390693                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.629098                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          173                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1390693                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000124                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     1.820597                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013297                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     3.081948                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000156                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.747466                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.001702                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     3.144412                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000278                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     4.819242                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.113787                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000831                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.192622                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.171717                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000106                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.196526                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000017                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.301203                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.976819                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     23725715                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     23725715                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       152514                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       152514                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           11                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           69                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data           20                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           11                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           16                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data           69                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           99                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           11                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           16                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data           69                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           99                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           87                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          100                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           10                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data           29                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data        51963                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1416                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        54675                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data        40371                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       148425                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1312                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data       308648                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           28                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data       308718                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          228                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       309161                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           81                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data       310296                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1238472                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1312                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       360611                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data       310134                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          228                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       363836                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           81                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data       350667                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      1386897                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1312                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       360611                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data       310134                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          228                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       363836                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           81                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data       350667                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      1386897                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       152514                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       152514                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           87                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data        51966                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1422                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        54686                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data        40420                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       148494                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1312                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data       308648                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data       308723                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          228                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       309166                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data       310316                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1238502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1312                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       360614                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data       310145                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          228                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       363852                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           81                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data       350736                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      1386996                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1312                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       360614                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data       310145                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          228                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       363852                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           81                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data       350736                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      1386996                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999942                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.995781                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999799                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.998788                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999535                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999984                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999984                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999936                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999976                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999992                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999965                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999956                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999803                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999929                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999992                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999965                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999956                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999803                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999929                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       152426                       # number of writebacks
system.numa_caches_upward1.writebacks::total       152426                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           324481283                       # DTB read hits
system.switch_cpus0.dtb.read_misses                54                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       120083184                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          224196173                       # DTB write hits
system.switch_cpus0.dtb.write_misses               11                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       45875371                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           548677456                       # DTB hits
system.switch_cpus0.dtb.data_misses                65                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       165958555                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1024433926                       # ITB hits
system.switch_cpus0.itb.fetch_misses               15                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1024433941                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1707618197                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1707559015                       # Number of instructions committed
system.switch_cpus0.committedOps           1707559015                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1367966562                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     363835372                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           52239290                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     99764730                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1367966562                       # number of integer instructions
system.switch_cpus0.num_fp_insts            363835372                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2188038404                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    972586306                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    421475226                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    294144714                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            548697963                       # number of memory refs
system.switch_cpus0.num_load_insts          324500865                       # Number of load instructions
system.switch_cpus0.num_store_insts         224197098                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      95321.980253                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1707522875.019747                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999944                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000056                       # Percentage of idle cycles
system.switch_cpus0.Branches                176669081                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     75787393      4.44%      4.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        745245467     43.64%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8121      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      145413418      8.52%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       18313600      1.07%     57.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       20891603      1.22%     58.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      56167400      3.29%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        3824201      0.22%     62.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       324512629     19.00%     81.46% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      224198866     13.13%     94.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      92377182      5.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1707559080                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           324386343                       # DTB read hits
system.switch_cpus1.dtb.read_misses                78                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       120082137                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          224150473                       # DTB write hits
system.switch_cpus1.dtb.write_misses               15                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       45875375                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           548536816                       # DTB hits
system.switch_cpus1.dtb.data_misses                93                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       165957512                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1024449227                       # ITB hits
system.switch_cpus1.itb.fetch_misses               16                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1024449243                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1707710748                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1707199176                       # Number of instructions committed
system.switch_cpus1.committedOps           1707199176                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1367613854                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     363836596                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           52212451                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     99740469                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1367613854                       # number of integer instructions
system.switch_cpus1.num_fp_insts            363836596                       # number of float instructions
system.switch_cpus1.num_int_register_reads   2187566650                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    972317304                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    421474430                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    294143314                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            548557060                       # number of memory refs
system.switch_cpus1.num_load_insts          324405668                       # Number of load instructions
system.switch_cpus1.num_store_insts         224151392                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      455155.016397                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1707255592.983603                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999733                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000267                       # Percentage of idle cycles
system.switch_cpus1.Branches                176614285                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     75791324      4.44%      4.44% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        745027627     43.64%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6238      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      145417517      8.52%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       18313800      1.07%     57.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       20892603      1.22%     58.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      56164400      3.29%     62.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3823801      0.22%     62.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       324411181     19.00%     81.46% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      224151401     13.13%     94.59% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      92380177      5.41%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1707199269                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           324429793                       # DTB read hits
system.switch_cpus2.dtb.read_misses               179                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       120087168                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          224188435                       # DTB write hits
system.switch_cpus2.dtb.write_misses               60                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       45877240                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           548618228                       # DTB hits
system.switch_cpus2.dtb.data_misses               239                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       165964408                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1024479103                       # ITB hits
system.switch_cpus2.itb.fetch_misses               90                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1024479193                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1707654417                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1707451927                       # Number of instructions committed
system.switch_cpus2.committedOps           1707451927                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1367853701                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     363842976                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           52218993                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     99773137                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1367853701                       # number of integer instructions
system.switch_cpus2.num_fp_insts            363842976                       # number of float instructions
system.switch_cpus2.num_int_register_reads   2187906886                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    972480535                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    421479253                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    294149360                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            548639091                       # number of memory refs
system.switch_cpus2.num_load_insts          324449561                       # Number of load instructions
system.switch_cpus2.num_store_insts         224189530                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      202161.000237                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1707452255.999763                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999882                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000118                       # Percentage of idle cycles
system.switch_cpus2.Branches                176654089                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     75797507      4.44%      4.44% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        745181835     43.64%     48.08% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6696      0.00%     48.08% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      145416695      8.52%     56.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       18313500      1.07%     57.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       20892903      1.22%     58.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      56167400      3.29%     62.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3824101      0.22%     62.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       324458282     19.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      224189653     13.13%     94.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      92384394      5.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1707452166                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           324387514                       # DTB read hits
system.switch_cpus3.dtb.read_misses               103                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       120081690                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          224149977                       # DTB write hits
system.switch_cpus3.dtb.write_misses               14                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       45875374                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           548537491                       # DTB hits
system.switch_cpus3.dtb.data_misses               117                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       165957064                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         1024446615                       # ITB hits
system.switch_cpus3.itb.fetch_misses               26                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     1024446641                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1707603409                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1707205073                       # Number of instructions committed
system.switch_cpus3.committedOps           1707205073                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1367622569                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     363832307                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           52212835                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     99741807                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1367622569                       # number of integer instructions
system.switch_cpus3.num_fp_insts            363832307                       # number of float instructions
system.switch_cpus3.num_int_register_reads   2187576193                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    972325313                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    421466629                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    294139114                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            548557817                       # number of memory refs
system.switch_cpus3.num_load_insts          324406893                       # Number of load instructions
system.switch_cpus3.num_store_insts         224150924                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      449186.584826                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1707154222.415174                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999737                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000263                       # Percentage of idle cycles
system.switch_cpus3.Branches                176616312                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     75791344      4.44%      4.44% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        745035552     43.64%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6250      0.00%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      145412620      8.52%     56.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       18313700      1.07%     57.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       20892703      1.22%     58.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      56165400      3.29%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        3823901      0.22%     62.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       324413103     19.00%     81.46% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      224150961     13.13%     94.59% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      92380456      5.41%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1707205190                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           324390338                       # DTB read hits
system.switch_cpus4.dtb.read_misses                78                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       120085737                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          224150791                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       45875375                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           548541129                       # DTB hits
system.switch_cpus4.dtb.data_misses                93                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       165961112                       # DTB accesses
system.switch_cpus4.itb.fetch_hits         1024461867                       # ITB hits
system.switch_cpus4.itb.fetch_misses               16                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses     1024461883                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1707635737                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts         1707214144                       # Number of instructions committed
system.switch_cpus4.committedOps           1707214144                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses   1367624326                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses     363846795                       # Number of float alu accesses
system.switch_cpus4.num_func_calls           52212527                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     99740625                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts          1367624326                       # number of integer instructions
system.switch_cpus4.num_fp_insts            363846795                       # number of float instructions
system.switch_cpus4.num_int_register_reads   2187595698                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    972323089                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads    421487030                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes    294153814                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            548561374                       # number of memory refs
system.switch_cpus4.num_load_insts          324409663                       # Number of load instructions
system.switch_cpus4.num_store_insts         224151711                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      440162.187536                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1707195574.812464                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.999742                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.000258                       # Percentage of idle cycles
system.switch_cpus4.Branches                176612666                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     75791337      4.44%      4.44% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        745031489     43.64%     48.08% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            6257      0.00%     48.08% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd      145420817      8.52%     56.60% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp       18313500      1.07%     57.67% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt       20892903      1.22%     58.89% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      56167400      3.29%     62.18% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        3824101      0.22%     62.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       324415189     19.00%     81.46% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      224151723     13.13%     94.59% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      92380321      5.41%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total        1707214237                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           324385112                       # DTB read hits
system.switch_cpus5.dtb.read_misses                78                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       120080637                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          224150564                       # DTB write hits
system.switch_cpus5.dtb.write_misses               15                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       45875375                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           548535676                       # DTB hits
system.switch_cpus5.dtb.data_misses                93                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       165956012                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         1024438280                       # ITB hits
system.switch_cpus5.itb.fetch_misses               16                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     1024438296                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1707627946                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         1707189839                       # Number of instructions committed
system.switch_cpus5.committedOps           1707189839                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   1367612641                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses     363826995                       # Number of float alu accesses
system.switch_cpus5.num_func_calls           52212479                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     99740688                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          1367612641                       # number of integer instructions
system.switch_cpus5.num_fp_insts            363826995                       # number of float instructions
system.switch_cpus5.num_int_register_reads   2187556604                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    972317205                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads    421458230                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes    294133714                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            548555920                       # number of memory refs
system.switch_cpus5.num_load_insts          324404437                       # Number of load instructions
system.switch_cpus5.num_store_insts         224151483                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      464465.802571                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      1707163480.197429                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.999728                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.000272                       # Percentage of idle cycles
system.switch_cpus5.Branches                176614438                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     75791337      4.44%      4.44% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        745027108     43.64%     48.08% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            6245      0.00%     48.08% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd      145409417      8.52%     56.60% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp       18313800      1.07%     57.67% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt       20892603      1.22%     58.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      56164400      3.29%     62.18% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        3823801      0.22%     62.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       324409959     19.00%     81.46% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      224151493     13.13%     94.59% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess      92380569      5.41%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        1707189932                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           324391810                       # DTB read hits
system.switch_cpus6.dtb.read_misses                79                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       120087338                       # DTB read accesses
system.switch_cpus6.dtb.write_hits          224150629                       # DTB write hits
system.switch_cpus6.dtb.write_misses               14                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       45875374                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           548542439                       # DTB hits
system.switch_cpus6.dtb.data_misses                93                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses       165962712                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         1024483031                       # ITB hits
system.switch_cpus6.itb.fetch_misses               16                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     1024483047                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1707692475                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         1707234624                       # Number of instructions committed
system.switch_cpus6.committedOps           1707234624                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   1367630895                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses     363860095                       # Number of float alu accesses
system.switch_cpus6.num_func_calls           52212521                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     99740622                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          1367630895                       # number of integer instructions
system.switch_cpus6.num_fp_insts            363860095                       # number of float instructions
system.switch_cpus6.num_int_register_reads   2187619889                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    972327793                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads    421510030                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes    294167314                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            548562684                       # number of memory refs
system.switch_cpus6.num_load_insts          324411136                       # Number of load instructions
system.switch_cpus6.num_store_insts         224151548                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      419698.355978                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      1707272776.644022                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.999754                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.000246                       # Percentage of idle cycles
system.switch_cpus6.Branches                176615104                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     75791333      4.44%      4.44% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        745039199     43.64%     48.08% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            6247      0.00%     48.08% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd      145430317      8.52%     56.60% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp       18313300      1.07%     57.67% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt       20893103      1.22%     58.89% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult      56169400      3.29%     62.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        3824301      0.22%     62.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       324416660     19.00%     81.46% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite      224151560     13.13%     94.59% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      92380097      5.41%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        1707234717                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           324086281                       # DTB read hits
system.switch_cpus7.dtb.read_misses                79                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       120058238                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          223909138                       # DTB write hits
system.switch_cpus7.dtb.write_misses               14                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       45875374                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           547995419                       # DTB hits
system.switch_cpus7.dtb.data_misses                93                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       165933612                       # DTB accesses
system.switch_cpus7.itb.fetch_hits         1023922964                       # ITB hits
system.switch_cpus7.itb.fetch_misses               16                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses     1023922980                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1707028958                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts         1705751788                       # Number of instructions committed
system.switch_cpus7.committedOps           1705751788                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses   1366307703                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses     363736795                       # Number of float alu accesses
system.switch_cpus7.num_func_calls           52181761                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     99661852                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts          1366307703                       # number of integer instructions
system.switch_cpus7.num_fp_insts            363736795                       # number of float instructions
system.switch_cpus7.num_int_register_reads   2185670189                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    971332730                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads    421390630                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes    294067814                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            548017863                       # number of memory refs
system.switch_cpus7.num_load_insts          324107807                       # Number of load instructions
system.switch_cpus7.num_store_insts         223910056                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1901830.169652                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      1705127127.830348                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.998886                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.001114                       # Percentage of idle cycles
system.switch_cpus7.Branches                176485762                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     75745213      4.44%      4.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        744359957     43.64%     48.08% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            6268      0.00%     48.08% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd      145369117      8.52%     56.60% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp       18315900      1.07%     57.68% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt       20877303      1.22%     58.90% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      56154400      3.29%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        3823901      0.22%     62.42% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        819200      0.05%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       324113353     19.00%     81.46% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      223910076     13.13%     94.59% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      92257193      5.41%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total        1705751881                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1259857                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3546                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3546                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       207286                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1246426                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          337                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          316                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          417                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        200031                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       199783                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1259857                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      4160766                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      4160766                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       220636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       220636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            4381402                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     98528640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     98528640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      8182992                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      8182992                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           106711632                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      4456503                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       7373307                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.604275                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.489006                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             2917799     39.57%     39.57% # Request fanout histogram
system.system_bus.snoop_fanout::2             4455508     60.43%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         7373307                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.184113                       # Number of seconds simulated
sim_ticks                                184112973500                       # Number of ticks simulated
final_tick                               3724656906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               93565351                       # Simulator instruction rate (inst/s)
host_op_rate                                 93565344                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1147084339                       # Simulator tick rate (ticks/s)
host_mem_usage                                 842032                       # Number of bytes of host memory used
host_seconds                                   160.51                       # Real time elapsed on the host
sim_insts                                 15017720085                       # Number of instructions simulated
sim_ops                                   15017720085                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         7040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       305728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       211456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        35712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        21120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       118144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       112064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         2880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            830336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       305728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        35712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       118144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       474304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        94336                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          94336                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         4777                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         3304                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          558                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          330                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1846                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         1751                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              12974                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1474                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1474                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        55270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        38237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst         3476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         5909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1660546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1148512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       193968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       114712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       641693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       608670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst         3129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data         3824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst         2433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         3476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        15643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        10428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              4509927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        55270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst         3476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1660546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       193968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       641693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst         3129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst         2433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        15643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2576157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         512381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              512381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         512381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        55270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        38237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst         3476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         5909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1660546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1148512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       193968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       114712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       641693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       608670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst         3129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data         3824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst         2433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         3476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        15643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        10428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5022308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        49920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      1922432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        68032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       476864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        15424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2564608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1862016                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1862016                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           66                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          780                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        30038                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1063                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         7451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           66                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           66                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          241                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              40072                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        29094                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             29094                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data         4171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        22942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       271138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     10441589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        19119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       369512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        60485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data      2590062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        22942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        22942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        20857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide          83775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             13929534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       271138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        19119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        60485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          350741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       10113443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            10113443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       10113443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data         4171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        22942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       271138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     10441589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        19119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       369512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        60485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data      2590062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        22942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        22942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        20857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide         83775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            24042977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     193                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4298                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1048     26.76%     26.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      2.35%     29.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    189      4.83%     33.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     33.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2587     66.05%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3917                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1048     44.09%     44.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      3.87%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     189      7.95%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     55.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1047     44.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2377                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            183884807000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                9261000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              183336000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        184084468500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.404716                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.606842                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 3353     83.49%     83.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                    381      9.49%     92.98% # number of callpals executed
system.cpu0.kern.callpal::rti                     282      7.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4016                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              282                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              273                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.867729                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             509997                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              692                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           736.989884                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.867729                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.962632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.962632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           325087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          325087                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       102104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         102104                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        55956                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         55956                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1796                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1504                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1504                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       158060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          158060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       158060                       # number of overall hits
system.cpu0.dcache.overall_hits::total         158060                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          483                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           24                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          212                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          760                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           760                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          760                       # number of overall misses
system.cpu0.dcache.overall_misses::total          760                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       102381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       102381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        56439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        56439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       158820                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       158820                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       158820                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       158820                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002706                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.008558                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008558                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.123543                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.123543                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004785                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004785                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004785                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu0.dcache.writebacks::total               84                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              999                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          893600968                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1511                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         591397.066843                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           939715                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          939715                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       468359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         468359                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       468359                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          468359                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       468359                       # number of overall hits
system.cpu0.icache.overall_hits::total         468359                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          999                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          999                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          999                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           999                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          999                       # number of overall misses
system.cpu0.icache.overall_misses::total          999                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       469358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       469358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       469358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       469358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       469358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       469358                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002128                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002128                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          999                       # number of writebacks
system.cpu0.icache.writebacks::total              999                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3243                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     763     26.63%     26.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    189      6.60%     33.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.26% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1912     66.74%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2865                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      763     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     189     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.06%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     762     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1715                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            184122480000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                9261000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               97399000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        184229304500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.398536                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598604                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 2485     81.40%     81.40% # number of callpals executed
system.cpu1.kern.callpal::rdps                    378     12.38%     93.78% # number of callpals executed
system.cpu1.kern.callpal::rti                     190      6.22%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3053                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                190                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              579                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.031943                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             283022                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           277.472549                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.031943                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.921937                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921937                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178389                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178389                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        55984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          55984                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30739                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30739                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          583                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          566                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        86723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           86723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        86723                       # number of overall hits
system.cpu1.dcache.overall_hits::total          86723                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          775                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           13                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           16                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          865                       # number of overall misses
system.cpu1.dcache.overall_misses::total          865                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        56759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        56759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        30829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        30829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        87588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        87588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        87588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        87588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013654                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.002919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002919                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.021812                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.021812                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.027491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.027491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009876                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           60                       # number of writebacks
system.cpu1.dcache.writebacks::total               60                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              761                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1049765162                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         824638.776119                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            5                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          507                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.009766                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.990234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           510697                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          510697                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       254207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         254207                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       254207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          254207                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       254207                       # number of overall hits
system.cpu1.icache.overall_hits::total         254207                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          761                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          761                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          761                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           761                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          761                       # number of overall misses
system.cpu1.icache.overall_misses::total          761                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       254968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       254968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       254968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       254968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       254968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       254968                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002985                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002985                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002985                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002985                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002985                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          761                       # number of writebacks
system.cpu1.icache.writebacks::total              761                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    470304                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3545     40.46%     40.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.05%     40.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    189      2.16%     42.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     42.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5022     57.32%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                8761                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3545     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.05%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     189      2.60%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3544     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7283                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            183702986500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                9261000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              353632500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        184066330500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.705695                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.831298                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.28%      0.28% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.28%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::4                       347     96.93%     97.49% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.28%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.28%     98.04% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.28%     98.32% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.28%     98.60% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.56%     99.16% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      0.84%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   358                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   25      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7990      1.70%      1.71% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1081      0.23%      1.94% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      1.94% # number of callpals executed
system.cpu2.kern.callpal::rti                     577      0.12%      2.06% # number of callpals executed
system.cpu2.kern.callpal::callsys                 368      0.08%      2.14% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%      2.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique             459474     97.86%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                469524                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              603                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                569                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                570                      
system.cpu2.kern.mode_good::user                  569                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.945274                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.971843                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1885968000      1.03%      1.03% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        181950104500     98.97%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      25                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           100680                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.984866                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           84023623                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           101174                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           830.486321                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.984866                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998017                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998017                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        168227895                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       168227895                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     53719201                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53719201                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     29953031                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29953031                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       143994                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       143994                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       145687                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       145687                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     83672232                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        83672232                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     83672232                       # number of overall hits
system.cpu2.dcache.overall_hits::total       83672232                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        60594                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        60594                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        38825                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        38825                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1925                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1925                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           45                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        99419                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         99419                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        99419                       # number of overall misses
system.cpu2.dcache.overall_misses::total        99419                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     53779795                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53779795                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     29991856                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29991856                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       145919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       145919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       145732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       145732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     83771651                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     83771651                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     83771651                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     83771651                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.001127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001127                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001295                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001295                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.013192                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.013192                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000309                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000309                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.001187                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001187                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.001187                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001187                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        62908                       # number of writebacks
system.cpu2.dcache.writebacks::total            62908                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           364064                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999943                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          854817182                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           364576                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2344.688575                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999943                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        735676383                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       735676383                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    367292088                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      367292088                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    367292088                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       367292088                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    367292088                       # number of overall hits
system.cpu2.icache.overall_hits::total      367292088                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       364069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       364069                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       364069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        364069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       364069                       # number of overall misses
system.cpu2.icache.overall_misses::total       364069                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    367656157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    367656157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    367656157                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    367656157                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    367656157                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    367656157                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000990                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000990                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000990                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000990                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000990                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000990                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       364064                       # number of writebacks
system.cpu2.icache.writebacks::total           364064                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     191                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      4045                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     866     28.09%     28.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    189      6.13%     34.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.06%     34.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2026     65.72%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3083                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      866     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     189      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.10%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     864     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1921                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            184168644000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                9261000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              104786000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        184283021500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.426456                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.623094                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      1.73%      1.76% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.12%      1.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2634     78.77%     80.65% # number of callpals executed
system.cpu3.kern.callpal::rdps                    379     11.33%     91.99% # number of callpals executed
system.cpu3.kern.callpal::rti                     258      7.72%     99.70% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.27%     99.97% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3344                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              316                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.212025                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.349869                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      184094171500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2779                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          458.924075                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             355630                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3073                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           115.727302                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   458.924075                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.896336                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.896336                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           259596                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          259596                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        79151                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          79151                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        43698                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         43698                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1056                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1056                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1065                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1065                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       122849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          122849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       122849                       # number of overall hits
system.cpu3.dcache.overall_hits::total         122849                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2390                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2390                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          767                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          767                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           56                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           31                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3157                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3157                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3157                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3157                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        44465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        44465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       126006                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       126006                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       126006                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       126006                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029310                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029310                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.017250                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017250                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.050360                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.050360                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.028285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.028285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.025054                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025054                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.025054                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025054                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1130                       # number of writebacks
system.cpu3.dcache.writebacks::total             1130                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2140                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          900989442                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2652                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         339739.608597                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.997013                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   503.002987                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.017572                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.982428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           794014                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          794014                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       393797                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         393797                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       393797                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          393797                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       393797                       # number of overall hits
system.cpu3.icache.overall_hits::total         393797                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2140                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2140                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2140                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2140                       # number of overall misses
system.cpu3.icache.overall_misses::total         2140                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       395937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       395937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       395937                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       395937                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       395937                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       395937                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005405                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005405                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005405                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005405                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005405                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005405                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         2140                       # number of writebacks
system.cpu3.icache.writebacks::total             2140                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     188                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      4463                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1016     30.13%     30.13% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    189      5.60%     35.74% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.03%     35.77% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   2166     64.23%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                3372                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1014     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     189      8.53%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.05%     54.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1013     45.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 2217                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            184196321500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                9261000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              107802000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        184313496500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.998031                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.467682                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.657473                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.19%      0.19% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      1.46%      1.65% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2893     79.50%     81.15% # number of callpals executed
system.cpu4.kern.callpal::rdps                    379     10.41%     91.56% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.03%     91.59% # number of callpals executed
system.cpu4.kern.callpal::rti                     289      7.94%     99.53% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      0.41%     99.95% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.05%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  3639                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              341                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 97                      
system.cpu4.kern.mode_good::user                   98                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.284457                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.444191                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      184241905000     99.96%     99.96% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75506500      0.04%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            13237                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          463.159712                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             621494                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13749                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            45.202851                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   463.159712                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.904609                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.904609                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           535482                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          535482                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       132809                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         132809                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       110782                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        110782                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1755                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1769                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1769                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       243591                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          243591                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       243591                       # number of overall hits
system.cpu4.dcache.overall_hits::total         243591                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         6558                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6558                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7028                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7028                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          137                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          100                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13586                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13586                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13586                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13586                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       139367                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       139367                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       117810                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       117810                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       257177                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       257177                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       257177                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       257177                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.047056                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.047056                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.059655                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.059655                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.072410                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.072410                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.053505                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.053505                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.052827                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.052827                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.052827                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.052827                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8204                       # number of writebacks
system.cpu4.dcache.writebacks::total             8204                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             5385                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999835                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          901278278                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5897                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         152836.743768                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999835                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1424117                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1424117                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       703978                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         703978                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       703978                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          703978                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       703978                       # number of overall hits
system.cpu4.icache.overall_hits::total         703978                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         5387                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         5387                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         5387                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          5387                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         5387                       # number of overall misses
system.cpu4.icache.overall_misses::total         5387                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       709365                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       709365                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       709365                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       709365                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       709365                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       709365                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.007594                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.007594                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.007594                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.007594                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.007594                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.007594                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         5385                       # number of writebacks
system.cpu4.icache.writebacks::total             5385                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      3243                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     763     26.63%     26.63% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    189      6.60%     33.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.03%     33.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1912     66.74%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2865                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      763     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     189     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.06%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     762     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1715                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            184163582500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                9261000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               97695500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        184270703500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.398536                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.598604                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 2485     81.40%     81.40% # number of callpals executed
system.cpu5.kern.callpal::rdps                    378     12.38%     93.78% # number of callpals executed
system.cpu5.kern.callpal::rti                     190      6.22%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  3053                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              190                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             1131                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          466.133712                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             285018                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1588                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           179.482368                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   466.133712                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.910417                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.910417                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           179533                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          179533                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        55925                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          55925                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        30721                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         30721                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          397                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          397                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          565                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          565                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        86646                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           86646                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        86646                       # number of overall hits
system.cpu5.dcache.overall_hits::total          86646                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1148                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1148                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           84                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          202                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           17                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1232                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1232                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1232                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1232                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        57073                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        57073                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        30805                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        30805                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        87878                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        87878                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        87878                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        87878                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.020115                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020115                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.002727                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002727                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.337229                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.337229                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.029210                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.029210                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.014019                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.014019                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.014019                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.014019                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu5.dcache.writebacks::total              227                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              756                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1048944068                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         827242.955836                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst           24                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          488                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.046875                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.953125                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           511758                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          511758                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       254745                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         254745                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       254745                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          254745                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       254745                       # number of overall hits
system.cpu5.icache.overall_hits::total         254745                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          756                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          756                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          756                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           756                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          756                       # number of overall misses
system.cpu5.icache.overall_misses::total          756                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       255501                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       255501                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       255501                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       255501                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       255501                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       255501                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.002959                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002959                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.002959                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002959                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.002959                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002959                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          756                       # number of writebacks
system.cpu5.icache.writebacks::total              756                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      3243                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     763     26.63%     26.63% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    189      6.60%     33.23% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.03%     33.26% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1912     66.74%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                2865                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      763     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     189     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.06%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     762     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1715                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            184131219500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                9261000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               97794500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        184238439500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.398536                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.598604                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 2485     81.40%     81.40% # number of callpals executed
system.cpu6.kern.callpal::rdps                    378     12.38%     93.78% # number of callpals executed
system.cpu6.kern.callpal::rti                     190      6.22%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  3053                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              190                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              569                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          467.161813                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             287511                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1022                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           281.321918                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   467.161813                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.912425                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.912425                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           179139                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          179139                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        56396                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          56396                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        30721                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         30721                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          583                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          583                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          565                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          565                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        87117                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           87117                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        87117                       # number of overall hits
system.cpu6.dcache.overall_hits::total          87117                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           84                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           17                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           17                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          847                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           847                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          847                       # number of overall misses
system.cpu6.dcache.overall_misses::total          847                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        57159                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        57159                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        30805                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        30805                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        87964                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        87964                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        87964                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        87964                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.013349                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.013349                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.002727                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.002727                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.028333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.028333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.029210                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.029210                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009629                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009629                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009629                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009629                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu6.dcache.writebacks::total               58                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              762                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          903797788                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1274                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         709417.416013                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           512120                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          512120                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       254917                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         254917                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       254917                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          254917                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       254917                       # number of overall hits
system.cpu6.icache.overall_hits::total         254917                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          762                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          762                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          762                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           762                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          762                       # number of overall misses
system.cpu6.icache.overall_misses::total          762                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       255679                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       255679                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       255679                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       255679                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       255679                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       255679                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.002980                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002980                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.002980                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002980                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.002980                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002980                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          762                       # number of writebacks
system.cpu6.icache.writebacks::total              762                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      3243                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     763     26.63%     26.63% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    189      6.60%     33.23% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.07%     33.30% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1911     66.70%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2865                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      763     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     189     11.01%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.12%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     763     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1717                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            184463821500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                9261000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               97045000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        184570322500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.399267                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.599302                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 2485     81.40%     81.40% # number of callpals executed
system.cpu7.kern.callpal::rdps                    378     12.38%     93.78% # number of callpals executed
system.cpu7.kern.callpal::rti                     190      6.22%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  3053                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              190                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              559                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          470.945347                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             395633                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1023                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           386.738025                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   470.945347                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.919815                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.919815                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           177492                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          177492                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        55650                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          55650                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        30715                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         30715                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          572                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          572                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          568                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        86365                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           86365                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        86365                       # number of overall hits
system.cpu7.dcache.overall_hits::total          86365                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          730                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          730                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           82                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           12                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           15                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          812                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           812                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          812                       # number of overall misses
system.cpu7.dcache.overall_misses::total          812                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        56380                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        56380                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        30797                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        30797                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        87177                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        87177                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        87177                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        87177                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.012948                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.012948                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.002663                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002663                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.020548                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.020548                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.025729                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.025729                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009314                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009314                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009314                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009314                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           41                       # number of writebacks
system.cpu7.dcache.writebacks::total               41                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              693                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          785665972                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1204                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         652546.488372                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    28.013174                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   482.986826                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.054713                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.943334                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           508603                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          508603                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       253262                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         253262                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       253262                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          253262                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       253262                       # number of overall hits
system.cpu7.icache.overall_hits::total         253262                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          693                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          693                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          693                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           693                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          693                       # number of overall misses
system.cpu7.icache.overall_misses::total          693                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       253955                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       253955                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       253955                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       253955                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       253955                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       253955                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002729                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002729                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002729                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002729                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002729                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002729                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          693                       # number of writebacks
system.cpu7.icache.writebacks::total              693                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2232                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2232                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14722                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    31138                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        946767                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       444084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        63629                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           17060                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        15193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1867                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 596                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             434619                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1209                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1209                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        64182                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       345433                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            29212                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              528                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            304                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             832                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             39637                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            39637                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         367969                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         66054                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         2145                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         4425                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         1579                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         2304                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1072279                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       294427                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         5368                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         8894                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                1391421                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        73344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        33107                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        52352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        60208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     45325440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     10510535                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       206592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       276608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                56538186                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           133502                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           1081475                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.183062                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.672896                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  995574     92.06%     92.06% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   25250      2.33%     94.39% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    9697      0.90%     95.29% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   50483      4.67%     99.96% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     471      0.04%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             1081475                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         47684                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        19786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         9234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            9416                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2705                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              17165                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                767                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               767                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8530                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4490                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4924                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              173                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            149                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             322                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7105                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7105                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           7598                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          9567                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        14772                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        40413                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         1539                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         3773                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         1570                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         2253                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         1805                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         2537                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  68662                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       600640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1397416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        50112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       106608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        51712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        59440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        71168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side        55600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2392696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           104226                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            152219                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.259659                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.761437                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  131920     86.66%     86.66% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9787      6.43%     93.09% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3354      2.20%     95.30% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    5602      3.68%     98.98% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    1556      1.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              152219                       # Request fanout histogram
system.l2cache0.tags.replacements               42846                       # number of replacements
system.l2cache0.tags.tagsinuse            3931.027589                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               1362137                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               46423                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               29.341856                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2517.372400                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.998303                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    11.869186                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     7.116768                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.874809                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     4.541023                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   680.020356                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   670.785572                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    19.637815                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    15.811358                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.614593                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.002898                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.001737                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000702                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.001109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.166021                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.163766                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.004794                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.003860                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.959724                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3577                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3344                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.873291                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             7372015                       # Number of tag accesses
system.l2cache0.tags.data_accesses            7372015                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        64182                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        64182                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       345433                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       345433                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        13375                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           99                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           13479                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          840                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          751                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst       358512                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         1527                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       361630                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data          155                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          532                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        52273                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         1294                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        54254                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          840                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data          160                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          751                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          532                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst       358512                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data        65648                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         1527                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         1393                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             429363                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          840                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data          160                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          751                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          532                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst       358512                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data        65648                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         1527                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         1393                       # number of overall hits
system.l2cache0.overall_hits::total            429363                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          399                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data           31                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           22                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          464                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          201                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           19                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           15                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          243                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           66                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        25384                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          621                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         26134                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          159                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           10                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         5557                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          613                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         6339                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           74                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data           24                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data         8802                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          863                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         9763                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          159                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          140                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data           87                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         5557                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data        34186                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          613                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1484                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            42236                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          159                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          140                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data           87                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         5557                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data        34186                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          613                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1484                       # number of overall misses
system.l2cache0.overall_misses::total           42236                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        64182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        64182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       345433                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       345433                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          401                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          475                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data        38759                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          720                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        39613                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          999                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst          761                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst       364069                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         2140                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       367969                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data          556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data        61075                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         2157                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        64017                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          999                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          300                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst          761                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data          619                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst       364069                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data        99834                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         2140                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         2877                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         471599                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          999                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          300                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst          761                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data          619                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst       364069                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data        99834                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         2140                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         2877                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        471599                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.995012                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.976842                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.995050                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.826087                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.979839                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.929577                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.654919                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.862500                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.659733                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.159159                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.013141                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.015264                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.286449                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.017227                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.323144                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.043165                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.144118                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.400093                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.152506                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.159159                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.466667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.013141                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.140549                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.015264                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.342428                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.286449                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.515815                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.089559                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.159159                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.466667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.013141                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.140549                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.015264                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.342428                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.286449                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.515815                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.089559                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          26775                       # number of writebacks
system.l2cache0.writebacks::total               26775                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               12105                       # number of replacements
system.l2cache1.tags.tagsinuse            3921.427400                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                522616                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               16151                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               32.358120                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   733.386683                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    81.937272                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   845.787929                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    22.007708                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   698.281270                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     8.978369                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   908.113119                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   352.400237                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   270.534812                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.179049                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.020004                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.206491                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.005373                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.170479                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.002192                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.221707                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.086035                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.066049                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.957380                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4046                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          995                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2953                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              358444                       # Number of tag accesses
system.l2cache1.tags.data_accesses             358444                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8530                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8530                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4490                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4490                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          420                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             420                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         3366                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          747                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          755                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst          648                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         5516                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         2855                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data         1278                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          721                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data          654                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5508                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         3366                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         3275                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          747                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data         1278                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          755                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          721                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst          648                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data          654                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              11444                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         3366                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         3275                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          747                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data         1278                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          755                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          721                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst          648                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data          654                       # number of overall hits
system.l2cache1.overall_hits::total             11444                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          114                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           15                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data           14                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          162                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           97                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            9                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data           10                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           12                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          128                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6488                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data           60                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           62                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data           62                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6672                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         2020                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst            7                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           45                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2081                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         3769                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           22                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           20                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data           84                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3895                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         2020                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        10257                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           82                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data           82                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data          146                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            12648                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         2020                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        10257                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           82                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data           82                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data          146                       # number of overall misses
system.l2cache1.overall_misses::total           12648                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8530                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8530                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4490                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4490                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          114                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          162                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6908                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7092                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         5386                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          762                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst          693                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         7597                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         6624                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1300                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data          738                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         9403                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         5386                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        13532                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst          756                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         1360                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          762                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          803                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst          693                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data          800                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          24092                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         5386                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        13532                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst          756                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         1360                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          762                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          803                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst          693                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data          800                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         24092                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.939201                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.940778                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.375046                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.011905                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.009186                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.064935                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.273924                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.568992                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.016923                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.026991                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.113821                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.414230                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.375046                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.757981                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.011905                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.060294                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.009186                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.102117                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.064935                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.182500                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.524988                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.375046                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.757981                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.011905                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.060294                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.009186                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.102117                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.064935                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.182500                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.524988                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           3572                       # number of writebacks
system.l2cache1.writebacks::total                3572                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                596                       # Transaction distribution
system.membus0.trans_dist::ReadResp             19827                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1976                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1976                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        27291                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           14504                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             619                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           419                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            898                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            27100                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           27063                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        19231                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          256                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        27534                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        98017                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3610                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       129161                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        10541                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1534                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12075                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                142012                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       689920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      3725888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         8586                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      4424394                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       276992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         6136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       283128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                4724162                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           82814                       # Total snoops (count)
system.membus0.snoop_fanout::samples           175194                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.467898                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498970                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  93221     53.21%     53.21% # Request fanout histogram
system.membus0.snoop_fanout::3                  81973     46.79%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             175194                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             12809                       # Transaction distribution
system.membus1.trans_dist::WriteReq               767                       # Transaction distribution
system.membus1.trans_dist::WriteResp              767                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        29349                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           13306                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             242                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           168                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            341                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            32729                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           32703                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        12809                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        25356                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        12581                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        37937                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        98053                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        98053                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                135990                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       759232                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       283128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1042360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3754880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3754880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                4797240                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           26196                       # Total snoops (count)
system.membus1.snoop_fanout::samples           115949                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.223133                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.416348                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  90077     77.69%     77.69% # Request fanout histogram
system.membus1.snoop_fanout::2                  25872     22.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             115949                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        32639                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.930695                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           15                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        32655                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000459                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.122168                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.002648                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.008275                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.054196                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.731056                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000419                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.011934                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.757635                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000166                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000517                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.003387                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.233191                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000746                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.995668                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       584838                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       584838                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        25817                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        25817                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            7                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           11                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           17                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           58                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        25147                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          600                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        25806                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          780                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data         5513                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          470                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6839                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data           66                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          780                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data        30660                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1070                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        32645                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data           66                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          780                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data        30660                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1070                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        32645                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        25817                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        25817                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        25150                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          600                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        25809                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          780                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data         5516                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          471                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         6843                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data           66                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          780                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data        30666                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1071                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        32652                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data           66                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          780                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data        30666                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1071                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        32652                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999881                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999884                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999456                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.997877                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999415                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999804                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999066                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999786                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999804                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999066                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999786                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        25797                       # number of writebacks
system.numa_caches_downward0.writebacks::total        25797                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3033                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    12.646889                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           96                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3049                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.031486                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     5.004151                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.144884                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     2.133351                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.000038                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.989058                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.036961                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     2.956175                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.116731                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     0.265539                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.312759                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.009055                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.133334                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.124316                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.002310                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.184761                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.007296                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.016596                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.790431                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        58349                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        58349                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          255                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          255                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data           28                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data           17                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           77                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           74                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          100                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          940                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          944                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1846                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         1117                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            9                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           13                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           45                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data           78                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3126                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1846                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         2057                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data           11                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           13                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data           82                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4070                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1846                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         2057                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data           11                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           13                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data           82                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4070                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          255                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          255                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data           28                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          941                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          945                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1846                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         1119                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3128                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1846                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         2060                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data           11                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           13                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data           82                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4073                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1846                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         2060                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data           11                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           13                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data           82                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4073                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.998937                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998942                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.998213                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999361                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.998544                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999263                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.998544                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999263                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          258                       # number of writebacks
system.numa_caches_downward1.writebacks::total          258                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3041                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.912194                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           96                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3057                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.031403                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.177717                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.079946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     3.677366                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.000047                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.840540                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.023789                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     2.937707                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     1.007824                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.167258                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.073607                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.004997                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.229835                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.115034                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.001487                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.183607                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.062989                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.072954                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.744512                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        58350                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        58350                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          258                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          258                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data           28                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data           17                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           77                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           74                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          100                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          939                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          943                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1846                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         1116                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            9                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           13                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           45                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data           78                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3125                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1846                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         2055                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data           11                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           13                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data           82                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4068                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1846                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         2055                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data           11                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           13                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data           82                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4068                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          258                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          258                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data           28                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          940                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          944                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1846                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         1117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3126                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1846                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         2057                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data           11                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           13                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data           82                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4070                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1846                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         2057                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data           11                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           13                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data           82                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4070                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.998936                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.998941                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.999105                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999680                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999028                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999509                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999028                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999509                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          260                       # number of writebacks
system.numa_caches_upward0.writebacks::total          260                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        32612                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.871235                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        32628                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000490                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.686668                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.002634                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.007718                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.063815                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     3.092973                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000372                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.017055                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.792917                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000165                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000482                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.003988                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.193311                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000023                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.001066                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.991952                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       584842                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       584842                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        25797                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        25797                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data            6                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           11                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           17                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           58                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        25146                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          599                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        26060                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          780                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data         5507                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          470                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         6833                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           14                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data           66                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          780                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data        30653                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1069                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        32893                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           14                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data           66                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          780                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data        30653                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1069                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          256                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        32893                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        25797                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        25797                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        25147                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          600                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        26062                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          780                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data         5513                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          470                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         6839                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           14                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data           66                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          780                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data        30660                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1070                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        32901                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           14                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data           66                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          780                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data        30660                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1070                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        32901                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999960                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.998333                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999923                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998912                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999123                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999772                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999065                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999757                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999772                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999065                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999757                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        25777                       # number of writebacks
system.numa_caches_upward1.writebacks::total        25777                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              104569                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              58818                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              163387                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              55816                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          55816                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               368169070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             469358                       # Number of instructions committed
system.switch_cpus0.committedOps               469358                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       449292                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              27694                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        30738                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              449292                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       598327                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       351719                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               163761                       # number of memory refs
system.switch_cpus0.num_load_insts             104753                       # Number of load instructions
system.switch_cpus0.num_store_insts             59008                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      367699977.468274                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      469092.531726                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001274                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998726                       # Percentage of idle cycles
system.switch_cpus0.Branches                    67005                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2270      0.48%      0.48% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           278942     59.43%     59.91% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1447      0.31%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          109107     23.25%     83.47% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          59386     12.65%     96.12% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18206      3.88%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            469358                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               57355                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              31612                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               88967                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              38887                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          38887                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               368458739                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             254968                       # Number of instructions committed
system.switch_cpus1.committedOps               254968                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       243027                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10910                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16854                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              243027                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads       329885                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       192748                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                89157                       # number of memory refs
system.switch_cpus1.num_load_insts              57355                       # Number of load instructions
system.switch_cpus1.num_store_insts             31802                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      368203799.929657                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      254939.070343                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000692                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999308                       # Percentage of idle cycles
system.switch_cpus1.Branches                    33394                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         1706      0.67%      0.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           148786     58.35%     59.02% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             977      0.38%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           58527     22.95%     82.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          31802     12.47%     94.83% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         13170      5.17%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            254968                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            53466059                       # DTB read hits
system.switch_cpus2.dtb.read_misses               287                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        52906963                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           30138174                       # DTB write hits
system.switch_cpus2.dtb.write_misses               26                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       29620588                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            83604233                       # DTB hits
system.switch_cpus2.dtb.data_misses               313                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        82527551                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          364001242                       # ITB hits
system.switch_cpus2.itb.fetch_misses              261                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      364001503                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               368132479                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          367655832                       # Number of instructions committed
system.switch_cpus2.committedOps            367655832                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    358758247                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1050488                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            8536540                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     31441013                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           358758247                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1050488                       # number of float instructions
system.switch_cpus2.num_int_register_reads    562858649                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    293195215                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       984013                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       459339                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             84064523                       # number of memory refs
system.switch_cpus2.num_load_insts           53926045                       # Number of load instructions
system.switch_cpus2.num_store_insts          30138478                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      569398.451024                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      367563080.548976                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.998453                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.001547                       # Percentage of idle cycles
system.switch_cpus2.Branches                 43937707                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      4178910      1.14%      1.14% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        275651622     74.98%     76.11% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         2702024      0.73%     76.85% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     76.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         197114      0.05%     76.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp          65537      0.02%     76.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         131074      0.04%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        54084782     14.71%     91.66% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       30139135      8.20%     99.86% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        505943      0.14%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         367656157                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82105                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              45657                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              127762                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              62119                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          62244                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               368566174                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             395552                       # Number of instructions committed
system.switch_cpus3.committedOps               395552                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       378273                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              13741                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        33871                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              378273                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       509440                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       295731                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               129061                       # number of memory refs
system.switch_cpus3.num_load_insts              82994                       # Number of load instructions
system.switch_cpus3.num_store_insts             46067                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      368169937.230007                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      396236.769993                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001075                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998925                       # Percentage of idle cycles
system.switch_cpus3.Branches                    54302                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         4489      1.13%      1.13% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           239428     60.47%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1072      0.27%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85238     21.53%     83.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          46076     11.64%     95.05% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         19607      4.95%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            395937                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              140791                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             119822                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              260613                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             200737                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         200889                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               368627514                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             708883                       # Number of instructions committed
system.switch_cpus4.committedOps               708883                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       679954                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              19517                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        64614                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              679954                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       957946                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       489493                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               261919                       # number of memory refs
system.switch_cpus4.num_load_insts             141630                       # Number of load instructions
system.switch_cpus4.num_store_insts            120289                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      367917412.443831                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      710101.556169                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001926                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998074                       # Percentage of idle cycles
system.switch_cpus4.Branches                    92647                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        11421      1.61%      1.61% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           407433     57.44%     59.05% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            1494      0.21%     59.26% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.26% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.17%     59.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.03%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          145064     20.45%     79.90% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         120360     16.97%     96.87% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         22194      3.13%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            709365                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               57672                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              31591                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               89263                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              38887                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          38887                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               368541537                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             255501                       # Number of instructions committed
system.switch_cpus5.committedOps               255501                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       243561                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              10910                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        17187                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              243561                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       330329                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       192973                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                89453                       # number of memory refs
system.switch_cpus5.num_load_insts              57672                       # Number of load instructions
system.switch_cpus5.num_store_insts             31781                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      368286007.184355                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      255529.815645                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000693                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999307                       # Percentage of idle cycles
system.switch_cpus5.Branches                    33728                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         1704      0.67%      0.67% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           149025     58.33%     58.99% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             977      0.38%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           58844     23.03%     82.41% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          31781     12.44%     94.85% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         13170      5.15%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            255501                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               57759                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              31592                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               89351                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              38887                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          38887                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               368477009                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             255679                       # Number of instructions committed
system.switch_cpus6.committedOps               255679                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       243738                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              10910                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        17275                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              243738                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       330507                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       193062                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                89541                       # number of memory refs
system.switch_cpus6.num_load_insts              57759                       # Number of load instructions
system.switch_cpus6.num_store_insts             31782                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      368221345.803751                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      255663.196249                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000694                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999306                       # Percentage of idle cycles
system.switch_cpus6.Branches                    33817                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1704      0.67%      0.67% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           149115     58.32%     58.99% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             977      0.38%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           58931     23.05%     82.42% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          31782     12.43%     94.85% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         13170      5.15%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            255679                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               56964                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              31571                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               88535                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              38887                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          38887                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               369140835                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             253955                       # Number of instructions committed
system.switch_cpus7.committedOps               253955                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       242029                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              10904                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        16479                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              242029                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       328752                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       192160                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                88725                       # number of memory refs
system.switch_cpus7.num_load_insts              56964                       # Number of load instructions
system.switch_cpus7.num_store_insts             31761                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      368886439.499747                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      254395.500253                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000689                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999311                       # Percentage of idle cycles
system.switch_cpus7.Branches                    32997                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         1706      0.67%      0.67% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           148204     58.36%     59.03% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             977      0.38%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           58136     22.89%     82.31% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          31762     12.51%     94.81% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         13170      5.19%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            253955                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           9965                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            767                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           767                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        26055                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         9297                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          128                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          139                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          199                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         27032                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        27006                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         9965                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        98742                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        98742                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        12578                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        12578                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             111320                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3756672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3756672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       283128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       283128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             4039800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        73347                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        145556                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.495844                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499984                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               73383     50.42%     50.42% # Request fanout histogram
system.system_bus.snoop_fanout::2               72173     49.58%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          145556                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
