// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xaescbc.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAescbc_CfgInitialize(XAescbc *InstancePtr, XAescbc_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAescbc_Start(XAescbc *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL) & 0x80;
    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAescbc_IsDone(XAescbc *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAescbc_IsIdle(XAescbc *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAescbc_IsReady(XAescbc *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAescbc_EnableAutoRestart(XAescbc *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XAescbc_DisableAutoRestart(XAescbc *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_AP_CTRL, 0);
}

void XAescbc_Set_mode(XAescbc *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_MODE_DATA, Data);
}

u32 XAescbc_Get_mode(XAescbc *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_MODE_DATA);
    return Data;
}

u32 XAescbc_Get_data_in_BaseAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_BASE);
}

u32 XAescbc_Get_data_in_HighAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_HIGH);
}

u32 XAescbc_Get_data_in_TotalBytes(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAESCBC_AXILITES_ADDR_DATA_IN_HIGH - XAESCBC_AXILITES_ADDR_DATA_IN_BASE + 1);
}

u32 XAescbc_Get_data_in_BitWidth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_WIDTH_DATA_IN;
}

u32 XAescbc_Get_data_in_Depth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_DEPTH_DATA_IN;
}

u32 XAescbc_Write_data_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_DATA_IN_HIGH - XAESCBC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_data_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_DATA_IN_HIGH - XAESCBC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAescbc_Write_data_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_DATA_IN_HIGH - XAESCBC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_data_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_DATA_IN_HIGH - XAESCBC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_IN_BASE + offset + i);
    }
    return length;
}

u32 XAescbc_Get_data_out_BaseAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_BASE);
}

u32 XAescbc_Get_data_out_HighAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH);
}

u32 XAescbc_Get_data_out_TotalBytes(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH - XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + 1);
}

u32 XAescbc_Get_data_out_BitWidth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_WIDTH_DATA_OUT;
}

u32 XAescbc_Get_data_out_Depth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_DEPTH_DATA_OUT;
}

u32 XAescbc_Write_data_out_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH - XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_data_out_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH - XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAescbc_Write_data_out_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH - XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_data_out_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_DATA_OUT_HIGH - XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_DATA_OUT_BASE + offset + i);
    }
    return length;
}

u32 XAescbc_Get_key_in_BaseAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_BASE);
}

u32 XAescbc_Get_key_in_HighAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_HIGH);
}

u32 XAescbc_Get_key_in_TotalBytes(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAESCBC_AXILITES_ADDR_KEY_IN_HIGH - XAESCBC_AXILITES_ADDR_KEY_IN_BASE + 1);
}

u32 XAescbc_Get_key_in_BitWidth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_WIDTH_KEY_IN;
}

u32 XAescbc_Get_key_in_Depth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_DEPTH_KEY_IN;
}

u32 XAescbc_Write_key_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_KEY_IN_HIGH - XAESCBC_AXILITES_ADDR_KEY_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_key_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_KEY_IN_HIGH - XAESCBC_AXILITES_ADDR_KEY_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAescbc_Write_key_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_KEY_IN_HIGH - XAESCBC_AXILITES_ADDR_KEY_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_key_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_KEY_IN_HIGH - XAESCBC_AXILITES_ADDR_KEY_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_KEY_IN_BASE + offset + i);
    }
    return length;
}

u32 XAescbc_Get_iv_in_BaseAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_BASE);
}

u32 XAescbc_Get_iv_in_HighAddress(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_HIGH);
}

u32 XAescbc_Get_iv_in_TotalBytes(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAESCBC_AXILITES_ADDR_IV_IN_HIGH - XAESCBC_AXILITES_ADDR_IV_IN_BASE + 1);
}

u32 XAescbc_Get_iv_in_BitWidth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_WIDTH_IV_IN;
}

u32 XAescbc_Get_iv_in_Depth(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAESCBC_AXILITES_DEPTH_IV_IN;
}

u32 XAescbc_Write_iv_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_IV_IN_HIGH - XAESCBC_AXILITES_ADDR_IV_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_iv_in_Words(XAescbc *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAESCBC_AXILITES_ADDR_IV_IN_HIGH - XAESCBC_AXILITES_ADDR_IV_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAescbc_Write_iv_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_IV_IN_HIGH - XAESCBC_AXILITES_ADDR_IV_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAescbc_Read_iv_in_Bytes(XAescbc *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAESCBC_AXILITES_ADDR_IV_IN_HIGH - XAESCBC_AXILITES_ADDR_IV_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAESCBC_AXILITES_ADDR_IV_IN_BASE + offset + i);
    }
    return length;
}

void XAescbc_InterruptGlobalEnable(XAescbc *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_GIE, 1);
}

void XAescbc_InterruptGlobalDisable(XAescbc *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_GIE, 0);
}

void XAescbc_InterruptEnable(XAescbc *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_IER);
    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_IER, Register | Mask);
}

void XAescbc_InterruptDisable(XAescbc *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_IER);
    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_IER, Register & (~Mask));
}

void XAescbc_InterruptClear(XAescbc *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAescbc_WriteReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_ISR, Mask);
}

u32 XAescbc_InterruptGetEnabled(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_IER);
}

u32 XAescbc_InterruptGetStatus(XAescbc *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAescbc_ReadReg(InstancePtr->Axilites_BaseAddress, XAESCBC_AXILITES_ADDR_ISR);
}

