
           Lattice Mapping Report File for Design Module 'topLCD00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     lcd00_lcd00.ngd -o lcd00_lcd00_map.ncd -pr lcd00_lcd00.prf -mp
     lcd00_lcd00.mrp -lpf C:/Users/Ariadna
     Gracida/Documents/arqui2020/2/lcd00/lcd00/lcd00_lcd00_synplify.lpf -lpf
     C:/Users/Ariadna Gracida/Documents/arqui2020/2/lcd00/lcd00.lpf -c 0 -gui
     -msgset C:/Users/Ariadna Gracida/Documents/arqui2020/2/lcd00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  10/24/19  11:33:54

Design Summary
--------------

   Number of registers:     52 out of  7209 (1%)
      PFU registers:           51 out of  6864 (1%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        65 out of  3432 (2%)
      SLICEs as Logic/ROM:     65 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        129 out of  6864 (2%)
      Number used as logic LUTs:        105
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 42 + 4(JTAG) out of 115 (40%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net LD00.sclk_0: 32 loads, 32 rising, 0 falling (Driver: LD00/D00/OSCInst0
     )

                                    Page 1




Design:  topLCD00                                      Date:  10/24/19  11:33:54

Design Summary (cont)
---------------------
   Number of Clock Enables:  6
     Net outcontcd_36: 1 loads, 0 LSLICEs
     Net ENcf_cnv: 5 loads, 5 LSLICEs
     Net G_17: 6 loads, 6 LSLICEs
     Net LD03/ENcd_RNO_0: 1 loads, 1 LSLICEs
     Net LD03/outFlagcd_RNO: 1 loads, 1 LSLICEs
     Net LD02/commandcf23_RNI52V61: 4 loads, 4 LSLICEs
   Number of LSRs:  5
     Net outcontcd_36: 3 loads, 3 LSLICEs
     Net G_19: 4 loads, 3 LSLICEs
     Net outFlagcf_RNI5LF31: 1 loads, 1 LSLICEs
     Net LD02/outFlagcf_RNO: 1 loads, 1 LSLICEs
     Net LD00/D01/un1_oscout_0_sqmuxa_1_i_o3_RNIMP8P2: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outFlagcf0_c: 21 loads
     Net reset0_c: 20 loads
     Net G_17: 15 loads
     Net outcontcd0_c[2]: 14 loads
     Net outcontcc0_c[2]: 13 loads
     Net LD00/D01/un1_oscout_0_sqmuxa_1_i_o3_RNIMP8P2: 12 loads
     Net outcontcc0_c[3]: 12 loads
     Net outcontcd0_c[0]: 11 loads
     Net outcontcd0_c[1]: 11 loads
     Net outcontcd0_c[3]: 10 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outENLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRWLED0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outENLCD0           | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  topLCD00                                      Date:  10/24/19  11:33:54

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outRSLCD0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRWLCD0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcc0[0]       | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  topLCD00                                      Date:  10/24/19  11:33:54

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outFlagcd0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcf0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block LD00/GND undriven or does not drive anything - clipped.
Block LD00/VCC undriven or does not drive anything - clipped.
Block LD00/D00/VCC undriven or does not drive anything - clipped.
Block LD00/D01/VCC undriven or does not drive anything - clipped.
Block LD01/GND undriven or does not drive anything - clipped.
Block LD01/VCC undriven or does not drive anything - clipped.
Block LD02/GND undriven or does not drive anything - clipped.
Block LD02/VCC undriven or does not drive anything - clipped.
Block LD03/VCC undriven or does not drive anything - clipped.
Block LD03/GND undriven or does not drive anything - clipped.
Block LD04/GND undriven or does not drive anything - clipped.
Block LD04/VCC undriven or does not drive anything - clipped.
Block LD05/VCC undriven or does not drive anything - clipped.
Block LD05/GND undriven or does not drive anything - clipped.
Signal LD00/D00/GND undriven or does not drive anything - clipped.
Signal LD00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal LD00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal LD00/D01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal LD00/D01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal LD00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal LD00/D01/N_1 undriven or does not drive anything - clipped.
Block LD00/D00/GND was optimized away.
Block LD00/D01/GND was optimized away.

Memory Usage
------------



                                    Page 4




Design:  topLCD00                                      Date:  10/24/19  11:33:54

Memory Usage (cont)
-------------------
     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                LD00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     LD00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: LD00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 33 MB
        
































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
