// Seed: 1644199997
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri0 id_3
    , id_5
);
  assign id_3 = 1;
  parameter id_6 = 1;
  assign module_1.id_13 = 0;
  always begin : LABEL_0
    id_5 <= id_2;
  end
  localparam id_7 = id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd42,
    parameter id_15 = 32'd34,
    parameter id_7  = 32'd72
) (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    inout supply1 id_6,
    input supply0 _id_7,
    output logic id_8,
    input tri id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply1 _id_13
);
  supply1 [id_7 : ~  id_7] _id_15, id_16;
  assign id_6 = id_12;
  assign id_4 = id_6;
  assign id_6 = -1;
  wire [id_13 : id_15] id_17, id_18, id_19;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_4
  );
  assign id_16 = -1 == -1;
  always id_8 = -1;
  logic id_20 = -1;
endmodule
