
attach ../vams/vsine.so

verilog

va_laplace_nd #(.d0(2), .d1(2), .d2(1), .n0(1)) b1(0,2,in,0);
va_laplace_np #(.pr0(-1) .pr1(-1) .pi1(1) .pi0(-1) .n0(.5)) b0(0,1,in,0);

vsine #(.ampl(1), .freq(1)) v1(in, 0);
resistor #(1) r1(1,0);
resistor #(1) r1(2,0);
resistor #(1) r1(3,0);


print tran v(nodes)
tran 1 basic

list

print ac vm(nodes) vp(nodes)
ac .01 100 * 10

list
status notime
