// Seed: 3385554800
module module_0 (
    input wor id_0,
    output tri id_1,
    output wand id_2,
    output uwire id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8
    , id_13,
    input wor id_9,
    output supply1 id_10,
    input uwire id_11
);
  always @(id_13[1'b0**1]) begin
    #1;
  end
  id_14(
      .id_0(1), .id_1(1), .id_2(1 - 1'b0)
  );
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output tri id_2,
    input logic id_3
    , id_8,
    input logic id_4,
    output wand id_5,
    input supply0 id_6
);
  assign id_8 = 1;
  initial begin
    id_1 <= 1;
    $display(id_6);
    id_1 <= 1;
    id_8 <= {1} ? id_3 : id_4;
  end
  module_0(
      id_6, id_5, id_5, id_0, id_0, id_6, id_6, id_5, id_0, id_6, id_0, id_6
  );
  supply1 id_9;
  assign id_9 = 1 > id_4;
endmodule
