
            Lattice Mapping Report File for Design Module 'word00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     word00_impl1.ngd -o word00_impl1_map.ncd -pr word00_impl1.prf -mp
     word00_impl1.mrp -lpf C:/Users/monke/Desktop/Arquitectura/Practicas/Primer
     Parcial/word00/impl1/word00_impl1_synplify.lpf -lpf
     C:/Users/monke/Desktop/Arquitectura/Practicas/Primer
     Parcial/word00/word00.lpf -c 0 -gui -msgset
     C:/Users/monke/Desktop/Arquitectura/Practicas/Primer
     Parcial/word00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/26/20  11:48:41

Design Summary
--------------

   Number of registers:     28 out of  7209 (0%)
      PFU registers:           28 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        42 out of  3432 (1%)
      SLICEs as Logic/ROM:     42 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         83 out of  6864 (1%)
      Number used as logic LUTs:         59
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 115 (19%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

                                    Page 1




Design:  word00                                        Date:  02/26/20  11:48:41

Design Summary (cont)
---------------------
     Net W00.sclk_0: 16 loads, 16 rising, 0 falling (Driver: W00/os00/OSCInst0 )
     
   Number of Clock Enables:  1
     Net un1_outdiv_0_sqmuxa_1_RNIICJF: 2 loads, 2 LSLICEs
   Number of LSRs:  3
     Net en0_pad_RNI93LN: 2 loads, 2 LSLICEs
     Net w01/fb: 1 loads, 1 LSLICEs
     Net W00/os01/un1_sdiv69_3_0_RNIL4BD1: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net W00/os01/un1_sdiv69_3_0_RNIL4BD1: 12 loads
     Net W00/os01/sdiv[16]: 9 loads
     Net W00/os01/sdiv[17]: 9 loads
     Net cdiv0_c[4]: 8 loads
     Net W00/os01/sdiv[20]: 8 loads
     Net W00/os01/sdiv[21]: 8 loads
     Net cdiv0_c[0]: 7 loads
     Net cdiv0_c[1]: 7 loads
     Net outtransist0_c[2]: 7 loads
     Net outtransist0_c[0]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outdisplay0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  word00                                        Date:  02/26/20  11:48:41

IO (PIO) Attributes (cont)
--------------------------
| outdisplay0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block W00/GND undriven or does not drive anything - clipped.
Block W00/VCC undriven or does not drive anything - clipped.
Block W00/os00/VCC undriven or does not drive anything - clipped.
Block W00/os01/VCC undriven or does not drive anything - clipped.
Block w01/GND undriven or does not drive anything - clipped.
Block w01/VCC undriven or does not drive anything - clipped.
Block W02/VCC undriven or does not drive anything - clipped.
Block W02/GND undriven or does not drive anything - clipped.
Signal W00/os00/GND undriven or does not drive anything - clipped.
Signal W00/os01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal W00/os00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal W00/os01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal W00/os01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal W00/os01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal W00/os01/N_1 undriven or does not drive anything - clipped.
Block W00/os00/GND was optimized away.
Block W00/os01/GND was optimized away.

Memory Usage
------------


     


                                    Page 3




Design:  word00                                        Date:  02/26/20  11:48:41

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                W00/os00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     W00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: W00/os00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 58 MB
        




































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
