{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636739166635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636739166663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 12:46:06 2021 " "Processing started: Fri Nov 12 12:46:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636739166663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739166663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midterm -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midterm -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739166663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636739167896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636739167897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "verilog/multiplier.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mlp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mlp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_top " "Found entity 1: MLP_top" {  } { { "verilog/MLP_top.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "verilog/hexdigit.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "verilog/adder.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mlp_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mlp_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_top_tb " "Found entity 1: MLP_top_tb" {  } { { "verilog/MLP_top_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "verilog/mux2x1.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "verilog/my_dff.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "verilog/compute.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/compute_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/compute_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_tb " "Found entity 1: compute_tb" {  } { { "verilog/compute_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "verilog/debounce.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "verilog/my_rom.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739176984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739176984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "verilog/my_ram.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/display.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "verilog/display.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/display_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/display_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_tb " "Found entity 1: display_tb" {  } { { "verilog/display_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/display_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mlp_top_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mlp_top_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_top_de2 " "Found entity 1: MLP_top_de2" {  } { { "verilog/MLP_top_de2.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_control.v(17) " "Verilog HDL information at count_control.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/count_control.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/count_control.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636739177100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/count_control.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/count_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_control " "Found entity 1: count_control" {  } { { "verilog/count_control.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/count_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/count_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/count_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_control_tb " "Found entity 1: count_control_tb" {  } { { "verilog/count_control_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/count_control_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "verilog/edge_detect.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "verilog/adder_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/adder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram_tb " "Found entity 1: my_ram_tb" {  } { { "verilog/my_ram_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_ram_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 multiplier_tb.v(25) " "Verilog HDL Expression warning at multiplier_tb.v(25): truncated literal to match 4 bits" {  } { { "verilog/multiplier_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier_tb.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636739177219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_tb " "Found entity 1: multiplier_tb" {  } { { "verilog/multiplier_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom_tb " "Found entity 1: my_rom_tb" {  } { { "verilog/my_rom_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux2x1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux2x1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_tb " "Found entity 1: mux2x1_tb" {  } { { "verilog/mux2x1_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/mux2x1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/my_dff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/my_dff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff_tb " "Found entity 1: my_dff_tb" {  } { { "verilog/my_dff_tb.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_dff_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739177292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739177292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DV MLP_top.v(36) " "Verilog HDL Implicit Net warning at MLP_top.v(36): created implicit net for \"DV\"" {  } { { "verilog/MLP_top.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(23) " "Verilog HDL Parameter Declaration warning at UART_RX.v(23): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(24) " "Verilog HDL Parameter Declaration warning at UART_RX.v(24): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(25) " "Verilog HDL Parameter Declaration warning at UART_RX.v(25): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(26) " "Verilog HDL Parameter Declaration warning at UART_RX.v(26): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(27) " "Verilog HDL Parameter Declaration warning at UART_RX.v(27): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636739177293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MLP_top_de2 " "Elaborating entity \"MLP_top_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636739177554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_Inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_Inst\"" {  } { { "verilog/MLP_top_de2.v" "UART_RX_Inst" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(80) " "Verilog HDL assignment warning at UART_RX.v(80): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636739177595 "|MLP_top_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(91) " "Verilog HDL assignment warning at UART_RX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636739177595 "|MLP_top_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(102) " "Verilog HDL assignment warning at UART_RX.v(102): truncated value with size 32 to match size of target (3)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636739177595 "|MLP_top_de2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(120) " "Verilog HDL assignment warning at UART_RX.v(120): truncated value with size 32 to match size of target (16)" {  } { { "verilog/UART_RX.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/UART_RX.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636739177595 "|MLP_top_de2|UART_RX:UART_RX_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_top MLP_top:system " "Elaborating entity \"MLP_top\" for hierarchy \"MLP_top:system\"" {  } { { "verilog/MLP_top_de2.v" "system" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce MLP_top:system\|debounce:db_rst " "Elaborating entity \"debounce\" for hierarchy \"MLP_top:system\|debounce:db_rst\"" {  } { { "verilog/MLP_top.v" "db_rst" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect MLP_top:system\|edge_detect:dv_det " "Elaborating entity \"edge_detect\" for hierarchy \"MLP_top:system\|edge_detect:dv_det\"" {  } { { "verilog/MLP_top.v" "dv_det" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram MLP_top:system\|my_ram:ram16x4 " "Elaborating entity \"my_ram\" for hierarchy \"MLP_top:system\|my_ram:ram16x4\"" {  } { { "verilog/MLP_top.v" "ram16x4" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom MLP_top:system\|my_rom:rom16x8 " "Elaborating entity \"my_rom\" for hierarchy \"MLP_top:system\|my_rom:rom16x8\"" {  } { { "verilog/MLP_top.v" "rom16x8" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177781 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.data_a 0 my_rom.v(8) " "Net \"arr.data_a\" at my_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/my_rom.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636739177801 "|MLP_top|my_rom:rom16x8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.waddr_a 0 my_rom.v(8) " "Net \"arr.waddr_a\" at my_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/my_rom.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636739177801 "|MLP_top|my_rom:rom16x8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.we_a 0 my_rom.v(8) " "Net \"arr.we_a\" at my_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/my_rom.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636739177801 "|MLP_top|my_rom:rom16x8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute MLP_top:system\|compute:compute_mod " "Elaborating entity \"compute\" for hierarchy \"MLP_top:system\|compute:compute_mod\"" {  } { { "verilog/MLP_top.v" "compute_mod" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier MLP_top:system\|compute:compute_mod\|multiplier:mult_rr " "Elaborating entity \"multiplier\" for hierarchy \"MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\"" {  } { { "verilog/compute.v" "mult_rr" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder MLP_top:system\|compute:compute_mod\|adder:add_rr " "Elaborating entity \"adder\" for hierarchy \"MLP_top:system\|compute:compute_mod\|adder:add_rr\"" {  } { { "verilog/compute.v" "add_rr" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff MLP_top:system\|compute:compute_mod\|my_dff:dff_rr " "Elaborating entity \"my_dff\" for hierarchy \"MLP_top:system\|compute:compute_mod\|my_dff:dff_rr\"" {  } { { "verilog/compute.v" "dff_rr" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739177962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 MLP_top:system\|compute:compute_mod\|mux2x1:mux_in " "Elaborating entity \"mux2x1\" for hierarchy \"MLP_top:system\|compute:compute_mod\|mux2x1:mux_in\"" {  } { { "verilog/compute.v" "mux_in" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739178073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display MLP_top:system\|display:disp_hex " "Elaborating entity \"display\" for hierarchy \"MLP_top:system\|display:disp_hex\"" {  } { { "verilog/MLP_top.v" "disp_hex" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739178094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit MLP_top:system\|display:disp_hex\|hexdigit:hex7_display " "Elaborating entity \"hexdigit\" for hierarchy \"MLP_top:system\|display:disp_hex\|hexdigit:hex7_display\"" {  } { { "verilog/display.v" "hex7_display" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/display.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739178115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_control MLP_top:system\|count_control:controller " "Elaborating entity \"count_control\" for hierarchy \"MLP_top:system\|count_control:controller\"" {  } { { "verilog/MLP_top.v" "controller" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739178139 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MLP_top:system\|my_rom:rom16x8\|arr " "RAM logic \"MLP_top:system\|my_rom:rom16x8\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilog/my_rom.v" "arr" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/my_rom.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636739178902 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636739178902 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|Mult0\"" {  } { { "verilog/multiplier.v" "Mult0" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636739179060 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636739179060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0\"" {  } { { "verilog/multiplier.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739179378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0 " "Instantiated megafunction \"MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636739179378 ""}  } { { "verilog/multiplier.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636739179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636739179488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739179488 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"MLP_top:system\|compute:compute_mod\|multiplier:mult_rr\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "verilog/multiplier.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/multiplier.v" 13 -1 0 } } { "verilog/compute.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/compute.v" 23 0 0 } } { "verilog/MLP_top.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top.v" 68 0 0 } } { "verilog/MLP_top_de2.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636739179535 "|MLP_top_de2|MLP_top:system|compute:compute_mod|multiplier:mult_rr|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1636739179535 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1636739179535 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1636739179800 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1636739179800 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1636739179800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "verilog/MLP_top_de2.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636739179910 "|MLP_top_de2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "verilog/MLP_top_de2.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636739179910 "|MLP_top_de2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "verilog/MLP_top_de2.v" "" { Text "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/verilog/MLP_top_de2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636739179910 "|MLP_top_de2|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636739179910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636739180003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636739180613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/output_files/system.map.smsg " "Generated suppressed messages file G:/My Drive/Sophomore/Fall Semester/Logic Design/Midterm Project/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739180910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636739181707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636739181707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636739182693 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636739182693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "348 " "Implemented 348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636739182693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636739182693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636739182865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 12:46:22 2021 " "Processing ended: Fri Nov 12 12:46:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636739182865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636739182865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636739182865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636739182865 ""}
