
embedded_image.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000250c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001060  080026d0  080026d0  000036d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003730  08003730  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  08003730  08003730  00004730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003738  08003738  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003738  08003738  00004738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800373c  0800373c  0000473c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003740  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004868  2000000c  0800374c  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004874  0800374c  00005874  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008096  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001522  00000000  00000000  0000d0d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  0000e5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000527  00000000  00000000  0000ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002022d  00000000  00000000  0000f1d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008cf8  00000000  00000000  0002f404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4c06  00000000  00000000  000380fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcd02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a9c  00000000  00000000  000fcd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000fe7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080026b8 	.word	0x080026b8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	080026b8 	.word	0x080026b8

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <apply_2d_convolution>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void apply_2d_convolution(const uint8_t *input_image, uint8_t *output_image,
                          int height, int width, const float *kernel, int kernel_size) {
 8000530:	b480      	push	{r7}
 8000532:	b091      	sub	sp, #68	@ 0x44
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	607a      	str	r2, [r7, #4]
 800053c:	603b      	str	r3, [r7, #0]

    int center = kernel_size / 2;
 800053e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000540:	0fda      	lsrs	r2, r3, #31
 8000542:	4413      	add	r3, r2
 8000544:	105b      	asrs	r3, r3, #1
 8000546:	61fb      	str	r3, [r7, #28]
    int k_size = kernel_size;
 8000548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800054a:	61bb      	str	r3, [r7, #24]

    for (int y = 0; y < height; y++) {
 800054c:	2300      	movs	r3, #0
 800054e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000550:	e08d      	b.n	800066e <apply_2d_convolution+0x13e>
        for (int x = 0; x < width; x++) {
 8000552:	2300      	movs	r3, #0
 8000554:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000556:	e082      	b.n	800065e <apply_2d_convolution+0x12e>
            float sum = 0.0f;
 8000558:	f04f 0300 	mov.w	r3, #0
 800055c:	637b      	str	r3, [r7, #52]	@ 0x34


            for (int j = 0; j < k_size; j++) {
 800055e:	2300      	movs	r3, #0
 8000560:	633b      	str	r3, [r7, #48]	@ 0x30
 8000562:	e054      	b.n	800060e <apply_2d_convolution+0xde>
                for (int i = 0; i < k_size; i++) {
 8000564:	2300      	movs	r3, #0
 8000566:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000568:	e04a      	b.n	8000600 <apply_2d_convolution+0xd0>


                    int image_y = y + j - center;
 800056a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800056c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800056e:	441a      	add	r2, r3
 8000570:	69fb      	ldr	r3, [r7, #28]
 8000572:	1ad3      	subs	r3, r2, r3
 8000574:	62bb      	str	r3, [r7, #40]	@ 0x28
                    int image_x = x + i - center;
 8000576:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800057a:	441a      	add	r2, r3
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	627b      	str	r3, [r7, #36]	@ 0x24


                    if (image_y < 0) image_y = 0;
 8000582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000584:	2b00      	cmp	r3, #0
 8000586:	da01      	bge.n	800058c <apply_2d_convolution+0x5c>
 8000588:	2300      	movs	r3, #0
 800058a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (image_y >= height) image_y = height - 1;
 800058c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	429a      	cmp	r2, r3
 8000592:	db02      	blt.n	800059a <apply_2d_convolution+0x6a>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3b01      	subs	r3, #1
 8000598:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (image_x < 0) image_x = 0;
 800059a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059c:	2b00      	cmp	r3, #0
 800059e:	da01      	bge.n	80005a4 <apply_2d_convolution+0x74>
 80005a0:	2300      	movs	r3, #0
 80005a2:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (image_x >= width) image_x = width - 1;
 80005a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	db02      	blt.n	80005b2 <apply_2d_convolution+0x82>
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	3b01      	subs	r3, #1
 80005b0:	627b      	str	r3, [r7, #36]	@ 0x24


                    int input_index = image_y * width + image_x;
 80005b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	fb02 f303 	mul.w	r3, r2, r3
 80005ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005bc:	4413      	add	r3, r2
 80005be:	617b      	str	r3, [r7, #20]
                    int kernel_index = j * k_size + i;
 80005c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005c2:	69ba      	ldr	r2, [r7, #24]
 80005c4:	fb02 f303 	mul.w	r3, r2, r3
 80005c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80005ca:	4413      	add	r3, r2
 80005cc:	613b      	str	r3, [r7, #16]


                    sum += (float)input_image[input_index] * kernel[kernel_index];
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4413      	add	r3, r2
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	ee07 3a90 	vmov	s15, r3
 80005da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80005de:	693b      	ldr	r3, [r7, #16]
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80005e4:	4413      	add	r3, r2
 80005e6:	edd3 7a00 	vldr	s15, [r3]
 80005ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005ee:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80005f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005f6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
                for (int i = 0; i < k_size; i++) {
 80005fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005fc:	3301      	adds	r3, #1
 80005fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000600:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000602:	69bb      	ldr	r3, [r7, #24]
 8000604:	429a      	cmp	r2, r3
 8000606:	dbb0      	blt.n	800056a <apply_2d_convolution+0x3a>
            for (int j = 0; j < k_size; j++) {
 8000608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800060a:	3301      	adds	r3, #1
 800060c:	633b      	str	r3, [r7, #48]	@ 0x30
 800060e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000610:	69bb      	ldr	r3, [r7, #24]
 8000612:	429a      	cmp	r2, r3
 8000614:	dba6      	blt.n	8000564 <apply_2d_convolution+0x34>
                }
            }


            int result = (int)(sum + 0.5f);
 8000616:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800061a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800061e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000622:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000626:	ee17 3a90 	vmov	r3, s15
 800062a:	623b      	str	r3, [r7, #32]

            if (result < 0) result = 0;
 800062c:	6a3b      	ldr	r3, [r7, #32]
 800062e:	2b00      	cmp	r3, #0
 8000630:	da01      	bge.n	8000636 <apply_2d_convolution+0x106>
 8000632:	2300      	movs	r3, #0
 8000634:	623b      	str	r3, [r7, #32]
            if (result > 255) result = 255;
 8000636:	6a3b      	ldr	r3, [r7, #32]
 8000638:	2bff      	cmp	r3, #255	@ 0xff
 800063a:	dd01      	ble.n	8000640 <apply_2d_convolution+0x110>
 800063c:	23ff      	movs	r3, #255	@ 0xff
 800063e:	623b      	str	r3, [r7, #32]

            output_image[y * width + x] = (uint8_t)result;
 8000640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000642:	683a      	ldr	r2, [r7, #0]
 8000644:	fb03 f202 	mul.w	r2, r3, r2
 8000648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800064a:	4413      	add	r3, r2
 800064c:	461a      	mov	r2, r3
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	4413      	add	r3, r2
 8000652:	6a3a      	ldr	r2, [r7, #32]
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	701a      	strb	r2, [r3, #0]
        for (int x = 0; x < width; x++) {
 8000658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800065a:	3301      	adds	r3, #1
 800065c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800065e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	429a      	cmp	r2, r3
 8000664:	f6ff af78 	blt.w	8000558 <apply_2d_convolution+0x28>
    for (int y = 0; y < height; y++) {
 8000668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800066a:	3301      	adds	r3, #1
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800066e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	429a      	cmp	r2, r3
 8000674:	f6ff af6d 	blt.w	8000552 <apply_2d_convolution+0x22>
        }
    }
}
 8000678:	bf00      	nop
 800067a:	bf00      	nop
 800067c:	3744      	adds	r7, #68	@ 0x44
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <sort_window>:
void sort_window(uint8_t *window, int size) {
 8000686:	b480      	push	{r7}
 8000688:	b087      	sub	sp, #28
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
 800068e:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size - 1; i++) {
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	e02e      	b.n	80006f4 <sort_window+0x6e>
        for (int j = 0; j < size - 1 - i; j++) {
 8000696:	2300      	movs	r3, #0
 8000698:	613b      	str	r3, [r7, #16]
 800069a:	e021      	b.n	80006e0 <sort_window+0x5a>
            if (window[j] > window[j + 1]) {
 800069c:	693b      	ldr	r3, [r7, #16]
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	4413      	add	r3, r2
 80006a2:	781a      	ldrb	r2, [r3, #0]
 80006a4:	693b      	ldr	r3, [r7, #16]
 80006a6:	3301      	adds	r3, #1
 80006a8:	6879      	ldr	r1, [r7, #4]
 80006aa:	440b      	add	r3, r1
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d913      	bls.n	80006da <sort_window+0x54>
                // Swap işlemi (yer değiştirme)
                uint8_t temp = window[j];
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	4413      	add	r3, r2
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	73fb      	strb	r3, [r7, #15]
                window[j] = window[j + 1];
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	3301      	adds	r3, #1
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	441a      	add	r2, r3
 80006c4:	693b      	ldr	r3, [r7, #16]
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	440b      	add	r3, r1
 80006ca:	7812      	ldrb	r2, [r2, #0]
 80006cc:	701a      	strb	r2, [r3, #0]
                window[j + 1] = temp;
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	3301      	adds	r3, #1
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	4413      	add	r3, r2
 80006d6:	7bfa      	ldrb	r2, [r7, #15]
 80006d8:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < size - 1 - i; j++) {
 80006da:	693b      	ldr	r3, [r7, #16]
 80006dc:	3301      	adds	r3, #1
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	1e5a      	subs	r2, r3, #1
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	1ad3      	subs	r3, r2, r3
 80006e8:	693a      	ldr	r2, [r7, #16]
 80006ea:	429a      	cmp	r2, r3
 80006ec:	dbd6      	blt.n	800069c <sort_window+0x16>
    for (int i = 0; i < size - 1; i++) {
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	3301      	adds	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	697a      	ldr	r2, [r7, #20]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	dbcb      	blt.n	8000696 <sort_window+0x10>
            }
        }
    }
}
 80006fe:	bf00      	nop
 8000700:	bf00      	nop
 8000702:	371c      	adds	r7, #28
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <apply_median_filtering>:
void apply_median_filtering(const uint8_t *input_image, uint8_t *output_image,
                            int height, int width, int kernel_size) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b090      	sub	sp, #64	@ 0x40
 8000710:	af00      	add	r7, sp, #0
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
 8000718:	603b      	str	r3, [r7, #0]

    int center = kernel_size / 2;
 800071a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800071c:	0fda      	lsrs	r2, r3, #31
 800071e:	4413      	add	r3, r2
 8000720:	105b      	asrs	r3, r3, #1
 8000722:	623b      	str	r3, [r7, #32]
    uint8_t window[WINDOW_SIZE];

    for (int y = 0; y < height; y++) {
 8000724:	2300      	movs	r3, #0
 8000726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000728:	e068      	b.n	80007fc <apply_median_filtering+0xf0>
        for (int x = 0; x < width; x++) {
 800072a:	2300      	movs	r3, #0
 800072c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800072e:	e05e      	b.n	80007ee <apply_median_filtering+0xe2>
            int window_idx = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	637b      	str	r3, [r7, #52]	@ 0x34


            for (int j = 0; j < kernel_size; j++) {
 8000734:	2300      	movs	r3, #0
 8000736:	633b      	str	r3, [r7, #48]	@ 0x30
 8000738:	e041      	b.n	80007be <apply_median_filtering+0xb2>
                for (int i = 0; i < kernel_size; i++) {
 800073a:	2300      	movs	r3, #0
 800073c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800073e:	e037      	b.n	80007b0 <apply_median_filtering+0xa4>

                    int image_y = y + j - center;
 8000740:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000744:	441a      	add	r2, r3
 8000746:	6a3b      	ldr	r3, [r7, #32]
 8000748:	1ad3      	subs	r3, r2, r3
 800074a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    int image_x = x + i - center;
 800074c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800074e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000750:	441a      	add	r2, r3
 8000752:	6a3b      	ldr	r3, [r7, #32]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	627b      	str	r3, [r7, #36]	@ 0x24


                    if (image_y < 0) image_y = 0;
 8000758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800075a:	2b00      	cmp	r3, #0
 800075c:	da01      	bge.n	8000762 <apply_median_filtering+0x56>
 800075e:	2300      	movs	r3, #0
 8000760:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (image_y >= height) image_y = height - 1;
 8000762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	429a      	cmp	r2, r3
 8000768:	db02      	blt.n	8000770 <apply_median_filtering+0x64>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	3b01      	subs	r3, #1
 800076e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (image_x < 0) image_x = 0;
 8000770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000772:	2b00      	cmp	r3, #0
 8000774:	da01      	bge.n	800077a <apply_median_filtering+0x6e>
 8000776:	2300      	movs	r3, #0
 8000778:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (image_x >= width) image_x = width - 1;
 800077a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	429a      	cmp	r2, r3
 8000780:	db02      	blt.n	8000788 <apply_median_filtering+0x7c>
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	3b01      	subs	r3, #1
 8000786:	627b      	str	r3, [r7, #36]	@ 0x24


                    window[window_idx++] = input_image[image_y * width + image_x];
 8000788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800078a:	683a      	ldr	r2, [r7, #0]
 800078c:	fb03 f202 	mul.w	r2, r3, r2
 8000790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000792:	4413      	add	r3, r2
 8000794:	461a      	mov	r2, r3
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	441a      	add	r2, r3
 800079a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800079c:	1c59      	adds	r1, r3, #1
 800079e:	6379      	str	r1, [r7, #52]	@ 0x34
 80007a0:	7812      	ldrb	r2, [r2, #0]
 80007a2:	3340      	adds	r3, #64	@ 0x40
 80007a4:	443b      	add	r3, r7
 80007a6:	f803 2c2c 	strb.w	r2, [r3, #-44]
                for (int i = 0; i < kernel_size; i++) {
 80007aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007ac:	3301      	adds	r3, #1
 80007ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80007b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007b4:	429a      	cmp	r2, r3
 80007b6:	dbc3      	blt.n	8000740 <apply_median_filtering+0x34>
            for (int j = 0; j < kernel_size; j++) {
 80007b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007ba:	3301      	adds	r3, #1
 80007bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80007be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80007c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007c2:	429a      	cmp	r2, r3
 80007c4:	dbb9      	blt.n	800073a <apply_median_filtering+0x2e>
                }
            }


            sort_window(window, WINDOW_SIZE);
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	2109      	movs	r1, #9
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff5a 	bl	8000686 <sort_window>


            output_image[y * width + x] = window[WINDOW_SIZE / 2];
 80007d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007d4:	683a      	ldr	r2, [r7, #0]
 80007d6:	fb03 f202 	mul.w	r2, r3, r2
 80007da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007dc:	4413      	add	r3, r2
 80007de:	461a      	mov	r2, r3
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	4413      	add	r3, r2
 80007e4:	7e3a      	ldrb	r2, [r7, #24]
 80007e6:	701a      	strb	r2, [r3, #0]
        for (int x = 0; x < width; x++) {
 80007e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007ea:	3301      	adds	r3, #1
 80007ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	db9c      	blt.n	8000730 <apply_median_filtering+0x24>
    for (int y = 0; y < height; y++) {
 80007f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007f8:	3301      	adds	r3, #1
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80007fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	429a      	cmp	r2, r3
 8000802:	db92      	blt.n	800072a <apply_median_filtering+0x1e>
        }
    }
}
 8000804:	bf00      	nop
 8000806:	bf00      	nop
 8000808:	3740      	adds	r7, #64	@ 0x40
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	f5ad 6d88 	sub.w	sp, sp, #1088	@ 0x440
 8000816:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	for (int i = 0; i < 256; i++) {
 8000818:	2300      	movs	r3, #0
 800081a:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
 800081e:	e00a      	b.n	8000836 <main+0x26>
	        histogram[i] = 0;
 8000820:	4ab7      	ldr	r2, [pc, #732]	@ (8000b00 <main+0x2f0>)
 8000822:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8000826:	2100      	movs	r1, #0
 8000828:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 256; i++) {
 800082c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8000830:	3301      	adds	r3, #1
 8000832:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
 8000836:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800083a:	2bff      	cmp	r3, #255	@ 0xff
 800083c:	ddf0      	ble.n	8000820 <main+0x10>
	    }
	for(int i=0; i<IMAGE_SIZE; i++){
 800083e:	2300      	movs	r3, #0
 8000840:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8000844:	e010      	b.n	8000868 <main+0x58>
		histogram[image[i]]++;
 8000846:	4aaf      	ldr	r2, [pc, #700]	@ (8000b04 <main+0x2f4>)
 8000848:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 800084c:	4413      	add	r3, r2
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	4aab      	ldr	r2, [pc, #684]	@ (8000b00 <main+0x2f0>)
 8000852:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000856:	3201      	adds	r2, #1
 8000858:	49a9      	ldr	r1, [pc, #676]	@ (8000b00 <main+0x2f0>)
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<IMAGE_SIZE; i++){
 800085e:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8000862:	3301      	adds	r3, #1
 8000864:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8000868:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 800086c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000870:	dbe9      	blt.n	8000846 <main+0x36>
	}
	for(int i=0; i<NUM_GRAY_LEVELS; i++){
 8000872:	2300      	movs	r3, #0
 8000874:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
 8000878:	e00c      	b.n	8000894 <main+0x84>
		cdf[i]=0;
 800087a:	4aa3      	ldr	r2, [pc, #652]	@ (8000b08 <main+0x2f8>)
 800087c:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	4413      	add	r3, r2
 8000884:	f04f 0200 	mov.w	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
	for(int i=0; i<NUM_GRAY_LEVELS; i++){
 800088a:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 800088e:	3301      	adds	r3, #1
 8000890:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
 8000894:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8000898:	2bff      	cmp	r3, #255	@ 0xff
 800089a:	ddee      	ble.n	800087a <main+0x6a>
	}
	cdf[0] = (float)histogram[0] / IMAGE_SIZE;
 800089c:	4b98      	ldr	r3, [pc, #608]	@ (8000b00 <main+0x2f0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	ee07 3a90 	vmov	s15, r3
 80008a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008a8:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8000b0c <main+0x2fc>
 80008ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008b0:	4b95      	ldr	r3, [pc, #596]	@ (8000b08 <main+0x2f8>)
 80008b2:	edc3 7a00 	vstr	s15, [r3]
	for(int i=1; i<NUM_GRAY_LEVELS;i++){
 80008b6:	2301      	movs	r3, #1
 80008b8:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
 80008bc:	e022      	b.n	8000904 <main+0xf4>

	    cdf[i] = cdf[i-1] + ((float)histogram[i] / (float)IMAGE_SIZE);
 80008be:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 80008c2:	3b01      	subs	r3, #1
 80008c4:	4a90      	ldr	r2, [pc, #576]	@ (8000b08 <main+0x2f8>)
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	ed93 7a00 	vldr	s14, [r3]
 80008ce:	4a8c      	ldr	r2, [pc, #560]	@ (8000b00 <main+0x2f0>)
 80008d0:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	ee07 3a90 	vmov	s15, r3
 80008dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80008e0:	ed9f 6a8a 	vldr	s12, [pc, #552]	@ 8000b0c <main+0x2fc>
 80008e4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80008e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ec:	4a86      	ldr	r2, [pc, #536]	@ (8000b08 <main+0x2f8>)
 80008ee:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	4413      	add	r3, r2
 80008f6:	edc3 7a00 	vstr	s15, [r3]
	for(int i=1; i<NUM_GRAY_LEVELS;i++){
 80008fa:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 80008fe:	3301      	adds	r3, #1
 8000900:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
 8000904:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 8000908:	2bff      	cmp	r3, #255	@ 0xff
 800090a:	ddd8      	ble.n	80008be <main+0xae>
	}

	int i = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	f8c7 3424 	str.w	r3, [r7, #1060]	@ 0x424
	while (i < NUM_GRAY_LEVELS && cdf[i] <= 0.0f) {
 8000912:	e004      	b.n	800091e <main+0x10e>
	    i++;
 8000914:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 8000918:	3301      	adds	r3, #1
 800091a:	f8c7 3424 	str.w	r3, [r7, #1060]	@ 0x424
	while (i < NUM_GRAY_LEVELS && cdf[i] <= 0.0f) {
 800091e:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 8000922:	2bff      	cmp	r3, #255	@ 0xff
 8000924:	dc0b      	bgt.n	800093e <main+0x12e>
 8000926:	4a78      	ldr	r2, [pc, #480]	@ (8000b08 <main+0x2f8>)
 8000928:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	4413      	add	r3, r2
 8000930:	edd3 7a00 	vldr	s15, [r3]
 8000934:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800093c:	d9ea      	bls.n	8000914 <main+0x104>
	}

	float cdf_min = 0.0f;
 800093e:	f04f 0300 	mov.w	r3, #0
 8000942:	f507 6284 	add.w	r2, r7, #1056	@ 0x420
 8000946:	6013      	str	r3, [r2, #0]
	if (i < NUM_GRAY_LEVELS) {
 8000948:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 800094c:	2bff      	cmp	r3, #255	@ 0xff
 800094e:	dc08      	bgt.n	8000962 <main+0x152>

	    cdf_min = cdf[i];
 8000950:	4a6d      	ldr	r2, [pc, #436]	@ (8000b08 <main+0x2f8>)
 8000952:	f8d7 3424 	ldr.w	r3, [r7, #1060]	@ 0x424
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f507 6284 	add.w	r2, r7, #1056	@ 0x420
 8000960:	6013      	str	r3, [r2, #0]
	}

	float normalization_factor = 1.0f / (1.0f - cdf_min);
 8000962:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000966:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 800096a:	edd3 7a00 	vldr	s15, [r3]
 800096e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800097a:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 800097e:	edc3 7a00 	vstr	s15, [r3]

	for (int j = 0; j < IMAGE_SIZE; j++) {
 8000982:	2300      	movs	r3, #0
 8000984:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 8000988:	e064      	b.n	8000a54 <main+0x244>
	    uint8_t r_k = image[j];
 800098a:	4a5e      	ldr	r2, [pc, #376]	@ (8000b04 <main+0x2f4>)
 800098c:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000990:	4413      	add	r3, r2
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	f887 340b 	strb.w	r3, [r7, #1035]	@ 0x40b
	    float cdf_r_k = cdf[r_k];
 8000998:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 800099c:	4a5a      	ldr	r2, [pc, #360]	@ (8000b08 <main+0x2f8>)
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	4413      	add	r3, r2
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f207 4204 	addw	r2, r7, #1028	@ 0x404
 80009a8:	6013      	str	r3, [r2, #0]

	    float s_k_float;


	    if (cdf_r_k == cdf_min) {
 80009aa:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 80009ae:	ed93 7a00 	vldr	s14, [r3]
 80009b2:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 80009b6:	edd3 7a00 	vldr	s15, [r3]
 80009ba:	eeb4 7a67 	vcmp.f32	s14, s15
 80009be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c2:	d105      	bne.n	80009d0 <main+0x1c0>
	        s_k_float = 0.0f;
 80009c4:	f04f 0300 	mov.w	r3, #0
 80009c8:	f507 6283 	add.w	r2, r7, #1048	@ 0x418
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	e017      	b.n	8000a00 <main+0x1f0>
	    } else {

	        s_k_float = (cdf_r_k - cdf_min) * normalization_factor * 255.0f;
 80009d0:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 80009d4:	ed93 7a00 	vldr	s14, [r3]
 80009d8:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 80009dc:	edd3 7a00 	vldr	s15, [r3]
 80009e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009e4:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 80009e8:	edd3 7a00 	vldr	s15, [r3]
 80009ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009f0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8000b10 <main+0x300>
 80009f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009f8:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80009fc:	edc3 7a00 	vstr	s15, [r3]
	    }


	    int result = (int)(s_k_float + 0.5f);
 8000a00:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000a04:	edd3 7a00 	vldr	s15, [r3]
 8000a08:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a14:	ee17 3a90 	vmov	r3, s15
 8000a18:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
	    if (result > 255) result = 255;
 8000a1c:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8000a20:	2bff      	cmp	r3, #255	@ 0xff
 8000a22:	dd02      	ble.n	8000a2a <main+0x21a>
 8000a24:	23ff      	movs	r3, #255	@ 0xff
 8000a26:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
	    if (result < 0) result = 0;
 8000a2a:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	da02      	bge.n	8000a38 <main+0x228>
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414


	    equalized_image[j] = (uint8_t)result;
 8000a38:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8000a3c:	b2d9      	uxtb	r1, r3
 8000a3e:	4a35      	ldr	r2, [pc, #212]	@ (8000b14 <main+0x304>)
 8000a40:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000a44:	4413      	add	r3, r2
 8000a46:	460a      	mov	r2, r1
 8000a48:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < IMAGE_SIZE; j++) {
 8000a4a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000a4e:	3301      	adds	r3, #1
 8000a50:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 8000a54:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a5c:	db95      	blt.n	800098a <main+0x17a>
	}

	uint32_t equalized_histogram[NUM_GRAY_LEVELS] = {0};
 8000a5e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000a62:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000a66:	4618      	mov	r0, r3
 8000a68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f001 fdf6 	bl	8002660 <memset>
	for(int j=0; j<IMAGE_SIZE; j++){
 8000a74:	2300      	movs	r3, #0
 8000a76:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
 8000a7a:	e032      	b.n	8000ae2 <main+0x2d2>

	    equalized_histogram[equalized_image[j]]++;
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <main+0x304>)
 8000a7e:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000a82:	4413      	add	r3, r2
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	f507 6287 	add.w	r2, r7, #1080	@ 0x438
 8000a8a:	f2a2 4234 	subw	r2, r2, #1076	@ 0x434
 8000a8e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a92:	1c51      	adds	r1, r2, #1
 8000a94:	f507 6287 	add.w	r2, r7, #1080	@ 0x438
 8000a98:	f2a2 4234 	subw	r2, r2, #1076	@ 0x434
 8000a9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    apply_2d_convolution(equalized_image, output_image_lp,IMAGE_HEIGHT, IMAGE_WIDTH,low_pass_kernel_3x3, 3);
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <main+0x308>)
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2340      	movs	r3, #64	@ 0x40
 8000aaa:	2240      	movs	r2, #64	@ 0x40
 8000aac:	491b      	ldr	r1, [pc, #108]	@ (8000b1c <main+0x30c>)
 8000aae:	4819      	ldr	r0, [pc, #100]	@ (8000b14 <main+0x304>)
 8000ab0:	f7ff fd3e 	bl	8000530 <apply_2d_convolution>
	    apply_2d_convolution(equalized_image, output_image_hp,IMAGE_HEIGHT, IMAGE_WIDTH,high_pass_kernel_3x3, 3);
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	9301      	str	r3, [sp, #4]
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <main+0x310>)
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2340      	movs	r3, #64	@ 0x40
 8000abe:	2240      	movs	r2, #64	@ 0x40
 8000ac0:	4918      	ldr	r1, [pc, #96]	@ (8000b24 <main+0x314>)
 8000ac2:	4814      	ldr	r0, [pc, #80]	@ (8000b14 <main+0x304>)
 8000ac4:	f7ff fd34 	bl	8000530 <apply_2d_convolution>
	    apply_median_filtering(equalized_image, output_image_med, IMAGE_HEIGHT, IMAGE_WIDTH,3);
 8000ac8:	2303      	movs	r3, #3
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2340      	movs	r3, #64	@ 0x40
 8000ace:	2240      	movs	r2, #64	@ 0x40
 8000ad0:	4915      	ldr	r1, [pc, #84]	@ (8000b28 <main+0x318>)
 8000ad2:	4810      	ldr	r0, [pc, #64]	@ (8000b14 <main+0x304>)
 8000ad4:	f7ff fe1a 	bl	800070c <apply_median_filtering>
	for(int j=0; j<IMAGE_SIZE; j++){
 8000ad8:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000adc:	3301      	adds	r3, #1
 8000ade:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
 8000ae2:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000aea:	dbc7      	blt.n	8000a7c <main+0x26c>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aec:	f000 fa06 	bl	8000efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af0:	f000 f81c 	bl	8000b2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af4:	f000 f8b2 	bl	8000c5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000af8:	f000 f886 	bl	8000c08 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <main+0x2ec>
 8000b00:	20000070 	.word	0x20000070
 8000b04:	080026d0 	.word	0x080026d0
 8000b08:	20000470 	.word	0x20000470
 8000b0c:	45800000 	.word	0x45800000
 8000b10:	437f0000 	.word	0x437f0000
 8000b14:	20000870 	.word	0x20000870
 8000b18:	080036d0 	.word	0x080036d0
 8000b1c:	20003870 	.word	0x20003870
 8000b20:	080036f4 	.word	0x080036f4
 8000b24:	20002870 	.word	0x20002870
 8000b28:	20001870 	.word	0x20001870

08000b2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b094      	sub	sp, #80	@ 0x50
 8000b30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	2234      	movs	r2, #52	@ 0x34
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fd90 	bl	8002660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b40:	f107 0308 	add.w	r3, r7, #8
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
 8000b4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b50:	2300      	movs	r3, #0
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4b2a      	ldr	r3, [pc, #168]	@ (8000c00 <SystemClock_Config+0xd4>)
 8000b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b58:	4a29      	ldr	r2, [pc, #164]	@ (8000c00 <SystemClock_Config+0xd4>)
 8000b5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b60:	4b27      	ldr	r3, [pc, #156]	@ (8000c00 <SystemClock_Config+0xd4>)
 8000b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	4b24      	ldr	r3, [pc, #144]	@ (8000c04 <SystemClock_Config+0xd8>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b78:	4a22      	ldr	r2, [pc, #136]	@ (8000c04 <SystemClock_Config+0xd8>)
 8000b7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b7e:	6013      	str	r3, [r2, #0]
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <SystemClock_Config+0xd8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b90:	2301      	movs	r3, #1
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b94:	2310      	movs	r3, #16
 8000b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ba0:	2310      	movs	r3, #16
 8000ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ba4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ba8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000baa:	2304      	movs	r3, #4
 8000bac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb6:	f107 031c 	add.w	r3, r7, #28
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f000 ffee 	bl	8001b9c <HAL_RCC_OscConfig>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000bc6:	f000 f8b7 	bl	8000d38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bca:	230f      	movs	r3, #15
 8000bcc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000be0:	f107 0308 	add.w	r3, r7, #8
 8000be4:	2102      	movs	r1, #2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fc8e 	bl	8001508 <HAL_RCC_ClockConfig>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000bf2:	f000 f8a1 	bl	8000d38 <Error_Handler>
  }
}
 8000bf6:	bf00      	nop
 8000bf8:	3750      	adds	r7, #80	@ 0x50
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40007000 	.word	0x40007000

08000c08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <MX_USART2_UART_Init+0x50>)
 8000c10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c2c:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c2e:	220c      	movs	r2, #12
 8000c30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c32:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c40:	f001 fa4a 	bl	80020d8 <HAL_UART_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c4a:	f000 f875 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	20000028 	.word	0x20000028
 8000c58:	40004400 	.word	0x40004400

08000c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	4b2d      	ldr	r3, [pc, #180]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a2c      	ldr	r2, [pc, #176]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b2a      	ldr	r3, [pc, #168]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b26      	ldr	r3, [pc, #152]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a25      	ldr	r2, [pc, #148]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b23      	ldr	r3, [pc, #140]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	4b1f      	ldr	r3, [pc, #124]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cba:	4b1c      	ldr	r3, [pc, #112]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	60bb      	str	r3, [r7, #8]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	4b18      	ldr	r3, [pc, #96]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a17      	ldr	r2, [pc, #92]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <MX_GPIO_Init+0xd0>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2120      	movs	r1, #32
 8000ce6:	4812      	ldr	r0, [pc, #72]	@ (8000d30 <MX_GPIO_Init+0xd4>)
 8000ce8:	f000 fbf4 	bl	80014d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cf2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	480c      	ldr	r0, [pc, #48]	@ (8000d34 <MX_GPIO_Init+0xd8>)
 8000d04:	f000 fa52 	bl	80011ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d08:	2320      	movs	r3, #32
 8000d0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	2300      	movs	r3, #0
 8000d16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4804      	ldr	r0, [pc, #16]	@ (8000d30 <MX_GPIO_Init+0xd4>)
 8000d20:	f000 fa44 	bl	80011ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d24:	bf00      	nop
 8000d26:	3728      	adds	r7, #40	@ 0x28
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000
 8000d34:	40020800 	.word	0x40020800

08000d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <Error_Handler+0x8>

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d52:	4a0f      	ldr	r2, [pc, #60]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	603b      	str	r3, [r7, #0]
 8000d6a:	4b09      	ldr	r3, [pc, #36]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	4a08      	ldr	r2, [pc, #32]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_MspInit+0x4c>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d82:	2007      	movs	r0, #7
 8000d84:	f000 f9de 	bl	8001144 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40023800 	.word	0x40023800

08000d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a19      	ldr	r2, [pc, #100]	@ (8000e18 <HAL_UART_MspInit+0x84>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d12b      	bne.n	8000e0e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dee:	230c      	movs	r3, #12
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dfe:	2307      	movs	r3, #7
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <HAL_UART_MspInit+0x8c>)
 8000e0a:	f000 f9cf 	bl	80011ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e0e:	bf00      	nop
 8000e10:	3728      	adds	r7, #40	@ 0x28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40004400 	.word	0x40004400
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <NMI_Handler+0x4>

08000e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7a:	f000 f891 	bl	8000fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <SystemInit+0x20>)
 8000e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ea4 <SystemInit+0x20>)
 8000e90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ea8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ee0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000eac:	f7ff ffea 	bl	8000e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eb0:	480c      	ldr	r0, [pc, #48]	@ (8000ee4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eb2:	490d      	ldr	r1, [pc, #52]	@ (8000ee8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000eec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb8:	e002      	b.n	8000ec0 <LoopCopyDataInit>

08000eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ebe:	3304      	adds	r3, #4

08000ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec4:	d3f9      	bcc.n	8000eba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ec8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ecc:	e001      	b.n	8000ed2 <LoopFillZerobss>

08000ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed0:	3204      	adds	r2, #4

08000ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed4:	d3fb      	bcc.n	8000ece <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ed6:	f001 fbcb 	bl	8002670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eda:	f7ff fc99 	bl	8000810 <main>
  bx  lr    
 8000ede:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ee0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000eec:	08003740 	.word	0x08003740
  ldr r2, =_sbss
 8000ef0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ef4:	20004874 	.word	0x20004874

08000ef8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef8:	e7fe      	b.n	8000ef8 <ADC_IRQHandler>
	...

08000efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f00:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <HAL_Init+0x40>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a0d      	ldr	r2, [pc, #52]	@ (8000f3c <HAL_Init+0x40>)
 8000f06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f3c <HAL_Init+0x40>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a0a      	ldr	r2, [pc, #40]	@ (8000f3c <HAL_Init+0x40>)
 8000f12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <HAL_Init+0x40>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <HAL_Init+0x40>)
 8000f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 f90d 	bl	8001144 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f808 	bl	8000f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f30:	f7ff ff08 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023c00 	.word	0x40023c00

08000f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <HAL_InitTick+0x54>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <HAL_InitTick+0x58>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	4619      	mov	r1, r3
 8000f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f917 	bl	8001192 <HAL_SYSTICK_Config>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e00e      	b.n	8000f8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b0f      	cmp	r3, #15
 8000f72:	d80a      	bhi.n	8000f8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f74:	2200      	movs	r2, #0
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7c:	f000 f8ed 	bl	800115a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f80:	4a06      	ldr	r2, [pc, #24]	@ (8000f9c <HAL_InitTick+0x5c>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	e000      	b.n	8000f8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000000 	.word	0x20000000
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa4:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <HAL_IncTick+0x24>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <HAL_IncTick+0x24>)
 8000fb2:	6013      	str	r3, [r2, #0]
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20004870 	.word	0x20004870

08000fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return uwTick;
 8000fcc:	4b03      	ldr	r3, [pc, #12]	@ (8000fdc <HAL_GetTick+0x14>)
 8000fce:	681b      	ldr	r3, [r3, #0]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	20004870 	.word	0x20004870

08000fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800100c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001012:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	60d3      	str	r3, [r2, #12]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800102c:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <__NVIC_GetPriorityGrouping+0x18>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	0a1b      	lsrs	r3, r3, #8
 8001032:	f003 0307 	and.w	r3, r3, #7
}
 8001036:	4618      	mov	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	6039      	str	r1, [r7, #0]
 800104e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001054:	2b00      	cmp	r3, #0
 8001056:	db0a      	blt.n	800106e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	b2da      	uxtb	r2, r3
 800105c:	490c      	ldr	r1, [pc, #48]	@ (8001090 <__NVIC_SetPriority+0x4c>)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	0112      	lsls	r2, r2, #4
 8001064:	b2d2      	uxtb	r2, r2
 8001066:	440b      	add	r3, r1
 8001068:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800106c:	e00a      	b.n	8001084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4908      	ldr	r1, [pc, #32]	@ (8001094 <__NVIC_SetPriority+0x50>)
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 030f 	and.w	r3, r3, #15
 800107a:	3b04      	subs	r3, #4
 800107c:	0112      	lsls	r2, r2, #4
 800107e:	b2d2      	uxtb	r2, r2
 8001080:	440b      	add	r3, r1
 8001082:	761a      	strb	r2, [r3, #24]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	e000e100 	.word	0xe000e100
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001098:	b480      	push	{r7}
 800109a:	b089      	sub	sp, #36	@ 0x24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	f1c3 0307 	rsb	r3, r3, #7
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	bf28      	it	cs
 80010b6:	2304      	movcs	r3, #4
 80010b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3304      	adds	r3, #4
 80010be:	2b06      	cmp	r3, #6
 80010c0:	d902      	bls.n	80010c8 <NVIC_EncodePriority+0x30>
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	3b03      	subs	r3, #3
 80010c6:	e000      	b.n	80010ca <NVIC_EncodePriority+0x32>
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010cc:	f04f 32ff 	mov.w	r2, #4294967295
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43da      	mvns	r2, r3
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	401a      	ands	r2, r3
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010e0:	f04f 31ff 	mov.w	r1, #4294967295
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ea:	43d9      	mvns	r1, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f0:	4313      	orrs	r3, r2
         );
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3724      	adds	r7, #36	@ 0x24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3b01      	subs	r3, #1
 800110c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001110:	d301      	bcc.n	8001116 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001112:	2301      	movs	r3, #1
 8001114:	e00f      	b.n	8001136 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001116:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <SysTick_Config+0x40>)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3b01      	subs	r3, #1
 800111c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800111e:	210f      	movs	r1, #15
 8001120:	f04f 30ff 	mov.w	r0, #4294967295
 8001124:	f7ff ff8e 	bl	8001044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001128:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <SysTick_Config+0x40>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112e:	4b04      	ldr	r3, [pc, #16]	@ (8001140 <SysTick_Config+0x40>)
 8001130:	2207      	movs	r2, #7
 8001132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	e000e010 	.word	0xe000e010

08001144 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff ff47 	bl	8000fe0 <__NVIC_SetPriorityGrouping>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800115a:	b580      	push	{r7, lr}
 800115c:	b086      	sub	sp, #24
 800115e:	af00      	add	r7, sp, #0
 8001160:	4603      	mov	r3, r0
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	607a      	str	r2, [r7, #4]
 8001166:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800116c:	f7ff ff5c 	bl	8001028 <__NVIC_GetPriorityGrouping>
 8001170:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	68b9      	ldr	r1, [r7, #8]
 8001176:	6978      	ldr	r0, [r7, #20]
 8001178:	f7ff ff8e 	bl	8001098 <NVIC_EncodePriority>
 800117c:	4602      	mov	r2, r0
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	4611      	mov	r1, r2
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff ff5d 	bl	8001044 <__NVIC_SetPriority>
}
 800118a:	bf00      	nop
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffb0 	bl	8001100 <SysTick_Config>
 80011a0:	4603      	mov	r3, r0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b089      	sub	sp, #36	@ 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
 80011c6:	e165      	b.n	8001494 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011c8:	2201      	movs	r2, #1
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	697a      	ldr	r2, [r7, #20]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	f040 8154 	bne.w	800148e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d005      	beq.n	80011fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d130      	bne.n	8001260 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	2203      	movs	r2, #3
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	4013      	ands	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	68da      	ldr	r2, [r3, #12]
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001234:	2201      	movs	r2, #1
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	f003 0201 	and.w	r2, r3, #1
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 0303 	and.w	r3, r3, #3
 8001268:	2b03      	cmp	r3, #3
 800126a:	d017      	beq.n	800129c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	2203      	movs	r2, #3
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	4013      	ands	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	689a      	ldr	r2, [r3, #8]
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 0303 	and.w	r3, r3, #3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d123      	bne.n	80012f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	08da      	lsrs	r2, r3, #3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3208      	adds	r2, #8
 80012b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	f003 0307 	and.w	r3, r3, #7
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	220f      	movs	r2, #15
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	691a      	ldr	r2, [r3, #16]
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f003 0307 	and.w	r3, r3, #7
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	08da      	lsrs	r2, r3, #3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	3208      	adds	r2, #8
 80012ea:	69b9      	ldr	r1, [r7, #24]
 80012ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	2203      	movs	r2, #3
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f003 0203 	and.w	r2, r3, #3
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800132c:	2b00      	cmp	r3, #0
 800132e:	f000 80ae 	beq.w	800148e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b5d      	ldr	r3, [pc, #372]	@ (80014ac <HAL_GPIO_Init+0x300>)
 8001338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800133a:	4a5c      	ldr	r2, [pc, #368]	@ (80014ac <HAL_GPIO_Init+0x300>)
 800133c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001340:	6453      	str	r3, [r2, #68]	@ 0x44
 8001342:	4b5a      	ldr	r3, [pc, #360]	@ (80014ac <HAL_GPIO_Init+0x300>)
 8001344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800134e:	4a58      	ldr	r2, [pc, #352]	@ (80014b0 <HAL_GPIO_Init+0x304>)
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	3302      	adds	r3, #2
 8001356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800135a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	f003 0303 	and.w	r3, r3, #3
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	220f      	movs	r2, #15
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	43db      	mvns	r3, r3
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	4013      	ands	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4f      	ldr	r2, [pc, #316]	@ (80014b4 <HAL_GPIO_Init+0x308>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d025      	beq.n	80013c6 <HAL_GPIO_Init+0x21a>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a4e      	ldr	r2, [pc, #312]	@ (80014b8 <HAL_GPIO_Init+0x30c>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d01f      	beq.n	80013c2 <HAL_GPIO_Init+0x216>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4d      	ldr	r2, [pc, #308]	@ (80014bc <HAL_GPIO_Init+0x310>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d019      	beq.n	80013be <HAL_GPIO_Init+0x212>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4c      	ldr	r2, [pc, #304]	@ (80014c0 <HAL_GPIO_Init+0x314>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d013      	beq.n	80013ba <HAL_GPIO_Init+0x20e>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4b      	ldr	r2, [pc, #300]	@ (80014c4 <HAL_GPIO_Init+0x318>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d00d      	beq.n	80013b6 <HAL_GPIO_Init+0x20a>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a4a      	ldr	r2, [pc, #296]	@ (80014c8 <HAL_GPIO_Init+0x31c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d007      	beq.n	80013b2 <HAL_GPIO_Init+0x206>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a49      	ldr	r2, [pc, #292]	@ (80014cc <HAL_GPIO_Init+0x320>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d101      	bne.n	80013ae <HAL_GPIO_Init+0x202>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e00c      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013ae:	2307      	movs	r3, #7
 80013b0:	e00a      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013b2:	2305      	movs	r3, #5
 80013b4:	e008      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013b6:	2304      	movs	r3, #4
 80013b8:	e006      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013ba:	2303      	movs	r3, #3
 80013bc:	e004      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013be:	2302      	movs	r3, #2
 80013c0:	e002      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <HAL_GPIO_Init+0x21c>
 80013c6:	2300      	movs	r3, #0
 80013c8:	69fa      	ldr	r2, [r7, #28]
 80013ca:	f002 0203 	and.w	r2, r2, #3
 80013ce:	0092      	lsls	r2, r2, #2
 80013d0:	4093      	lsls	r3, r2
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d8:	4935      	ldr	r1, [pc, #212]	@ (80014b0 <HAL_GPIO_Init+0x304>)
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	089b      	lsrs	r3, r3, #2
 80013de:	3302      	adds	r3, #2
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013e6:	4b3a      	ldr	r3, [pc, #232]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800140a:	4a31      	ldr	r2, [pc, #196]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001410:	4b2f      	ldr	r3, [pc, #188]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001434:	4a26      	ldr	r2, [pc, #152]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800143a:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	43db      	mvns	r3, r3
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	4013      	ands	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145e:	4a1c      	ldr	r2, [pc, #112]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001464:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	43db      	mvns	r3, r3
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	4013      	ands	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001488:	4a11      	ldr	r2, [pc, #68]	@ (80014d0 <HAL_GPIO_Init+0x324>)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3301      	adds	r3, #1
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	2b0f      	cmp	r3, #15
 8001498:	f67f ae96 	bls.w	80011c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	3724      	adds	r7, #36	@ 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40013800 	.word	0x40013800
 80014b4:	40020000 	.word	0x40020000
 80014b8:	40020400 	.word	0x40020400
 80014bc:	40020800 	.word	0x40020800
 80014c0:	40020c00 	.word	0x40020c00
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40021400 	.word	0x40021400
 80014cc:	40021800 	.word	0x40021800
 80014d0:	40013c00 	.word	0x40013c00

080014d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	807b      	strh	r3, [r7, #2]
 80014e0:	4613      	mov	r3, r2
 80014e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014e4:	787b      	ldrb	r3, [r7, #1]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014ea:	887a      	ldrh	r2, [r7, #2]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014f0:	e003      	b.n	80014fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014f2:	887b      	ldrh	r3, [r7, #2]
 80014f4:	041a      	lsls	r2, r3, #16
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	619a      	str	r2, [r3, #24]
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e0cc      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800151c:	4b68      	ldr	r3, [pc, #416]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 030f 	and.w	r3, r3, #15
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d90c      	bls.n	8001544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152a:	4b65      	ldr	r3, [pc, #404]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001532:	4b63      	ldr	r3, [pc, #396]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	429a      	cmp	r2, r3
 800153e:	d001      	beq.n	8001544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e0b8      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d020      	beq.n	8001592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800155c:	4b59      	ldr	r3, [pc, #356]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	4a58      	ldr	r2, [pc, #352]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001562:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001566:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0308 	and.w	r3, r3, #8
 8001570:	2b00      	cmp	r3, #0
 8001572:	d005      	beq.n	8001580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001574:	4b53      	ldr	r3, [pc, #332]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	4a52      	ldr	r2, [pc, #328]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800157a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800157e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001580:	4b50      	ldr	r3, [pc, #320]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	494d      	ldr	r1, [pc, #308]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800158e:	4313      	orrs	r3, r2
 8001590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d044      	beq.n	8001628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d107      	bne.n	80015b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015a6:	4b47      	ldr	r3, [pc, #284]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d119      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e07f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d003      	beq.n	80015c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	d107      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015c6:	4b3f      	ldr	r3, [pc, #252]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d109      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e06f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d6:	4b3b      	ldr	r3, [pc, #236]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e067      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e6:	4b37      	ldr	r3, [pc, #220]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f023 0203 	bic.w	r2, r3, #3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	4934      	ldr	r1, [pc, #208]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015f8:	f7ff fce6 	bl	8000fc8 <HAL_GetTick>
 80015fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fe:	e00a      	b.n	8001616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001600:	f7ff fce2 	bl	8000fc8 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160e:	4293      	cmp	r3, r2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e04f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001616:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 020c 	and.w	r2, r3, #12
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	429a      	cmp	r2, r3
 8001626:	d1eb      	bne.n	8001600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001628:	4b25      	ldr	r3, [pc, #148]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 030f 	and.w	r3, r3, #15
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d20c      	bcs.n	8001650 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001636:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800163e:	4b20      	ldr	r3, [pc, #128]	@ (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d001      	beq.n	8001650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e032      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800165c:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4916      	ldr	r1, [pc, #88]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	4313      	orrs	r3, r2
 800166c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d009      	beq.n	800168e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800167a:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	490e      	ldr	r1, [pc, #56]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	4313      	orrs	r3, r2
 800168c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800168e:	f000 f855 	bl	800173c <HAL_RCC_GetSysClockFreq>
 8001692:	4602      	mov	r2, r0
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	091b      	lsrs	r3, r3, #4
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	490a      	ldr	r1, [pc, #40]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016a0:	5ccb      	ldrb	r3, [r1, r3]
 80016a2:	fa22 f303 	lsr.w	r3, r2, r3
 80016a6:	4a09      	ldr	r2, [pc, #36]	@ (80016cc <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fc46 	bl	8000f40 <HAL_InitTick>

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023c00 	.word	0x40023c00
 80016c4:	40023800 	.word	0x40023800
 80016c8:	08003718 	.word	0x08003718
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000004 	.word	0x20000004

080016d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016d8:	4b03      	ldr	r3, [pc, #12]	@ (80016e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000000 	.word	0x20000000

080016ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016f0:	f7ff fff0 	bl	80016d4 <HAL_RCC_GetHCLKFreq>
 80016f4:	4602      	mov	r2, r0
 80016f6:	4b05      	ldr	r3, [pc, #20]	@ (800170c <HAL_RCC_GetPCLK1Freq+0x20>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	0a9b      	lsrs	r3, r3, #10
 80016fc:	f003 0307 	and.w	r3, r3, #7
 8001700:	4903      	ldr	r1, [pc, #12]	@ (8001710 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001702:	5ccb      	ldrb	r3, [r1, r3]
 8001704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001708:	4618      	mov	r0, r3
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40023800 	.word	0x40023800
 8001710:	08003728 	.word	0x08003728

08001714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001718:	f7ff ffdc 	bl	80016d4 <HAL_RCC_GetHCLKFreq>
 800171c:	4602      	mov	r2, r0
 800171e:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	0b5b      	lsrs	r3, r3, #13
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	4903      	ldr	r1, [pc, #12]	@ (8001738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800172a:	5ccb      	ldrb	r3, [r1, r3]
 800172c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001730:	4618      	mov	r0, r3
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40023800 	.word	0x40023800
 8001738:	08003728 	.word	0x08003728

0800173c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800173c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001740:	b0ae      	sub	sp, #184	@ 0xb8
 8001742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001762:	4bcb      	ldr	r3, [pc, #812]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b0c      	cmp	r3, #12
 800176c:	f200 8206 	bhi.w	8001b7c <HAL_RCC_GetSysClockFreq+0x440>
 8001770:	a201      	add	r2, pc, #4	@ (adr r2, 8001778 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001776:	bf00      	nop
 8001778:	080017ad 	.word	0x080017ad
 800177c:	08001b7d 	.word	0x08001b7d
 8001780:	08001b7d 	.word	0x08001b7d
 8001784:	08001b7d 	.word	0x08001b7d
 8001788:	080017b5 	.word	0x080017b5
 800178c:	08001b7d 	.word	0x08001b7d
 8001790:	08001b7d 	.word	0x08001b7d
 8001794:	08001b7d 	.word	0x08001b7d
 8001798:	080017bd 	.word	0x080017bd
 800179c:	08001b7d 	.word	0x08001b7d
 80017a0:	08001b7d 	.word	0x08001b7d
 80017a4:	08001b7d 	.word	0x08001b7d
 80017a8:	080019ad 	.word	0x080019ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017ac:	4bb9      	ldr	r3, [pc, #740]	@ (8001a94 <HAL_RCC_GetSysClockFreq+0x358>)
 80017ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017b2:	e1e7      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017b4:	4bb8      	ldr	r3, [pc, #736]	@ (8001a98 <HAL_RCC_GetSysClockFreq+0x35c>)
 80017b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ba:	e1e3      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017bc:	4bb4      	ldr	r3, [pc, #720]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d071      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d4:	4bae      	ldr	r3, [pc, #696]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	099b      	lsrs	r3, r3, #6
 80017da:	2200      	movs	r2, #0
 80017dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80017e0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80017e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80017e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80017f0:	2300      	movs	r3, #0
 80017f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80017f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80017fa:	4622      	mov	r2, r4
 80017fc:	462b      	mov	r3, r5
 80017fe:	f04f 0000 	mov.w	r0, #0
 8001802:	f04f 0100 	mov.w	r1, #0
 8001806:	0159      	lsls	r1, r3, #5
 8001808:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800180c:	0150      	lsls	r0, r2, #5
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4621      	mov	r1, r4
 8001814:	1a51      	subs	r1, r2, r1
 8001816:	6439      	str	r1, [r7, #64]	@ 0x40
 8001818:	4629      	mov	r1, r5
 800181a:	eb63 0301 	sbc.w	r3, r3, r1
 800181e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800182c:	4649      	mov	r1, r9
 800182e:	018b      	lsls	r3, r1, #6
 8001830:	4641      	mov	r1, r8
 8001832:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001836:	4641      	mov	r1, r8
 8001838:	018a      	lsls	r2, r1, #6
 800183a:	4641      	mov	r1, r8
 800183c:	1a51      	subs	r1, r2, r1
 800183e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001840:	4649      	mov	r1, r9
 8001842:	eb63 0301 	sbc.w	r3, r3, r1
 8001846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001848:	f04f 0200 	mov.w	r2, #0
 800184c:	f04f 0300 	mov.w	r3, #0
 8001850:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001854:	4649      	mov	r1, r9
 8001856:	00cb      	lsls	r3, r1, #3
 8001858:	4641      	mov	r1, r8
 800185a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800185e:	4641      	mov	r1, r8
 8001860:	00ca      	lsls	r2, r1, #3
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	4603      	mov	r3, r0
 8001868:	4622      	mov	r2, r4
 800186a:	189b      	adds	r3, r3, r2
 800186c:	633b      	str	r3, [r7, #48]	@ 0x30
 800186e:	462b      	mov	r3, r5
 8001870:	460a      	mov	r2, r1
 8001872:	eb42 0303 	adc.w	r3, r2, r3
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
 8001878:	f04f 0200 	mov.w	r2, #0
 800187c:	f04f 0300 	mov.w	r3, #0
 8001880:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001884:	4629      	mov	r1, r5
 8001886:	024b      	lsls	r3, r1, #9
 8001888:	4621      	mov	r1, r4
 800188a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800188e:	4621      	mov	r1, r4
 8001890:	024a      	lsls	r2, r1, #9
 8001892:	4610      	mov	r0, r2
 8001894:	4619      	mov	r1, r3
 8001896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800189a:	2200      	movs	r2, #0
 800189c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80018a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80018a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80018a8:	f7fe fcac 	bl	8000204 <__aeabi_uldivmod>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4613      	mov	r3, r2
 80018b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018b6:	e067      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018b8:	4b75      	ldr	r3, [pc, #468]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	099b      	lsrs	r3, r3, #6
 80018be:	2200      	movs	r2, #0
 80018c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80018c4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80018c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80018cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80018d2:	2300      	movs	r3, #0
 80018d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80018d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80018da:	4622      	mov	r2, r4
 80018dc:	462b      	mov	r3, r5
 80018de:	f04f 0000 	mov.w	r0, #0
 80018e2:	f04f 0100 	mov.w	r1, #0
 80018e6:	0159      	lsls	r1, r3, #5
 80018e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ec:	0150      	lsls	r0, r2, #5
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4621      	mov	r1, r4
 80018f4:	1a51      	subs	r1, r2, r1
 80018f6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80018f8:	4629      	mov	r1, r5
 80018fa:	eb63 0301 	sbc.w	r3, r3, r1
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800190c:	4649      	mov	r1, r9
 800190e:	018b      	lsls	r3, r1, #6
 8001910:	4641      	mov	r1, r8
 8001912:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001916:	4641      	mov	r1, r8
 8001918:	018a      	lsls	r2, r1, #6
 800191a:	4641      	mov	r1, r8
 800191c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001920:	4649      	mov	r1, r9
 8001922:	eb63 0b01 	sbc.w	fp, r3, r1
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001932:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001936:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800193a:	4692      	mov	sl, r2
 800193c:	469b      	mov	fp, r3
 800193e:	4623      	mov	r3, r4
 8001940:	eb1a 0303 	adds.w	r3, sl, r3
 8001944:	623b      	str	r3, [r7, #32]
 8001946:	462b      	mov	r3, r5
 8001948:	eb4b 0303 	adc.w	r3, fp, r3
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800195a:	4629      	mov	r1, r5
 800195c:	028b      	lsls	r3, r1, #10
 800195e:	4621      	mov	r1, r4
 8001960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001964:	4621      	mov	r1, r4
 8001966:	028a      	lsls	r2, r1, #10
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001970:	2200      	movs	r2, #0
 8001972:	673b      	str	r3, [r7, #112]	@ 0x70
 8001974:	677a      	str	r2, [r7, #116]	@ 0x74
 8001976:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800197a:	f7fe fc43 	bl	8000204 <__aeabi_uldivmod>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4613      	mov	r3, r2
 8001984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001988:	4b41      	ldr	r3, [pc, #260]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	0c1b      	lsrs	r3, r3, #16
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	3301      	adds	r3, #1
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800199a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800199e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019aa:	e0eb      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ac:	4b38      	ldr	r3, [pc, #224]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019b8:	4b35      	ldr	r3, [pc, #212]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d06b      	beq.n	8001a9c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c4:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	099b      	lsrs	r3, r3, #6
 80019ca:	2200      	movs	r2, #0
 80019cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80019ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80019d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80019d8:	2300      	movs	r3, #0
 80019da:	667b      	str	r3, [r7, #100]	@ 0x64
 80019dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80019e0:	4622      	mov	r2, r4
 80019e2:	462b      	mov	r3, r5
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	f04f 0100 	mov.w	r1, #0
 80019ec:	0159      	lsls	r1, r3, #5
 80019ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019f2:	0150      	lsls	r0, r2, #5
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4621      	mov	r1, r4
 80019fa:	1a51      	subs	r1, r2, r1
 80019fc:	61b9      	str	r1, [r7, #24]
 80019fe:	4629      	mov	r1, r5
 8001a00:	eb63 0301 	sbc.w	r3, r3, r1
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001a12:	4659      	mov	r1, fp
 8001a14:	018b      	lsls	r3, r1, #6
 8001a16:	4651      	mov	r1, sl
 8001a18:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a1c:	4651      	mov	r1, sl
 8001a1e:	018a      	lsls	r2, r1, #6
 8001a20:	4651      	mov	r1, sl
 8001a22:	ebb2 0801 	subs.w	r8, r2, r1
 8001a26:	4659      	mov	r1, fp
 8001a28:	eb63 0901 	sbc.w	r9, r3, r1
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a40:	4690      	mov	r8, r2
 8001a42:	4699      	mov	r9, r3
 8001a44:	4623      	mov	r3, r4
 8001a46:	eb18 0303 	adds.w	r3, r8, r3
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	462b      	mov	r3, r5
 8001a4e:	eb49 0303 	adc.w	r3, r9, r3
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001a60:	4629      	mov	r1, r5
 8001a62:	024b      	lsls	r3, r1, #9
 8001a64:	4621      	mov	r1, r4
 8001a66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a6a:	4621      	mov	r1, r4
 8001a6c:	024a      	lsls	r2, r1, #9
 8001a6e:	4610      	mov	r0, r2
 8001a70:	4619      	mov	r1, r3
 8001a72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a76:	2200      	movs	r2, #0
 8001a78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001a7a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001a7c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001a80:	f7fe fbc0 	bl	8000204 <__aeabi_uldivmod>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4613      	mov	r3, r2
 8001a8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001a8e:	e065      	b.n	8001b5c <HAL_RCC_GetSysClockFreq+0x420>
 8001a90:	40023800 	.word	0x40023800
 8001a94:	00f42400 	.word	0x00f42400
 8001a98:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a9c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x458>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aac:	653b      	str	r3, [r7, #80]	@ 0x50
 8001aae:	2300      	movs	r3, #0
 8001ab0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001ab2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	464b      	mov	r3, r9
 8001aba:	f04f 0000 	mov.w	r0, #0
 8001abe:	f04f 0100 	mov.w	r1, #0
 8001ac2:	0159      	lsls	r1, r3, #5
 8001ac4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ac8:	0150      	lsls	r0, r2, #5
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4641      	mov	r1, r8
 8001ad0:	1a51      	subs	r1, r2, r1
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	4649      	mov	r1, r9
 8001ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	f04f 0300 	mov.w	r3, #0
 8001ae4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ae8:	4659      	mov	r1, fp
 8001aea:	018b      	lsls	r3, r1, #6
 8001aec:	4651      	mov	r1, sl
 8001aee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001af2:	4651      	mov	r1, sl
 8001af4:	018a      	lsls	r2, r1, #6
 8001af6:	4651      	mov	r1, sl
 8001af8:	1a54      	subs	r4, r2, r1
 8001afa:	4659      	mov	r1, fp
 8001afc:	eb63 0501 	sbc.w	r5, r3, r1
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	00eb      	lsls	r3, r5, #3
 8001b0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b0e:	00e2      	lsls	r2, r4, #3
 8001b10:	4614      	mov	r4, r2
 8001b12:	461d      	mov	r5, r3
 8001b14:	4643      	mov	r3, r8
 8001b16:	18e3      	adds	r3, r4, r3
 8001b18:	603b      	str	r3, [r7, #0]
 8001b1a:	464b      	mov	r3, r9
 8001b1c:	eb45 0303 	adc.w	r3, r5, r3
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	f04f 0200 	mov.w	r2, #0
 8001b26:	f04f 0300 	mov.w	r3, #0
 8001b2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b2e:	4629      	mov	r1, r5
 8001b30:	028b      	lsls	r3, r1, #10
 8001b32:	4621      	mov	r1, r4
 8001b34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b38:	4621      	mov	r1, r4
 8001b3a:	028a      	lsls	r2, r1, #10
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b44:	2200      	movs	r2, #0
 8001b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b48:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001b4e:	f7fe fb59 	bl	8000204 <__aeabi_uldivmod>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	4613      	mov	r3, r2
 8001b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	0f1b      	lsrs	r3, r3, #28
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001b6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001b6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001b7a:	e003      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001b82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	37b8      	adds	r7, #184	@ 0xb8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800
 8001b98:	00f42400 	.word	0x00f42400

08001b9c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e28d      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 8083 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001bbc:	4b94      	ldr	r3, [pc, #592]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 030c 	and.w	r3, r3, #12
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d019      	beq.n	8001bfc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001bc8:	4b91      	ldr	r3, [pc, #580]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
        || \
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d106      	bne.n	8001be2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001bd4:	4b8e      	ldr	r3, [pc, #568]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001be0:	d00c      	beq.n	8001bfc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001be2:	4b8b      	ldr	r3, [pc, #556]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001bea:	2b0c      	cmp	r3, #12
 8001bec:	d112      	bne.n	8001c14 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bee:	4b88      	ldr	r3, [pc, #544]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bfa:	d10b      	bne.n	8001c14 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfc:	4b84      	ldr	r3, [pc, #528]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d05b      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x124>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d157      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e25a      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c1c:	d106      	bne.n	8001c2c <HAL_RCC_OscConfig+0x90>
 8001c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a7b      	ldr	r2, [pc, #492]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	e01d      	b.n	8001c68 <HAL_RCC_OscConfig+0xcc>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c34:	d10c      	bne.n	8001c50 <HAL_RCC_OscConfig+0xb4>
 8001c36:	4b76      	ldr	r3, [pc, #472]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a75      	ldr	r2, [pc, #468]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	4b73      	ldr	r3, [pc, #460]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a72      	ldr	r2, [pc, #456]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	e00b      	b.n	8001c68 <HAL_RCC_OscConfig+0xcc>
 8001c50:	4b6f      	ldr	r3, [pc, #444]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a6e      	ldr	r2, [pc, #440]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c5a:	6013      	str	r3, [r2, #0]
 8001c5c:	4b6c      	ldr	r3, [pc, #432]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a6b      	ldr	r2, [pc, #428]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d013      	beq.n	8001c98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c70:	f7ff f9aa 	bl	8000fc8 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c78:	f7ff f9a6 	bl	8000fc8 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b64      	cmp	r3, #100	@ 0x64
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e21f      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c8a:	4b61      	ldr	r3, [pc, #388]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0xdc>
 8001c96:	e014      	b.n	8001cc2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7ff f996 	bl	8000fc8 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca0:	f7ff f992 	bl	8000fc8 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b64      	cmp	r3, #100	@ 0x64
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e20b      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cb2:	4b57      	ldr	r3, [pc, #348]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x104>
 8001cbe:	e000      	b.n	8001cc2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d06f      	beq.n	8001dae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001cce:	4b50      	ldr	r3, [pc, #320]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 030c 	and.w	r3, r3, #12
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d017      	beq.n	8001d0a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001cda:	4b4d      	ldr	r3, [pc, #308]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ce2:	2b08      	cmp	r3, #8
 8001ce4:	d105      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00b      	beq.n	8001d0a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cf2:	4b47      	ldr	r3, [pc, #284]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001cfa:	2b0c      	cmp	r3, #12
 8001cfc:	d11c      	bne.n	8001d38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cfe:	4b44      	ldr	r3, [pc, #272]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d116      	bne.n	8001d38 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0a:	4b41      	ldr	r3, [pc, #260]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d005      	beq.n	8001d22 <HAL_RCC_OscConfig+0x186>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d001      	beq.n	8001d22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e1d3      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d22:	4b3b      	ldr	r3, [pc, #236]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4937      	ldr	r1, [pc, #220]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d36:	e03a      	b.n	8001dae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d020      	beq.n	8001d82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d40:	4b34      	ldr	r3, [pc, #208]	@ (8001e14 <HAL_RCC_OscConfig+0x278>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d46:	f7ff f93f 	bl	8000fc8 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d4e:	f7ff f93b 	bl	8000fc8 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e1b4      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d60:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d6c:	4b28      	ldr	r3, [pc, #160]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	4925      	ldr	r1, [pc, #148]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	600b      	str	r3, [r1, #0]
 8001d80:	e015      	b.n	8001dae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d82:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <HAL_RCC_OscConfig+0x278>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7ff f91e 	bl	8000fc8 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d90:	f7ff f91a 	bl	8000fc8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e193      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001da2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d036      	beq.n	8001e28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d016      	beq.n	8001df0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dc2:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <HAL_RCC_OscConfig+0x27c>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dc8:	f7ff f8fe 	bl	8000fc8 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd0:	f7ff f8fa 	bl	8000fc8 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e173      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x234>
 8001dee:	e01b      	b.n	8001e28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_OscConfig+0x27c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df6:	f7ff f8e7 	bl	8000fc8 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dfc:	e00e      	b.n	8001e1c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dfe:	f7ff f8e3 	bl	8000fc8 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d907      	bls.n	8001e1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e15c      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
 8001e10:	40023800 	.word	0x40023800
 8001e14:	42470000 	.word	0x42470000
 8001e18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e1c:	4b8a      	ldr	r3, [pc, #552]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1ea      	bne.n	8001dfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 8097 	beq.w	8001f64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e36:	2300      	movs	r3, #0
 8001e38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e3a:	4b83      	ldr	r3, [pc, #524]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10f      	bne.n	8001e66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e56:	4b7c      	ldr	r3, [pc, #496]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e62:	2301      	movs	r3, #1
 8001e64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e66:	4b79      	ldr	r3, [pc, #484]	@ (800204c <HAL_RCC_OscConfig+0x4b0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d118      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e72:	4b76      	ldr	r3, [pc, #472]	@ (800204c <HAL_RCC_OscConfig+0x4b0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a75      	ldr	r2, [pc, #468]	@ (800204c <HAL_RCC_OscConfig+0x4b0>)
 8001e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e7e:	f7ff f8a3 	bl	8000fc8 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e86:	f7ff f89f 	bl	8000fc8 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e118      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e98:	4b6c      	ldr	r3, [pc, #432]	@ (800204c <HAL_RCC_OscConfig+0x4b0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_OscConfig+0x31e>
 8001eac:	4b66      	ldr	r3, [pc, #408]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb0:	4a65      	ldr	r2, [pc, #404]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eb8:	e01c      	b.n	8001ef4 <HAL_RCC_OscConfig+0x358>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	2b05      	cmp	r3, #5
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0x340>
 8001ec2:	4b61      	ldr	r3, [pc, #388]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec6:	4a60      	ldr	r2, [pc, #384]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ec8:	f043 0304 	orr.w	r3, r3, #4
 8001ecc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ece:	4b5e      	ldr	r3, [pc, #376]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed2:	4a5d      	ldr	r2, [pc, #372]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eda:	e00b      	b.n	8001ef4 <HAL_RCC_OscConfig+0x358>
 8001edc:	4b5a      	ldr	r3, [pc, #360]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee0:	4a59      	ldr	r2, [pc, #356]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ee8:	4b57      	ldr	r3, [pc, #348]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eec:	4a56      	ldr	r2, [pc, #344]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001eee:	f023 0304 	bic.w	r3, r3, #4
 8001ef2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d015      	beq.n	8001f28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001efc:	f7ff f864 	bl	8000fc8 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f02:	e00a      	b.n	8001f1a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f04:	f7ff f860 	bl	8000fc8 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e0d7      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0ee      	beq.n	8001f04 <HAL_RCC_OscConfig+0x368>
 8001f26:	e014      	b.n	8001f52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f28:	f7ff f84e 	bl	8000fc8 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f2e:	e00a      	b.n	8001f46 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f30:	f7ff f84a 	bl	8000fc8 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e0c1      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f46:	4b40      	ldr	r3, [pc, #256]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1ee      	bne.n	8001f30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f52:	7dfb      	ldrb	r3, [r7, #23]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f58:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	4a3a      	ldr	r2, [pc, #232]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001f5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80ad 	beq.w	80020c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f6e:	4b36      	ldr	r3, [pc, #216]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d060      	beq.n	800203c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d145      	bne.n	800200e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b33      	ldr	r3, [pc, #204]	@ (8002050 <HAL_RCC_OscConfig+0x4b4>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7ff f81e 	bl	8000fc8 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff f81a 	bl	8000fc8 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e093      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa2:	4b29      	ldr	r3, [pc, #164]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	69da      	ldr	r2, [r3, #28]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbc:	019b      	lsls	r3, r3, #6
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc4:	085b      	lsrs	r3, r3, #1
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	041b      	lsls	r3, r3, #16
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd0:	061b      	lsls	r3, r3, #24
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd8:	071b      	lsls	r3, r3, #28
 8001fda:	491b      	ldr	r1, [pc, #108]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <HAL_RCC_OscConfig+0x4b4>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe6:	f7fe ffef 	bl	8000fc8 <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fee:	f7fe ffeb 	bl	8000fc8 <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e064      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002000:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0f0      	beq.n	8001fee <HAL_RCC_OscConfig+0x452>
 800200c:	e05c      	b.n	80020c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800200e:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <HAL_RCC_OscConfig+0x4b4>)
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7fe ffd8 	bl	8000fc8 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800201c:	f7fe ffd4 	bl	8000fc8 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e04d      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_RCC_OscConfig+0x4ac>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1f0      	bne.n	800201c <HAL_RCC_OscConfig+0x480>
 800203a:	e045      	b.n	80020c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d107      	bne.n	8002054 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e040      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
 8002048:	40023800 	.word	0x40023800
 800204c:	40007000 	.word	0x40007000
 8002050:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002054:	4b1f      	ldr	r3, [pc, #124]	@ (80020d4 <HAL_RCC_OscConfig+0x538>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d030      	beq.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800206c:	429a      	cmp	r2, r3
 800206e:	d129      	bne.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800207a:	429a      	cmp	r2, r3
 800207c:	d122      	bne.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002084:	4013      	ands	r3, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800208a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800208c:	4293      	cmp	r3, r2
 800208e:	d119      	bne.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	3b01      	subs	r3, #1
 800209e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d10f      	bne.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d107      	bne.n	80020c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e000      	b.n	80020ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40023800 	.word	0x40023800

080020d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e042      	b.n	8002170 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d106      	bne.n	8002104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7fe fe48 	bl	8000d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2224      	movs	r2, #36	@ 0x24
 8002108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800211a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f82b 	bl	8002178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	695a      	ldr	r2, [r3, #20]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800217c:	b0c0      	sub	sp, #256	@ 0x100
 800217e:	af00      	add	r7, sp, #0
 8002180:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002194:	68d9      	ldr	r1, [r3, #12]
 8002196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	ea40 0301 	orr.w	r3, r0, r1
 80021a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	431a      	orrs	r2, r3
 80021b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	4313      	orrs	r3, r2
 80021c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80021c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80021d0:	f021 010c 	bic.w	r1, r1, #12
 80021d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021de:	430b      	orrs	r3, r1
 80021e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80021ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f2:	6999      	ldr	r1, [r3, #24]
 80021f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	ea40 0301 	orr.w	r3, r0, r1
 80021fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	4b8f      	ldr	r3, [pc, #572]	@ (8002444 <UART_SetConfig+0x2cc>)
 8002208:	429a      	cmp	r2, r3
 800220a:	d005      	beq.n	8002218 <UART_SetConfig+0xa0>
 800220c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4b8d      	ldr	r3, [pc, #564]	@ (8002448 <UART_SetConfig+0x2d0>)
 8002214:	429a      	cmp	r2, r3
 8002216:	d104      	bne.n	8002222 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002218:	f7ff fa7c 	bl	8001714 <HAL_RCC_GetPCLK2Freq>
 800221c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002220:	e003      	b.n	800222a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002222:	f7ff fa63 	bl	80016ec <HAL_RCC_GetPCLK1Freq>
 8002226:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800222a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002234:	f040 810c 	bne.w	8002450 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800223c:	2200      	movs	r2, #0
 800223e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002242:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002246:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800224a:	4622      	mov	r2, r4
 800224c:	462b      	mov	r3, r5
 800224e:	1891      	adds	r1, r2, r2
 8002250:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002252:	415b      	adcs	r3, r3
 8002254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002256:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800225a:	4621      	mov	r1, r4
 800225c:	eb12 0801 	adds.w	r8, r2, r1
 8002260:	4629      	mov	r1, r5
 8002262:	eb43 0901 	adc.w	r9, r3, r1
 8002266:	f04f 0200 	mov.w	r2, #0
 800226a:	f04f 0300 	mov.w	r3, #0
 800226e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002272:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002276:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800227a:	4690      	mov	r8, r2
 800227c:	4699      	mov	r9, r3
 800227e:	4623      	mov	r3, r4
 8002280:	eb18 0303 	adds.w	r3, r8, r3
 8002284:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002288:	462b      	mov	r3, r5
 800228a:	eb49 0303 	adc.w	r3, r9, r3
 800228e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800229e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80022a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80022a6:	460b      	mov	r3, r1
 80022a8:	18db      	adds	r3, r3, r3
 80022aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80022ac:	4613      	mov	r3, r2
 80022ae:	eb42 0303 	adc.w	r3, r2, r3
 80022b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80022b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80022b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80022bc:	f7fd ffa2 	bl	8000204 <__aeabi_uldivmod>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4b61      	ldr	r3, [pc, #388]	@ (800244c <UART_SetConfig+0x2d4>)
 80022c6:	fba3 2302 	umull	r2, r3, r3, r2
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	011c      	lsls	r4, r3, #4
 80022ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022d2:	2200      	movs	r2, #0
 80022d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80022d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80022dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80022e0:	4642      	mov	r2, r8
 80022e2:	464b      	mov	r3, r9
 80022e4:	1891      	adds	r1, r2, r2
 80022e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80022e8:	415b      	adcs	r3, r3
 80022ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022f0:	4641      	mov	r1, r8
 80022f2:	eb12 0a01 	adds.w	sl, r2, r1
 80022f6:	4649      	mov	r1, r9
 80022f8:	eb43 0b01 	adc.w	fp, r3, r1
 80022fc:	f04f 0200 	mov.w	r2, #0
 8002300:	f04f 0300 	mov.w	r3, #0
 8002304:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002308:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800230c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002310:	4692      	mov	sl, r2
 8002312:	469b      	mov	fp, r3
 8002314:	4643      	mov	r3, r8
 8002316:	eb1a 0303 	adds.w	r3, sl, r3
 800231a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800231e:	464b      	mov	r3, r9
 8002320:	eb4b 0303 	adc.w	r3, fp, r3
 8002324:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002334:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002338:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800233c:	460b      	mov	r3, r1
 800233e:	18db      	adds	r3, r3, r3
 8002340:	643b      	str	r3, [r7, #64]	@ 0x40
 8002342:	4613      	mov	r3, r2
 8002344:	eb42 0303 	adc.w	r3, r2, r3
 8002348:	647b      	str	r3, [r7, #68]	@ 0x44
 800234a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800234e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002352:	f7fd ff57 	bl	8000204 <__aeabi_uldivmod>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	4611      	mov	r1, r2
 800235c:	4b3b      	ldr	r3, [pc, #236]	@ (800244c <UART_SetConfig+0x2d4>)
 800235e:	fba3 2301 	umull	r2, r3, r3, r1
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	2264      	movs	r2, #100	@ 0x64
 8002366:	fb02 f303 	mul.w	r3, r2, r3
 800236a:	1acb      	subs	r3, r1, r3
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002372:	4b36      	ldr	r3, [pc, #216]	@ (800244c <UART_SetConfig+0x2d4>)
 8002374:	fba3 2302 	umull	r2, r3, r3, r2
 8002378:	095b      	lsrs	r3, r3, #5
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002380:	441c      	add	r4, r3
 8002382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002386:	2200      	movs	r2, #0
 8002388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800238c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002390:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002394:	4642      	mov	r2, r8
 8002396:	464b      	mov	r3, r9
 8002398:	1891      	adds	r1, r2, r2
 800239a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800239c:	415b      	adcs	r3, r3
 800239e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80023a4:	4641      	mov	r1, r8
 80023a6:	1851      	adds	r1, r2, r1
 80023a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80023aa:	4649      	mov	r1, r9
 80023ac:	414b      	adcs	r3, r1
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80023bc:	4659      	mov	r1, fp
 80023be:	00cb      	lsls	r3, r1, #3
 80023c0:	4651      	mov	r1, sl
 80023c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023c6:	4651      	mov	r1, sl
 80023c8:	00ca      	lsls	r2, r1, #3
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	4603      	mov	r3, r0
 80023d0:	4642      	mov	r2, r8
 80023d2:	189b      	adds	r3, r3, r2
 80023d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80023d8:	464b      	mov	r3, r9
 80023da:	460a      	mov	r2, r1
 80023dc:	eb42 0303 	adc.w	r3, r2, r3
 80023e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80023f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80023f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80023f8:	460b      	mov	r3, r1
 80023fa:	18db      	adds	r3, r3, r3
 80023fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023fe:	4613      	mov	r3, r2
 8002400:	eb42 0303 	adc.w	r3, r2, r3
 8002404:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002406:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800240a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800240e:	f7fd fef9 	bl	8000204 <__aeabi_uldivmod>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <UART_SetConfig+0x2d4>)
 8002418:	fba3 1302 	umull	r1, r3, r3, r2
 800241c:	095b      	lsrs	r3, r3, #5
 800241e:	2164      	movs	r1, #100	@ 0x64
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	3332      	adds	r3, #50	@ 0x32
 800242a:	4a08      	ldr	r2, [pc, #32]	@ (800244c <UART_SetConfig+0x2d4>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	095b      	lsrs	r3, r3, #5
 8002432:	f003 0207 	and.w	r2, r3, #7
 8002436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4422      	add	r2, r4
 800243e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002440:	e106      	b.n	8002650 <UART_SetConfig+0x4d8>
 8002442:	bf00      	nop
 8002444:	40011000 	.word	0x40011000
 8002448:	40011400 	.word	0x40011400
 800244c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002454:	2200      	movs	r2, #0
 8002456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800245a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800245e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002462:	4642      	mov	r2, r8
 8002464:	464b      	mov	r3, r9
 8002466:	1891      	adds	r1, r2, r2
 8002468:	6239      	str	r1, [r7, #32]
 800246a:	415b      	adcs	r3, r3
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
 800246e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002472:	4641      	mov	r1, r8
 8002474:	1854      	adds	r4, r2, r1
 8002476:	4649      	mov	r1, r9
 8002478:	eb43 0501 	adc.w	r5, r3, r1
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	00eb      	lsls	r3, r5, #3
 8002486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800248a:	00e2      	lsls	r2, r4, #3
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	4643      	mov	r3, r8
 8002492:	18e3      	adds	r3, r4, r3
 8002494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002498:	464b      	mov	r3, r9
 800249a:	eb45 0303 	adc.w	r3, r5, r3
 800249e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80024a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80024b2:	f04f 0200 	mov.w	r2, #0
 80024b6:	f04f 0300 	mov.w	r3, #0
 80024ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80024be:	4629      	mov	r1, r5
 80024c0:	008b      	lsls	r3, r1, #2
 80024c2:	4621      	mov	r1, r4
 80024c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024c8:	4621      	mov	r1, r4
 80024ca:	008a      	lsls	r2, r1, #2
 80024cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80024d0:	f7fd fe98 	bl	8000204 <__aeabi_uldivmod>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4b60      	ldr	r3, [pc, #384]	@ (800265c <UART_SetConfig+0x4e4>)
 80024da:	fba3 2302 	umull	r2, r3, r3, r2
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	011c      	lsls	r4, r3, #4
 80024e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024e6:	2200      	movs	r2, #0
 80024e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80024f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80024f4:	4642      	mov	r2, r8
 80024f6:	464b      	mov	r3, r9
 80024f8:	1891      	adds	r1, r2, r2
 80024fa:	61b9      	str	r1, [r7, #24]
 80024fc:	415b      	adcs	r3, r3
 80024fe:	61fb      	str	r3, [r7, #28]
 8002500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002504:	4641      	mov	r1, r8
 8002506:	1851      	adds	r1, r2, r1
 8002508:	6139      	str	r1, [r7, #16]
 800250a:	4649      	mov	r1, r9
 800250c:	414b      	adcs	r3, r1
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800251c:	4659      	mov	r1, fp
 800251e:	00cb      	lsls	r3, r1, #3
 8002520:	4651      	mov	r1, sl
 8002522:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002526:	4651      	mov	r1, sl
 8002528:	00ca      	lsls	r2, r1, #3
 800252a:	4610      	mov	r0, r2
 800252c:	4619      	mov	r1, r3
 800252e:	4603      	mov	r3, r0
 8002530:	4642      	mov	r2, r8
 8002532:	189b      	adds	r3, r3, r2
 8002534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002538:	464b      	mov	r3, r9
 800253a:	460a      	mov	r2, r1
 800253c:	eb42 0303 	adc.w	r3, r2, r3
 8002540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800254e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800255c:	4649      	mov	r1, r9
 800255e:	008b      	lsls	r3, r1, #2
 8002560:	4641      	mov	r1, r8
 8002562:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002566:	4641      	mov	r1, r8
 8002568:	008a      	lsls	r2, r1, #2
 800256a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800256e:	f7fd fe49 	bl	8000204 <__aeabi_uldivmod>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4611      	mov	r1, r2
 8002578:	4b38      	ldr	r3, [pc, #224]	@ (800265c <UART_SetConfig+0x4e4>)
 800257a:	fba3 2301 	umull	r2, r3, r3, r1
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2264      	movs	r2, #100	@ 0x64
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	1acb      	subs	r3, r1, r3
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	3332      	adds	r3, #50	@ 0x32
 800258c:	4a33      	ldr	r2, [pc, #204]	@ (800265c <UART_SetConfig+0x4e4>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002598:	441c      	add	r4, r3
 800259a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800259e:	2200      	movs	r2, #0
 80025a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80025a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80025a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80025a8:	4642      	mov	r2, r8
 80025aa:	464b      	mov	r3, r9
 80025ac:	1891      	adds	r1, r2, r2
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	415b      	adcs	r3, r3
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025b8:	4641      	mov	r1, r8
 80025ba:	1851      	adds	r1, r2, r1
 80025bc:	6039      	str	r1, [r7, #0]
 80025be:	4649      	mov	r1, r9
 80025c0:	414b      	adcs	r3, r1
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	f04f 0200 	mov.w	r2, #0
 80025c8:	f04f 0300 	mov.w	r3, #0
 80025cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025d0:	4659      	mov	r1, fp
 80025d2:	00cb      	lsls	r3, r1, #3
 80025d4:	4651      	mov	r1, sl
 80025d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025da:	4651      	mov	r1, sl
 80025dc:	00ca      	lsls	r2, r1, #3
 80025de:	4610      	mov	r0, r2
 80025e0:	4619      	mov	r1, r3
 80025e2:	4603      	mov	r3, r0
 80025e4:	4642      	mov	r2, r8
 80025e6:	189b      	adds	r3, r3, r2
 80025e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80025ea:	464b      	mov	r3, r9
 80025ec:	460a      	mov	r2, r1
 80025ee:	eb42 0303 	adc.w	r3, r2, r3
 80025f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80025fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800260c:	4649      	mov	r1, r9
 800260e:	008b      	lsls	r3, r1, #2
 8002610:	4641      	mov	r1, r8
 8002612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002616:	4641      	mov	r1, r8
 8002618:	008a      	lsls	r2, r1, #2
 800261a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800261e:	f7fd fdf1 	bl	8000204 <__aeabi_uldivmod>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <UART_SetConfig+0x4e4>)
 8002628:	fba3 1302 	umull	r1, r3, r3, r2
 800262c:	095b      	lsrs	r3, r3, #5
 800262e:	2164      	movs	r1, #100	@ 0x64
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	3332      	adds	r3, #50	@ 0x32
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <UART_SetConfig+0x4e4>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	f003 020f 	and.w	r2, r3, #15
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4422      	add	r2, r4
 800264e:	609a      	str	r2, [r3, #8]
}
 8002650:	bf00      	nop
 8002652:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002656:	46bd      	mov	sp, r7
 8002658:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800265c:	51eb851f 	.word	0x51eb851f

08002660 <memset>:
 8002660:	4402      	add	r2, r0
 8002662:	4603      	mov	r3, r0
 8002664:	4293      	cmp	r3, r2
 8002666:	d100      	bne.n	800266a <memset+0xa>
 8002668:	4770      	bx	lr
 800266a:	f803 1b01 	strb.w	r1, [r3], #1
 800266e:	e7f9      	b.n	8002664 <memset+0x4>

08002670 <__libc_init_array>:
 8002670:	b570      	push	{r4, r5, r6, lr}
 8002672:	4d0d      	ldr	r5, [pc, #52]	@ (80026a8 <__libc_init_array+0x38>)
 8002674:	4c0d      	ldr	r4, [pc, #52]	@ (80026ac <__libc_init_array+0x3c>)
 8002676:	1b64      	subs	r4, r4, r5
 8002678:	10a4      	asrs	r4, r4, #2
 800267a:	2600      	movs	r6, #0
 800267c:	42a6      	cmp	r6, r4
 800267e:	d109      	bne.n	8002694 <__libc_init_array+0x24>
 8002680:	4d0b      	ldr	r5, [pc, #44]	@ (80026b0 <__libc_init_array+0x40>)
 8002682:	4c0c      	ldr	r4, [pc, #48]	@ (80026b4 <__libc_init_array+0x44>)
 8002684:	f000 f818 	bl	80026b8 <_init>
 8002688:	1b64      	subs	r4, r4, r5
 800268a:	10a4      	asrs	r4, r4, #2
 800268c:	2600      	movs	r6, #0
 800268e:	42a6      	cmp	r6, r4
 8002690:	d105      	bne.n	800269e <__libc_init_array+0x2e>
 8002692:	bd70      	pop	{r4, r5, r6, pc}
 8002694:	f855 3b04 	ldr.w	r3, [r5], #4
 8002698:	4798      	blx	r3
 800269a:	3601      	adds	r6, #1
 800269c:	e7ee      	b.n	800267c <__libc_init_array+0xc>
 800269e:	f855 3b04 	ldr.w	r3, [r5], #4
 80026a2:	4798      	blx	r3
 80026a4:	3601      	adds	r6, #1
 80026a6:	e7f2      	b.n	800268e <__libc_init_array+0x1e>
 80026a8:	08003738 	.word	0x08003738
 80026ac:	08003738 	.word	0x08003738
 80026b0:	08003738 	.word	0x08003738
 80026b4:	0800373c 	.word	0x0800373c

080026b8 <_init>:
 80026b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ba:	bf00      	nop
 80026bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026be:	bc08      	pop	{r3}
 80026c0:	469e      	mov	lr, r3
 80026c2:	4770      	bx	lr

080026c4 <_fini>:
 80026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c6:	bf00      	nop
 80026c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ca:	bc08      	pop	{r3}
 80026cc:	469e      	mov	lr, r3
 80026ce:	4770      	bx	lr
