/home/etudiants/master1/adrien.failler/FPGA/tp3/tp3/solution1/csynth.tcl:16:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=detectCoul_XLX_SEP_ PragmaOptions=name=detectCoul_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=detectCoul
        ^
/home/etudiants/master1/adrien.failler/FPGA/tp3/tp3/solution1/directives.tcl:7:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=detectCoul_XLX_SEP_ PragmaOptions=name=detectCoul_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=detectCoul
        ^
2 warnings generated.
