/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*********************************************************************
* file: cslr_vps_hd_venc_a.h
*
* Brief: This file contains the Register Description for vps_hd_venc_a
*
*********************************************************************/
#ifndef _CSLR_VPS_HD_VENC_A_H_
#define _CSLR_VPS_HD_VENC_A_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 CFG0;
    volatile Uint32 CFG1;
    volatile Uint32 CFG2;
    volatile Uint32 CFG3;
    volatile Uint32 CFG4;
    volatile Uint32 CFG5;
    volatile Uint32 CFG6;
    volatile Uint32 CFG7;
    volatile Uint32 CFG8;
    volatile Uint32 CFG9;
    volatile Uint32 CFG10;
    volatile Uint32 CFG11;
    volatile Uint32 CFG12;
    volatile Uint32 CFG13;
    volatile Uint32 CFG14;
    volatile Uint32 CFG15;
    volatile Uint32 CFG16;
    volatile Uint32 CFG17;
    volatile Uint32 CFG18;
    volatile Uint32 CFG19;
    volatile Uint32 CFG20;
    volatile Uint32 CFG21;
    volatile Uint32 CFG22;
    volatile Uint32 CFG23;
    volatile Uint32 CFG24;
    volatile Uint32 CFG25;
} CSL_Vps_hd_venc_aRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Vps_hd_venc_aRegs      *CSL_VpsHdVencaRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* cfg0 */

#define CSL_VPS_HD_VENC_A_CFG0_BYPS_2X_MASK (0x00000010u)
#define CSL_VPS_HD_VENC_A_CFG0_BYPS_2X_SHIFT (0x00000004u)

#define CSL_VPS_HD_VENC_A_CFG0_BYPS_CS_MASK (0x00000020u)
#define CSL_VPS_HD_VENC_A_CFG0_BYPS_CS_SHIFT (0x00000005u)

#define CSL_VPS_HD_VENC_A_CFG0_BYPS_GC_MASK (0x00002000u)
#define CSL_VPS_HD_VENC_A_CFG0_BYPS_GC_SHIFT (0x0000000Du)

#define CSL_VPS_HD_VENC_A_CFG0_CMV_MASK  (0x80000000u)
#define CSL_VPS_HD_VENC_A_CFG0_CMV_SHIFT (0x0000001Fu)

#define CSL_VPS_HD_VENC_A_CFG0_DAC_RF0_MASK (0x00080000u)
#define CSL_VPS_HD_VENC_A_CFG0_DAC_RF0_SHIFT (0x00000013u)

#define CSL_VPS_HD_VENC_A_CFG0_DAC_RF1_MASK (0x00100000u)
#define CSL_VPS_HD_VENC_A_CFG0_DAC_RF1_SHIFT (0x00000014u)

#define CSL_VPS_HD_VENC_A_CFG0_DM_SEL_MASK (0x00000007u)
#define CSL_VPS_HD_VENC_A_CFG0_DM_SEL_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG0_DVO_CS_MASK (0x00001800u)
#define CSL_VPS_HD_VENC_A_CFG0_DVO_CS_SHIFT (0x0000000Bu)

#define CSL_VPS_HD_VENC_A_CFG0_DVO_FMT_MASK (0x00070000u)
#define CSL_VPS_HD_VENC_A_CFG0_DVO_FMT_SHIFT (0x00000010u)

#define CSL_VPS_HD_VENC_A_CFG0_DVO_OFF_MASK (0x08000000u)
#define CSL_VPS_HD_VENC_A_CFG0_DVO_OFF_SHIFT (0x0000001Bu)

#define CSL_VPS_HD_VENC_A_CFG0_HF_LINE_MASK (0x10000000u)
#define CSL_VPS_HD_VENC_A_CFG0_HF_LINE_SHIFT (0x0000001Cu)

#define CSL_VPS_HD_VENC_A_CFG0_INVT_MASK (0x00000400u)
#define CSL_VPS_HD_VENC_A_CFG0_INVT_SHIFT (0x0000000Au)

#define CSL_VPS_HD_VENC_A_CFG0_IVT_FID_MASK (0x00200000u)
#define CSL_VPS_HD_VENC_A_CFG0_IVT_FID_SHIFT (0x00000015u)

#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_A_MASK (0x02000000u)
#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_A_SHIFT (0x00000019u)

#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_F_MASK (0x00400000u)
#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_F_SHIFT (0x00000016u)

#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_H_MASK (0x01000000u)
#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_H_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_V_MASK (0x00800000u)
#define CSL_VPS_HD_VENC_A_CFG0_I_DVO_V_SHIFT (0x00000017u)

#define CSL_VPS_HD_VENC_A_CFG0_I_PN_MASK (0x00000008u)
#define CSL_VPS_HD_VENC_A_CFG0_I_PN_SHIFT (0x00000003u)

#define CSL_VPS_HD_VENC_A_CFG0_JED_MASK  (0x20000000u)
#define CSL_VPS_HD_VENC_A_CFG0_JED_SHIFT (0x0000001Du)

#define CSL_VPS_HD_VENC_A_CFG0_PWD_0_MASK (0x00000080u)
#define CSL_VPS_HD_VENC_A_CFG0_PWD_0_SHIFT (0x00000007u)

#define CSL_VPS_HD_VENC_A_CFG0_PWD_1_MASK (0x00000100u)
#define CSL_VPS_HD_VENC_A_CFG0_PWD_1_SHIFT (0x00000008u)

#define CSL_VPS_HD_VENC_A_CFG0_PWD_2_MASK (0x00000200u)
#define CSL_VPS_HD_VENC_A_CFG0_PWD_2_SHIFT (0x00000009u)

#define CSL_VPS_HD_VENC_A_CFG0_RD_MEM_MASK (0x00004000u)
#define CSL_VPS_HD_VENC_A_CFG0_RD_MEM_SHIFT (0x0000000Eu)

#define CSL_VPS_HD_VENC_A_CFG0_START_MASK (0x40000000u)
#define CSL_VPS_HD_VENC_A_CFG0_START_SHIFT (0x0000001Eu)

#define CSL_VPS_HD_VENC_A_CFG0_STEST_MASK (0x00008000u)
#define CSL_VPS_HD_VENC_A_CFG0_STEST_SHIFT (0x0000000Fu)

#define CSL_VPS_HD_VENC_A_CFG0_S_422_MASK (0x04000000u)
#define CSL_VPS_HD_VENC_A_CFG0_S_422_SHIFT (0x0000001Au)

#define CSL_VPS_HD_VENC_A_CFG0_Y_RGBN_MASK (0x00000040u)
#define CSL_VPS_HD_VENC_A_CFG0_Y_RGBN_SHIFT (0x00000006u)


/* cfg1 */

#define CSL_VPS_HD_VENC_A_CFG1_A0_MASK   (0x00001FFFu)
#define CSL_VPS_HD_VENC_A_CFG1_A0_SHIFT  (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG1_B0_MASK   (0x1FFF0000u)
#define CSL_VPS_HD_VENC_A_CFG1_B0_SHIFT  (0x00000010u)


/* cfg2 */

#define CSL_VPS_HD_VENC_A_CFG2_A1_MASK   (0x1FFF0000u)
#define CSL_VPS_HD_VENC_A_CFG2_A1_SHIFT  (0x00000010u)

#define CSL_VPS_HD_VENC_A_CFG2_C0_MASK   (0x00001FFFu)
#define CSL_VPS_HD_VENC_A_CFG2_C0_SHIFT  (0x00000000u)


/* cfg3 */

#define CSL_VPS_HD_VENC_A_CFG3_B1_MASK   (0x00001FFFu)
#define CSL_VPS_HD_VENC_A_CFG3_B1_SHIFT  (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG3_C1_MASK   (0x1FFF0000u)
#define CSL_VPS_HD_VENC_A_CFG3_C1_SHIFT  (0x00000010u)


/* cfg4 */

#define CSL_VPS_HD_VENC_A_CFG4_A2_MASK   (0x00001FFFu)
#define CSL_VPS_HD_VENC_A_CFG4_A2_SHIFT  (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG4_B2_MASK   (0x1FFF0000u)
#define CSL_VPS_HD_VENC_A_CFG4_B2_SHIFT  (0x00000010u)


/* cfg5 */

#define CSL_VPS_HD_VENC_A_CFG5_C2_MASK   (0x00001FFFu)
#define CSL_VPS_HD_VENC_A_CFG5_C2_SHIFT  (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG5_D0_MASK   (0x0FFF0000u)
#define CSL_VPS_HD_VENC_A_CFG5_D0_SHIFT  (0x00000010u)

#define CSL_VPS_HD_VENC_A_CFG5_MV_PK_HI2_MASK (0x30000000u)
#define CSL_VPS_HD_VENC_A_CFG5_MV_PK_HI2_SHIFT (0x0000001Cu)


/* cfg6 */

#define CSL_VPS_HD_VENC_A_CFG6_D1_MASK   (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG6_D1_SHIFT  (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG6_D2_MASK   (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG6_D2_SHIFT  (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG6_MV_PK_LOW8_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG6_MV_PK_LOW8_SHIFT (0x00000018u)


/* cfg7 */

#define CSL_VPS_HD_VENC_A_CFG7_BL_0_MASK (0xFFF00000u)
#define CSL_VPS_HD_VENC_A_CFG7_BL_0_SHIFT (0x00000014u)

#define CSL_VPS_HD_VENC_A_CFG7_SCALE0_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG7_SCALE0_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG7_SHIFT0_MASK (0x000FF000u)
#define CSL_VPS_HD_VENC_A_CFG7_SHIFT0_SHIFT (0x0000000Cu)


/* cfg8 */

#define CSL_VPS_HD_VENC_A_CFG8_BL_1_MASK (0xFFF00000u)
#define CSL_VPS_HD_VENC_A_CFG8_BL_1_SHIFT (0x00000014u)

#define CSL_VPS_HD_VENC_A_CFG8_SCALE1_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG8_SCALE1_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG8_SHIFT1_MASK (0x000FF000u)
#define CSL_VPS_HD_VENC_A_CFG8_SHIFT1_SHIFT (0x0000000Cu)


/* cfg9 */

#define CSL_VPS_HD_VENC_A_CFG9_BL_2_MASK (0xFFF00000u)
#define CSL_VPS_HD_VENC_A_CFG9_BL_2_SHIFT (0x00000014u)

#define CSL_VPS_HD_VENC_A_CFG9_SCALE2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG9_SCALE2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG9_SHIFT2_MASK (0x000FF000u)
#define CSL_VPS_HD_VENC_A_CFG9_SHIFT2_SHIFT (0x0000000Cu)


/* cfg10 */

#define CSL_VPS_HD_VENC_A_CFG10_CLAMP_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG10_CLAMP_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG10_LINES_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG10_LINES_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG10_PIXELS_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG10_PIXELS_SHIFT (0x00000000u)


/* cfg11 */

#define CSL_VPS_HD_VENC_A_CFG11_EQ_WTH_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG11_EQ_WTH_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG11_V_BLA1_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG11_V_BLA1_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG11_V_BLA2_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG11_V_BLA2_SHIFT (0x0000000Cu)


/* cfg12 */

#define CSL_VPS_HD_VENC_A_CFG12_ACT_PIX_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG12_ACT_PIX_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG12_HS_WTH_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG12_HS_WTH_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG12_H_BLANK_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG12_H_BLANK_SHIFT (0x00000000u)


/* cfg13 */

#define CSL_VPS_HD_VENC_A_CFG13_CBCR_S2_MASK (0x0F000000u)
#define CSL_VPS_HD_VENC_A_CFG13_CBCR_S2_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG13_DELAY_VENC_MASK (0xF0000000u)
#define CSL_VPS_HD_VENC_A_CFG13_DELAY_VENC_SHIFT (0x0000001Cu)

#define CSL_VPS_HD_VENC_A_CFG13_END_F1_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG13_END_F1_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG13_OSD_HBI_ST_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG13_OSD_HBI_ST_SHIFT (0x0000000Cu)


/* cfg14 */

#define CSL_VPS_HD_VENC_A_CFG14_CBCR_S1_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG14_CBCR_S1_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG14_SYNC_H_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG14_SYNC_H_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG14_SYNC_L_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG14_SYNC_L_SHIFT (0x0000000Cu)


/* cfg15 */

#define CSL_VPS_HD_VENC_A_CFG15_DVO_AVD_HW_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG15_DVO_AVD_HW_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG15_DVO_AVST_H_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG15_DVO_AVST_H_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG15_DVO_HS_WD_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG15_DVO_HS_WD_SHIFT (0x00000018u)


/* cfg16 */

#define CSL_VPS_HD_VENC_A_CFG16_BP_PK_L_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG16_BP_PK_L_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG16_DVO_AVST_V1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG16_DVO_AVST_V1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG16_DVO_HS_ST_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG16_DVO_HS_ST_SHIFT (0x00000000u)


/* cfg17 */

#define CSL_VPS_HD_VENC_A_CFG17_BP_PK_H_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG17_BP_PK_H_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG17_DVO_AVD_VW1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG17_DVO_AVD_VW1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG17_DVO_AVST_V2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG17_DVO_AVST_V2_SHIFT (0x00000000u)


/* cfg18 */

#define CSL_VPS_HD_VENC_A_CFG18_DVO_AVD_VW2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG18_DVO_AVD_VW2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG18_DVO_VS_ST1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG18_DVO_VS_ST1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG18_DVO_VS_WD1_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG18_DVO_VS_WD1_SHIFT (0x00000018u)


/* cfg19 */

#define CSL_VPS_HD_VENC_A_CFG19_DVO_FID_ST1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG19_DVO_FID_ST1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG19_DVO_VS_ST2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG19_DVO_VS_ST2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG19_DVO_VS_WD2_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG19_DVO_VS_WD2_SHIFT (0x00000018u)


/* cfg20 */

#define CSL_VPS_HD_VENC_A_CFG20_DELAY_VENC_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG20_DELAY_VENC_SHIFT (0x00000018u)

#define CSL_VPS_HD_VENC_A_CFG20_DVO_FID_ST2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG20_DVO_FID_ST2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG20_OSD_FID_ST2_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG20_OSD_FID_ST2_SHIFT (0x0000000Cu)


/* cfg21 */

#define CSL_VPS_HD_VENC_A_CFG21_OSD_AVD_HW_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG21_OSD_AVD_HW_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG21_OSD_AVST_H_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG21_OSD_AVST_H_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG21_OSD_HS_WD_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG21_OSD_HS_WD_SHIFT (0x00000018u)


/* cfg22 */

#define CSL_VPS_HD_VENC_A_CFG22_OSD_AVST_V1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG22_OSD_AVST_V1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG22_OSD_HS_ST_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG22_OSD_HS_ST_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG22_P_100MV_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG22_P_100MV_SHIFT (0x00000018u)


/* cfg23 */

#define CSL_VPS_HD_VENC_A_CFG23_OSD_AVD_VW1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG23_OSD_AVD_VW1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG23_OSD_AVST_V2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG23_OSD_AVST_V2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG23_P_450MV_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG23_P_450MV_SHIFT (0x00000018u)


/* cfg24 */

#define CSL_VPS_HD_VENC_A_CFG24_OSD_AVD_VW2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG24_OSD_AVD_VW2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG24_OSD_VS_ST1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG24_OSD_VS_ST1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG24_OSD_VS_WD1_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG24_OSD_VS_WD1_SHIFT (0x00000018u)


/* cfg25 */

#define CSL_VPS_HD_VENC_A_CFG25_OSD_FID_ST1_MASK (0x00FFF000u)
#define CSL_VPS_HD_VENC_A_CFG25_OSD_FID_ST1_SHIFT (0x0000000Cu)

#define CSL_VPS_HD_VENC_A_CFG25_OSD_VS_ST2_MASK (0x00000FFFu)
#define CSL_VPS_HD_VENC_A_CFG25_OSD_VS_ST2_SHIFT (0x00000000u)

#define CSL_VPS_HD_VENC_A_CFG25_OSD_VS_WD2_MASK (0xFF000000u)
#define CSL_VPS_HD_VENC_A_CFG25_OSD_VS_WD2_SHIFT (0x00000018u)


#endif
