// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_1_1_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_1_1_x135_dout,
        fifo_A_PE_1_1_x135_empty_n,
        fifo_A_PE_1_1_x135_read,
        fifo_A_PE_1_2_x136_din,
        fifo_A_PE_1_2_x136_full_n,
        fifo_A_PE_1_2_x136_write,
        fifo_B_PE_1_1_x167_dout,
        fifo_B_PE_1_1_x167_empty_n,
        fifo_B_PE_1_1_x167_read,
        fifo_B_PE_2_1_x168_din,
        fifo_B_PE_2_1_x168_full_n,
        fifo_B_PE_2_1_x168_write,
        fifo_C_PE_1_1_x1107_dout,
        fifo_C_PE_1_1_x1107_empty_n,
        fifo_C_PE_1_1_x1107_read,
        fifo_C_PE_2_1_x1108_din,
        fifo_C_PE_2_1_x1108_full_n,
        fifo_C_PE_2_1_x1108_write,
        fifo_D_drain_PE_1_1_x1146_din,
        fifo_D_drain_PE_1_1_x1146_full_n,
        fifo_D_drain_PE_1_1_x1146_write
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_1_1_x135_dout;
input   fifo_A_PE_1_1_x135_empty_n;
output   fifo_A_PE_1_1_x135_read;
output  [255:0] fifo_A_PE_1_2_x136_din;
input   fifo_A_PE_1_2_x136_full_n;
output   fifo_A_PE_1_2_x136_write;
input  [31:0] fifo_B_PE_1_1_x167_dout;
input   fifo_B_PE_1_1_x167_empty_n;
output   fifo_B_PE_1_1_x167_read;
output  [31:0] fifo_B_PE_2_1_x168_din;
input   fifo_B_PE_2_1_x168_full_n;
output   fifo_B_PE_2_1_x168_write;
input  [255:0] fifo_C_PE_1_1_x1107_dout;
input   fifo_C_PE_1_1_x1107_empty_n;
output   fifo_C_PE_1_1_x1107_read;
output  [255:0] fifo_C_PE_2_1_x1108_din;
input   fifo_C_PE_2_1_x1108_full_n;
output   fifo_C_PE_2_1_x1108_write;
output  [31:0] fifo_D_drain_PE_1_1_x1146_din;
input   fifo_D_drain_PE_1_1_x1146_full_n;
output   fifo_D_drain_PE_1_1_x1146_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_1_1_x135_read;
reg fifo_A_PE_1_2_x136_write;
reg fifo_B_PE_1_1_x167_read;
reg fifo_B_PE_2_1_x168_write;
reg fifo_C_PE_1_1_x1107_read;
reg fifo_C_PE_2_1_x1108_write;
reg fifo_D_drain_PE_1_1_x1146_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_1_1_x135_blk_n;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln890_395_fu_705_p2;
reg    fifo_A_PE_1_2_x136_blk_n;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln890_396_fu_956_p2;
reg    fifo_B_PE_1_1_x167_blk_n;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln878_fu_717_p2;
reg    fifo_B_PE_2_1_x168_blk_n;
reg    fifo_C_PE_1_1_x1107_blk_n;
reg    fifo_C_PE_2_1_x1108_blk_n;
reg    fifo_D_drain_PE_1_1_x1146_blk_n;
reg   [0:0] brmerge906_reg_1479;
wire   [31:0] grp_fu_513_p2;
reg   [31:0] reg_517;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state24;
wire   [2:0] add_ln691_fu_523_p2;
reg   [2:0] add_ln691_reg_1408;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_489_fu_535_p2;
reg   [2:0] add_ln691_489_reg_1416;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln691_487_fu_547_p2;
reg   [3:0] add_ln691_487_reg_1424;
wire    ap_CS_fsm_state4;
wire   [6:0] zext_ln890_fu_553_p1;
reg   [6:0] zext_ln890_reg_1429;
wire   [4:0] add_ln691_488_fu_563_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] c2_V_45_fu_597_p2;
reg   [7:0] c2_V_45_reg_1445;
wire    ap_CS_fsm_state6;
wire   [0:0] cmp_i_i279_not_fu_609_p2;
reg   [0:0] cmp_i_i279_not_reg_1453;
wire   [0:0] icmp_ln20154_fu_603_p2;
wire   [1:0] add_ln691_491_fu_615_p2;
reg   [1:0] add_ln691_491_reg_1458;
wire    ap_CS_fsm_state7;
wire   [0:0] cmp_i_i273_not_fu_627_p2;
reg   [0:0] cmp_i_i273_not_reg_1466;
wire   [0:0] icmp_ln890_392_fu_621_p2;
wire   [5:0] add_ln691_492_fu_633_p2;
reg   [5:0] add_ln691_492_reg_1471;
wire    ap_CS_fsm_state8;
wire   [0:0] brmerge906_fu_656_p2;
wire   [0:0] icmp_ln890_393_fu_639_p2;
wire   [3:0] add_ln691_493_fu_661_p2;
reg   [3:0] add_ln691_493_reg_1483;
wire    ap_CS_fsm_state9;
wire   [6:0] zext_ln890_45_fu_667_p1;
reg   [6:0] zext_ln890_45_reg_1488;
wire   [4:0] add_ln691_497_fu_677_p2;
reg   [4:0] add_ln691_497_reg_1496;
reg    ap_block_state10;
reg   [6:0] local_D_addr_45_reg_1501;
wire   [3:0] add_ln691_494_fu_711_p2;
reg   [3:0] add_ln691_494_reg_1514;
reg    ap_block_state11;
reg   [31:0] fifo_B_PE_1_1_x167_read_reg_1525;
wire   [255:0] zext_ln1497_fu_825_p1;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_495_fu_829_p2;
reg   [3:0] add_ln691_495_reg_1541;
wire    ap_CS_fsm_state13;
wire   [255:0] zext_ln1497_45_fu_943_p1;
wire    ap_CS_fsm_state14;
wire   [31:0] tmp_248_fu_947_p1;
reg   [31:0] tmp_248_reg_1557;
wire    ap_CS_fsm_state15;
wire   [31:0] local_D_q0;
wire   [3:0] add_ln691_496_fu_950_p2;
reg   [3:0] add_ln691_496_reg_1567;
reg    ap_predicate_op273_write_state16;
reg    ap_block_state16;
wire   [2:0] trunc_ln20194_fu_986_p1;
reg   [2:0] trunc_ln20194_reg_1575;
wire   [31:0] tmp_s_fu_990_p10;
reg   [31:0] tmp_s_reg_1580;
wire   [31:0] tmp_35_fu_1195_p10;
reg   [31:0] tmp_35_reg_1585;
wire   [31:0] grp_fu_508_p2;
wire    ap_CS_fsm_state31;
reg   [6:0] local_D_address0;
reg    local_D_ce0;
reg    local_D_we0;
reg   [31:0] local_D_d0;
reg   [2:0] c0_V_reg_345;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_389_fu_541_p2;
reg   [2:0] c1_V_reg_356;
wire   [0:0] icmp_ln890_fu_529_p2;
reg   [3:0] c6_V_reg_367;
wire   [0:0] icmp_ln890_391_fu_591_p2;
reg   [4:0] c7_V_reg_378;
wire   [0:0] icmp_ln890_390_fu_557_p2;
reg   [7:0] c2_V_reg_389;
reg   [1:0] c5_V_reg_400;
reg   [5:0] c6_V_45_reg_411;
wire   [0:0] icmp_ln890_394_fu_671_p2;
reg   [3:0] c7_V_45_reg_422;
reg   [4:0] c8_V_reg_433;
reg   [3:0] n_V_reg_444;
reg   [255:0] p_Val2_s_reg_455;
reg   [3:0] n_V_45_reg_465;
reg   [255:0] p_Val2_45_reg_476;
reg   [3:0] c9_V_reg_486;
reg   [31:0] empty_2374_reg_497;
wire   [63:0] zext_ln20151_fu_586_p1;
wire   [63:0] p_cast_fu_700_p1;
reg   [31:0] u7240_fu_148;
wire   [31:0] local_C_0_0_fu_845_p1;
wire   [0:0] icmp_ln878_45_fu_835_p2;
wire   [2:0] trunc_ln20188_fu_849_p1;
reg   [31:0] u6_fu_152;
reg   [31:0] u5_fu_156;
reg   [31:0] u4_fu_160;
reg   [31:0] u3_fu_164;
reg   [31:0] u2_fu_168;
reg   [31:0] u1_fu_172;
reg   [31:0] u0303_fu_176;
reg   [31:0] u7_fu_180;
wire   [31:0] local_A_0_0_0_fu_727_p1;
wire   [2:0] trunc_ln20174_fu_731_p1;
reg   [31:0] u6_45_fu_184;
reg   [31:0] u5_45_fu_188;
reg   [31:0] u4_45_fu_192;
reg   [31:0] u3_45_fu_196;
reg   [31:0] u2_45_fu_200;
reg   [31:0] u1_45_fu_204;
reg   [31:0] u0_fu_208;
reg   [31:0] local_A_0_0_7_fu_212;
reg   [31:0] local_A_0_0_7_310_fu_216;
reg   [31:0] local_A_0_0_7_311_fu_220;
reg   [31:0] local_A_0_0_7_312_fu_224;
reg   [31:0] local_A_0_0_7_313_fu_228;
reg   [31:0] local_A_0_0_7_314_fu_232;
reg   [31:0] local_A_0_0_7_315_fu_236;
reg   [31:0] local_A_0_0_7_08_fu_240;
reg   [31:0] local_C_0_7_fu_244;
reg   [31:0] local_C_0_7_311_fu_248;
reg   [31:0] local_C_0_7_312_fu_252;
reg   [31:0] local_C_0_7_313_fu_256;
reg   [31:0] local_C_0_7_314_fu_260;
reg   [31:0] local_C_0_7_315_fu_264;
reg   [31:0] local_C_0_7_316_fu_268;
reg   [31:0] local_C_0_7_016_fu_272;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_513_p0;
reg   [31:0] grp_fu_513_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
wire   [3:0] trunc_ln20151_fu_569_p1;
wire   [6:0] tmp_241_cast_fu_573_p3;
wire   [6:0] add_ln20151_fu_581_p2;
wire   [0:0] cmp_i_i_not_fu_645_p2;
wire   [0:0] tmp_fu_651_p2;
wire   [3:0] empty_fu_683_p1;
wire   [6:0] tmp_242_cast_fu_687_p3;
wire   [6:0] empty_2373_fu_695_p2;
wire   [31:0] u_fu_723_p1;
wire   [223:0] r_fu_815_p4;
wire   [31:0] u_45_fu_841_p1;
wire   [223:0] r_45_fu_933_p4;
wire   [2:0] tmp_s_fu_990_p9;
wire   [31:0] v1_V_fu_1065_p1;
wire   [31:0] v2_V_1118_fu_1069_p1;
wire   [31:0] v2_V_1117_fu_1073_p1;
wire   [31:0] v2_V_1116_fu_1077_p1;
wire   [31:0] v2_V_1115_fu_1081_p1;
wire   [31:0] v2_V_1114_fu_1085_p1;
wire   [31:0] v2_V_1113_fu_1089_p1;
wire   [31:0] v2_V_fu_1093_p1;
wire   [31:0] v1_V_45_fu_1118_p1;
wire   [31:0] v2_V_1125_fu_1122_p1;
wire   [31:0] v2_V_1124_fu_1126_p1;
wire   [31:0] v2_V_1123_fu_1130_p1;
wire   [31:0] v2_V_1122_fu_1134_p1;
wire   [31:0] v2_V_1121_fu_1138_p1;
wire   [31:0] v2_V_1120_fu_1142_p1;
wire   [31:0] v2_V_1119_fu_1146_p1;
reg   [30:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
end

top_PE_wrapper_0_0_x0_local_D #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_address0),
    .ce0(local_D_ce0),
    .we0(local_D_we0),
    .d0(local_D_d0),
    .q0(local_D_q0)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1008(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_2374_reg_497),
    .din1(reg_517),
    .ce(1'b1),
    .dout(grp_fu_508_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1009(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_513_p0),
    .din1(grp_fu_513_p1),
    .ce(1'b1),
    .dout(grp_fu_513_p2)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1010(
    .din0(local_A_0_0_7_fu_212),
    .din1(local_A_0_0_7_310_fu_216),
    .din2(local_A_0_0_7_311_fu_220),
    .din3(local_A_0_0_7_312_fu_224),
    .din4(local_A_0_0_7_313_fu_228),
    .din5(local_A_0_0_7_314_fu_232),
    .din6(local_A_0_0_7_315_fu_236),
    .din7(local_A_0_0_7_08_fu_240),
    .din8(tmp_s_fu_990_p9),
    .dout(tmp_s_fu_990_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1011(
    .din0(local_C_0_7_fu_244),
    .din1(local_C_0_7_311_fu_248),
    .din2(local_C_0_7_312_fu_252),
    .din3(local_C_0_7_313_fu_256),
    .din4(local_C_0_7_314_fu_260),
    .din5(local_C_0_7_315_fu_264),
    .din6(local_C_0_7_316_fu_268),
    .din7(local_C_0_7_016_fu_272),
    .din8(trunc_ln20194_reg_1575),
    .dout(tmp_35_fu_1195_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_389_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_345 <= add_ln691_reg_1408;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_345 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20154_fu_603_p2 == 1'd1))) begin
        c1_V_reg_356 <= add_ln691_489_reg_1416;
    end else if (((icmp_ln890_fu_529_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_356 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_390_fu_557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c2_V_reg_389 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_392_fu_621_p2 == 1'd1))) begin
        c2_V_reg_389 <= c2_V_45_reg_1445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_393_fu_639_p2 == 1'd1))) begin
        c5_V_reg_400 <= add_ln691_491_reg_1458;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20154_fu_603_p2 == 1'd0))) begin
        c5_V_reg_400 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_394_fu_671_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_45_reg_411 <= add_ln691_492_reg_1471;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_392_fu_621_p2 == 1'd0))) begin
        c6_V_45_reg_411 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_389_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c6_V_reg_367 <= 4'd0;
    end else if (((icmp_ln890_391_fu_591_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c6_V_reg_367 <= add_ln691_487_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_45_reg_422 <= add_ln691_493_reg_1483;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_393_fu_639_p2 == 1'd0))) begin
        c7_V_45_reg_422 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_390_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c7_V_reg_378 <= 5'd0;
    end else if (((icmp_ln890_391_fu_591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_378 <= add_ln691_488_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c8_V_reg_433 <= add_ln691_497_reg_1496;
    end else if (((icmp_ln890_394_fu_671_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c8_V_reg_433 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c9_V_reg_486 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c9_V_reg_486 <= add_ln691_496_reg_1567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_2374_reg_497 <= local_D_q0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        empty_2374_reg_497 <= grp_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        n_V_45_reg_465 <= add_ln691_495_reg_1541;
    end else if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        n_V_45_reg_465 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        n_V_reg_444 <= add_ln691_494_reg_1514;
    end else if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        n_V_reg_444 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_Val2_45_reg_476 <= zext_ln1497_45_fu_943_p1;
    end else if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        p_Val2_45_reg_476 <= fifo_C_PE_1_1_x1107_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_s_reg_455 <= zext_ln1497_fu_825_p1;
    end else if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_s_reg_455 <= fifo_A_PE_1_1_x135_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_487_reg_1424 <= add_ln691_487_fu_547_p2;
        zext_ln890_reg_1429[3 : 0] <= zext_ln890_fu_553_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_489_reg_1416 <= add_ln691_489_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_491_reg_1458 <= add_ln691_491_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_492_reg_1471 <= add_ln691_492_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_493_reg_1483 <= add_ln691_493_fu_661_p2;
        zext_ln890_45_reg_1488[3 : 0] <= zext_ln890_45_fu_667_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln691_494_reg_1514 <= add_ln691_494_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_495_reg_1541 <= add_ln691_495_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_496_reg_1567 <= add_ln691_496_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln691_497_reg_1496 <= add_ln691_497_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1408 <= add_ln691_fu_523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_393_fu_639_p2 == 1'd0))) begin
        brmerge906_reg_1479 <= brmerge906_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c2_V_45_reg_1445 <= c2_V_45_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_392_fu_621_p2 == 1'd0))) begin
        cmp_i_i273_not_reg_1466 <= cmp_i_i273_not_fu_627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20154_fu_603_p2 == 1'd0))) begin
        cmp_i_i279_not_reg_1453 <= cmp_i_i279_not_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        fifo_B_PE_1_1_x167_read_reg_1525 <= fifo_B_PE_1_1_x167_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_08_fu_240 <= local_A_0_0_0_fu_727_p1;
        u7_fu_180 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_310_fu_216 <= local_A_0_0_0_fu_727_p1;
        u1_45_fu_204 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_311_fu_220 <= local_A_0_0_0_fu_727_p1;
        u2_45_fu_200 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_312_fu_224 <= local_A_0_0_0_fu_727_p1;
        u3_45_fu_196 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_313_fu_228 <= local_A_0_0_0_fu_727_p1;
        u4_45_fu_192 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_314_fu_232 <= local_A_0_0_0_fu_727_p1;
        u5_45_fu_188 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_315_fu_236 <= local_A_0_0_0_fu_727_p1;
        u6_45_fu_184 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (trunc_ln20174_fu_731_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
        local_A_0_0_7_fu_212 <= local_A_0_0_0_fu_727_p1;
        u0_fu_208 <= local_A_0_0_0_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd7) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_016_fu_272 <= local_C_0_0_fu_845_p1;
        u7240_fu_148 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd1) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_311_fu_248 <= local_C_0_0_fu_845_p1;
        u1_fu_172 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd2) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_312_fu_252 <= local_C_0_0_fu_845_p1;
        u2_fu_168 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd3) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_313_fu_256 <= local_C_0_0_fu_845_p1;
        u3_fu_164 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd4) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_314_fu_260 <= local_C_0_0_fu_845_p1;
        u4_fu_160 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd5) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_315_fu_264 <= local_C_0_0_fu_845_p1;
        u5_fu_156 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd6) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_316_fu_268 <= local_C_0_0_fu_845_p1;
        u6_fu_152 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln20188_fu_849_p1 == 3'd0) & (icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_C_0_7_fu_244 <= local_C_0_0_fu_845_p1;
        u0303_fu_176 <= local_C_0_0_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        local_D_addr_45_reg_1501 <= p_cast_fu_700_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_517 <= grp_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_248_reg_1557 <= tmp_248_fu_947_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_35_reg_1585 <= tmp_35_fu_1195_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_396_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_s_reg_1580 <= tmp_s_fu_990_p10;
        trunc_ln20194_reg_1575 <= trunc_ln20194_fu_986_p1;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_395_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifo_A_PE_1_1_x135_blk_n = fifo_A_PE_1_1_x135_empty_n;
    end else begin
        fifo_A_PE_1_1_x135_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifo_A_PE_1_1_x135_read = 1'b1;
    end else begin
        fifo_A_PE_1_1_x135_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_A_PE_1_2_x136_blk_n = fifo_A_PE_1_2_x136_full_n;
    end else begin
        fifo_A_PE_1_2_x136_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_A_PE_1_2_x136_write = 1'b1;
    end else begin
        fifo_A_PE_1_2_x136_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        fifo_B_PE_1_1_x167_blk_n = fifo_B_PE_1_1_x167_empty_n;
    end else begin
        fifo_B_PE_1_1_x167_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        fifo_B_PE_1_1_x167_read = 1'b1;
    end else begin
        fifo_B_PE_1_1_x167_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_B_PE_2_1_x168_blk_n = fifo_B_PE_2_1_x168_full_n;
    end else begin
        fifo_B_PE_2_1_x168_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_B_PE_2_1_x168_write = 1'b1;
    end else begin
        fifo_B_PE_2_1_x168_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        fifo_C_PE_1_1_x1107_blk_n = fifo_C_PE_1_1_x1107_empty_n;
    end else begin
        fifo_C_PE_1_1_x1107_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
        fifo_C_PE_1_1_x1107_read = 1'b1;
    end else begin
        fifo_C_PE_1_1_x1107_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_C_PE_2_1_x1108_blk_n = fifo_C_PE_2_1_x1108_full_n;
    end else begin
        fifo_C_PE_2_1_x1108_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_C_PE_2_1_x1108_write = 1'b1;
    end else begin
        fifo_C_PE_2_1_x1108_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (brmerge906_reg_1479 == 1'd0))) begin
        fifo_D_drain_PE_1_1_x1146_blk_n = fifo_D_drain_PE_1_1_x1146_full_n;
    end else begin
        fifo_D_drain_PE_1_1_x1146_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (ap_predicate_op273_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        fifo_D_drain_PE_1_1_x1146_write = 1'b1;
    end else begin
        fifo_D_drain_PE_1_1_x1146_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_513_p0 = reg_517;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_513_p0 = tmp_s_reg_1580;
    end else begin
        grp_fu_513_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_513_p1 = tmp_35_reg_1585;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_513_p1 = tmp_248_reg_1557;
    end else begin
        grp_fu_513_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13))) begin
        local_D_address0 = local_D_addr_45_reg_1501;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_address0 = zext_ln20151_fu_586_p1;
    end else begin
        local_D_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5) | (~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (1'b1 == ap_CS_fsm_state16)))) begin
        local_D_ce0 = 1'b1;
    end else begin
        local_D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        local_D_d0 = empty_2374_reg_497;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_d0 = 32'd0;
    end else begin
        local_D_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln890_391_fu_591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        local_D_we0 = 1'b1;
    end else begin
        local_D_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_529_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_389_fu_541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_390_fu_557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_391_fu_591_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20154_fu_603_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_392_fu_621_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_393_fu_639_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln890_394_fu_671_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0)) & (icmp_ln890_395_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~(((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_717_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln878_45_fu_835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1))) & (icmp_ln890_396_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20151_fu_581_p2 = (tmp_241_cast_fu_573_p3 + zext_ln890_reg_1429);

assign add_ln691_487_fu_547_p2 = (c6_V_reg_367 + 4'd1);

assign add_ln691_488_fu_563_p2 = (c7_V_reg_378 + 5'd1);

assign add_ln691_489_fu_535_p2 = (c1_V_reg_356 + 3'd1);

assign add_ln691_491_fu_615_p2 = (c5_V_reg_400 + 2'd1);

assign add_ln691_492_fu_633_p2 = (c6_V_45_reg_411 + 6'd1);

assign add_ln691_493_fu_661_p2 = (c7_V_45_reg_422 + 4'd1);

assign add_ln691_494_fu_711_p2 = (n_V_reg_444 + 4'd1);

assign add_ln691_495_fu_829_p2 = (n_V_45_reg_465 + 4'd1);

assign add_ln691_496_fu_950_p2 = (c9_V_reg_486 + 4'd1);

assign add_ln691_497_fu_677_p2 = (c8_V_reg_433 + 5'd1);

assign add_ln691_fu_523_p2 = (c0_V_reg_345 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = ((icmp_ln890_395_fu_705_p2 == 1'd0) & (fifo_A_PE_1_1_x135_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11 = (((fifo_C_PE_1_1_x1107_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)) | ((fifo_B_PE_1_1_x167_empty_n == 1'b0) & (icmp_ln878_fu_717_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state16 = (((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_A_PE_1_2_x136_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_B_PE_2_1_x168_full_n == 1'b0)) | ((icmp_ln890_396_fu_956_p2 == 1'd1) & (fifo_C_PE_2_1_x1108_full_n == 1'b0)) | ((fifo_D_drain_PE_1_1_x1146_full_n == 1'b0) & (ap_predicate_op273_write_state16 == 1'b1)));
end

always @ (*) begin
    ap_predicate_op273_write_state16 = ((icmp_ln890_396_fu_956_p2 == 1'd1) & (brmerge906_reg_1479 == 1'd0));
end

assign brmerge906_fu_656_p2 = (tmp_fu_651_p2 | cmp_i_i279_not_reg_1453);

assign c2_V_45_fu_597_p2 = (c2_V_reg_389 + 8'd1);

assign cmp_i_i273_not_fu_627_p2 = ((c5_V_reg_400 != 2'd1) ? 1'b1 : 1'b0);

assign cmp_i_i279_not_fu_609_p2 = ((c2_V_reg_389 != 8'd127) ? 1'b1 : 1'b0);

assign cmp_i_i_not_fu_645_p2 = ((c6_V_45_reg_411 != 6'd31) ? 1'b1 : 1'b0);

assign empty_2373_fu_695_p2 = (tmp_242_cast_fu_687_p3 + zext_ln890_45_reg_1488);

assign empty_fu_683_p1 = c8_V_reg_433[3:0];

assign fifo_A_PE_1_2_x136_din = {{{{{{{{v1_V_45_fu_1118_p1}, {v2_V_1125_fu_1122_p1}}, {v2_V_1124_fu_1126_p1}}, {v2_V_1123_fu_1130_p1}}, {v2_V_1122_fu_1134_p1}}, {v2_V_1121_fu_1138_p1}}, {v2_V_1120_fu_1142_p1}}, {v2_V_1119_fu_1146_p1}};

assign fifo_B_PE_2_1_x168_din = fifo_B_PE_1_1_x167_read_reg_1525;

assign fifo_C_PE_2_1_x1108_din = {{{{{{{{v1_V_fu_1065_p1}, {v2_V_1118_fu_1069_p1}}, {v2_V_1117_fu_1073_p1}}, {v2_V_1116_fu_1077_p1}}, {v2_V_1115_fu_1081_p1}}, {v2_V_1114_fu_1085_p1}}, {v2_V_1113_fu_1089_p1}}, {v2_V_fu_1093_p1}};

assign fifo_D_drain_PE_1_1_x1146_din = empty_2374_reg_497;

assign icmp_ln20154_fu_603_p2 = ((c2_V_reg_389 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_45_fu_835_p2 = ((n_V_45_reg_465 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_717_p2 = ((n_V_reg_444 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_389_fu_541_p2 = ((c1_V_reg_356 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_390_fu_557_p2 = ((c6_V_reg_367 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_391_fu_591_p2 = ((c7_V_reg_378 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_392_fu_621_p2 = ((c5_V_reg_400 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_393_fu_639_p2 = ((c6_V_45_reg_411 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_394_fu_671_p2 = ((c7_V_45_reg_422 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_395_fu_705_p2 = ((c8_V_reg_433 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_396_fu_956_p2 = ((c9_V_reg_486 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_529_p2 = ((c0_V_reg_345 == 3'd4) ? 1'b1 : 1'b0);

assign local_A_0_0_0_fu_727_p1 = u_fu_723_p1;

assign local_C_0_0_fu_845_p1 = u_45_fu_841_p1;

assign p_cast_fu_700_p1 = empty_2373_fu_695_p2;

assign r_45_fu_933_p4 = {{p_Val2_45_reg_476[255:32]}};

assign r_fu_815_p4 = {{p_Val2_s_reg_455[255:32]}};

assign tmp_241_cast_fu_573_p3 = {{trunc_ln20151_fu_569_p1}, {3'd0}};

assign tmp_242_cast_fu_687_p3 = {{empty_fu_683_p1}, {3'd0}};

assign tmp_248_fu_947_p1 = fifo_B_PE_1_1_x167_read_reg_1525;

assign tmp_fu_651_p2 = (cmp_i_i_not_fu_645_p2 | cmp_i_i273_not_reg_1466);

assign tmp_s_fu_990_p9 = c9_V_reg_486[2:0];

assign trunc_ln20151_fu_569_p1 = c7_V_reg_378[3:0];

assign trunc_ln20174_fu_731_p1 = n_V_reg_444[2:0];

assign trunc_ln20188_fu_849_p1 = n_V_45_reg_465[2:0];

assign trunc_ln20194_fu_986_p1 = c9_V_reg_486[2:0];

assign u_45_fu_841_p1 = p_Val2_45_reg_476[31:0];

assign u_fu_723_p1 = p_Val2_s_reg_455[31:0];

assign v1_V_45_fu_1118_p1 = u7_fu_180;

assign v1_V_fu_1065_p1 = u7240_fu_148;

assign v2_V_1113_fu_1089_p1 = u1_fu_172;

assign v2_V_1114_fu_1085_p1 = u2_fu_168;

assign v2_V_1115_fu_1081_p1 = u3_fu_164;

assign v2_V_1116_fu_1077_p1 = u4_fu_160;

assign v2_V_1117_fu_1073_p1 = u5_fu_156;

assign v2_V_1118_fu_1069_p1 = u6_fu_152;

assign v2_V_1119_fu_1146_p1 = u0_fu_208;

assign v2_V_1120_fu_1142_p1 = u1_45_fu_204;

assign v2_V_1121_fu_1138_p1 = u2_45_fu_200;

assign v2_V_1122_fu_1134_p1 = u3_45_fu_196;

assign v2_V_1123_fu_1130_p1 = u4_45_fu_192;

assign v2_V_1124_fu_1126_p1 = u5_45_fu_188;

assign v2_V_1125_fu_1122_p1 = u6_45_fu_184;

assign v2_V_fu_1093_p1 = u0303_fu_176;

assign zext_ln1497_45_fu_943_p1 = r_45_fu_933_p4;

assign zext_ln1497_fu_825_p1 = r_fu_815_p4;

assign zext_ln20151_fu_586_p1 = add_ln20151_fu_581_p2;

assign zext_ln890_45_fu_667_p1 = c7_V_45_reg_422;

assign zext_ln890_fu_553_p1 = c6_V_reg_367;

always @ (posedge ap_clk) begin
    zext_ln890_reg_1429[6:4] <= 3'b000;
    zext_ln890_45_reg_1488[6:4] <= 3'b000;
end

endmodule //top_PE_wrapper_1_1_x1
