// Seed: 3964595620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      1, id_5 == id_6, ""
  );
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2
    , id_10 = 1,
    output supply0 id_3,
    input uwire id_4
    , id_11,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_12;
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11
  );
endmodule
