
BareMetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000218  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000348  08000350  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000348  08000348  00010350  2**0
                  CONTENTS
  4 .ARM          00000000  08000348  08000348  00010350  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000348  08000350  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000348  08000348  00010348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800034c  0800034c  0001034c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000350  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000350  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010350  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000ec  00000000  00000000  00010379  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000007e  00000000  00000000  00010465  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000048  00000000  00000000  000104e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000030  00000000  00000000  00010530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000f51  00000000  00000000  00010560  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000043e  00000000  00000000  000114b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00003c88  00000000  00000000  000118ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00015577  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  000155f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000330 	.word	0x08000330

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000330 	.word	0x08000330

08000170 <main>:
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)

{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0

	// ------------------------------
   // 1. Configuration clock 72 MHz
    // ------------------------------

	RCC_CR |= (1<<16);           // HSE ON
 8000176:	4b40      	ldr	r3, [pc, #256]	; (8000278 <main+0x108>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	4a3f      	ldr	r2, [pc, #252]	; (8000278 <main+0x108>)
 800017c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000180:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & (1<<17)));  // Waiting for HSE to be ready
 8000182:	bf00      	nop
 8000184:	4b3c      	ldr	r3, [pc, #240]	; (8000278 <main+0x108>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800018c:	2b00      	cmp	r3, #0
 800018e:	d0f9      	beq.n	8000184 <main+0x14>

	FLASH_ACR &= ~0x7;           // Clear wait states
 8000190:	4b3a      	ldr	r3, [pc, #232]	; (800027c <main+0x10c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a39      	ldr	r2, [pc, #228]	; (800027c <main+0x10c>)
 8000196:	f023 0307 	bic.w	r3, r3, #7
 800019a:	6013      	str	r3, [r2, #0]
	FLASH_ACR |= 0x2;            // 2 wait states for 72 MHz
 800019c:	4b37      	ldr	r3, [pc, #220]	; (800027c <main+0x10c>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a36      	ldr	r2, [pc, #216]	; (800027c <main+0x10c>)
 80001a2:	f043 0302 	orr.w	r3, r3, #2
 80001a6:	6013      	str	r3, [r2, #0]

	RCC_CFGR |= (1<<16);         // PLLSRC = HSE
 80001a8:	4b35      	ldr	r3, [pc, #212]	; (8000280 <main+0x110>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a34      	ldr	r2, [pc, #208]	; (8000280 <main+0x110>)
 80001ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001b2:	6013      	str	r3, [r2, #0]
	RCC_CFGR &= ~(0xF << 18);    // Clear PLLMUL
 80001b4:	4b32      	ldr	r3, [pc, #200]	; (8000280 <main+0x110>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a31      	ldr	r2, [pc, #196]	; (8000280 <main+0x110>)
 80001ba:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 80001be:	6013      	str	r3, [r2, #0]
    RCC_CFGR |= (7 << 18);       // PLL x9 → 8*9 = 72 MHz
 80001c0:	4b2f      	ldr	r3, [pc, #188]	; (8000280 <main+0x110>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a2e      	ldr	r2, [pc, #184]	; (8000280 <main+0x110>)
 80001c6:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 80001ca:	6013      	str	r3, [r2, #0]

	RCC_CR |= (1<<24);           // PLL ON
 80001cc:	4b2a      	ldr	r3, [pc, #168]	; (8000278 <main+0x108>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a29      	ldr	r2, [pc, #164]	; (8000278 <main+0x108>)
 80001d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001d6:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & (1<<25)));  // Wait for PLL ready
 80001d8:	bf00      	nop
 80001da:	4b27      	ldr	r3, [pc, #156]	; (8000278 <main+0x108>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d0f9      	beq.n	80001da <main+0x6a>

    RCC_CFGR &= ~0x3;            // clear SW
 80001e6:	4b26      	ldr	r3, [pc, #152]	; (8000280 <main+0x110>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a25      	ldr	r2, [pc, #148]	; (8000280 <main+0x110>)
 80001ec:	f023 0303 	bic.w	r3, r3, #3
 80001f0:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= 0x2;             // SW = 10 → SYSCLK = PLL
 80001f2:	4b23      	ldr	r3, [pc, #140]	; (8000280 <main+0x110>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a22      	ldr	r2, [pc, #136]	; (8000280 <main+0x110>)
 80001f8:	f043 0302 	orr.w	r3, r3, #2
 80001fc:	6013      	str	r3, [r2, #0]
	while(((RCC_CFGR >> 2) & 0x3) != 0x2);  // Wait until SYSCLK = PLL
 80001fe:	bf00      	nop
 8000200:	4b1f      	ldr	r3, [pc, #124]	; (8000280 <main+0x110>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	089b      	lsrs	r3, r3, #2
 8000206:	f003 0303 	and.w	r3, r3, #3
 800020a:	2b02      	cmp	r3, #2
 800020c:	d1f8      	bne.n	8000200 <main+0x90>
	// ------------------------------
	// 2.  Enable GPIOA clock, configure PA7 as output, PA0 as input
    // ------------------------------


	RCC_APB2ENR |= RCC_APB2ENR_GPIOAEN;
 800020e:	4b1d      	ldr	r3, [pc, #116]	; (8000284 <main+0x114>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a1c      	ldr	r2, [pc, #112]	; (8000284 <main+0x114>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6013      	str	r3, [r2, #0]
	GPIOA_MODER &= ~(0xF<<RELAY_PIN_POS * 4);
 800021a:	4b1b      	ldr	r3, [pc, #108]	; (8000288 <main+0x118>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a1a      	ldr	r2, [pc, #104]	; (8000288 <main+0x118>)
 8000220:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000224:	6013      	str	r3, [r2, #0]
	GPIOA_MODER |=(0x2<<RELAY_PIN_POS * 4);
 8000226:	4b18      	ldr	r3, [pc, #96]	; (8000288 <main+0x118>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <main+0x118>)
 800022c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000230:	6013      	str	r3, [r2, #0]
	GPIOA_MODER &= ~(0xF);
 8000232:	4b15      	ldr	r3, [pc, #84]	; (8000288 <main+0x118>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <main+0x118>)
 8000238:	f023 030f 	bic.w	r3, r3, #15
 800023c:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=0x8;
 800023e:	4b12      	ldr	r3, [pc, #72]	; (8000288 <main+0x118>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a11      	ldr	r2, [pc, #68]	; (8000288 <main+0x118>)
 8000244:	f043 0308 	orr.w	r3, r3, #8
 8000248:	6013      	str	r3, [r2, #0]


while(1){

    /* Loop forever */
	uint8_t IRSensorState = GPIOA_IDR & 1;
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <main+0x11c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	b2db      	uxtb	r3, r3
 8000250:	f003 0301 	and.w	r3, r3, #1
 8000254:	71fb      	strb	r3, [r7, #7]
	if(IRSensorState)
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d006      	beq.n	800026a <main+0xfa>
		 GPIOA_ODR |= (1<<RELAY_PIN_POS);
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <main+0x120>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a0b      	ldr	r2, [pc, #44]	; (8000290 <main+0x120>)
 8000262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000266:	6013      	str	r3, [r2, #0]
 8000268:	e7ef      	b.n	800024a <main+0xda>

	else
		 GPIOA_ODR &= ~(1<<RELAY_PIN_POS);
 800026a:	4b09      	ldr	r3, [pc, #36]	; (8000290 <main+0x120>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a08      	ldr	r2, [pc, #32]	; (8000290 <main+0x120>)
 8000270:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000274:	6013      	str	r3, [r2, #0]
while(1){
 8000276:	e7e8      	b.n	800024a <main+0xda>
 8000278:	40021000 	.word	0x40021000
 800027c:	40022000 	.word	0x40022000
 8000280:	40021004 	.word	0x40021004
 8000284:	40021018 	.word	0x40021018
 8000288:	40010800 	.word	0x40010800
 800028c:	40010808 	.word	0x40010808
 8000290:	4001080c 	.word	0x4001080c

08000294 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000294:	480d      	ldr	r0, [pc, #52]	; (80002cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000296:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000298:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800029c:	480c      	ldr	r0, [pc, #48]	; (80002d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800029e:	490d      	ldr	r1, [pc, #52]	; (80002d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a0:	4a0d      	ldr	r2, [pc, #52]	; (80002d8 <LoopForever+0xe>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a4:	e002      	b.n	80002ac <LoopCopyDataInit>

080002a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002aa:	3304      	adds	r3, #4

080002ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b0:	d3f9      	bcc.n	80002a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b2:	4a0a      	ldr	r2, [pc, #40]	; (80002dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b4:	4c0a      	ldr	r4, [pc, #40]	; (80002e0 <LoopForever+0x16>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b8:	e001      	b.n	80002be <LoopFillZerobss>

080002ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002bc:	3204      	adds	r2, #4

080002be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c0:	d3fb      	bcc.n	80002ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002c2:	f000 f811 	bl	80002e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002c6:	f7ff ff53 	bl	8000170 <main>

080002ca <LoopForever>:

LoopForever:
    b LoopForever
 80002ca:	e7fe      	b.n	80002ca <LoopForever>
  ldr   r0, =_estack
 80002cc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d8:	08000350 	.word	0x08000350
  ldr r2, =_sbss
 80002dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e0:	2000001c 	.word	0x2000001c

080002e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e4:	e7fe      	b.n	80002e4 <ADC1_2_IRQHandler>
	...

080002e8 <__libc_init_array>:
 80002e8:	b570      	push	{r4, r5, r6, lr}
 80002ea:	2500      	movs	r5, #0
 80002ec:	4e0c      	ldr	r6, [pc, #48]	; (8000320 <__libc_init_array+0x38>)
 80002ee:	4c0d      	ldr	r4, [pc, #52]	; (8000324 <__libc_init_array+0x3c>)
 80002f0:	1ba4      	subs	r4, r4, r6
 80002f2:	10a4      	asrs	r4, r4, #2
 80002f4:	42a5      	cmp	r5, r4
 80002f6:	d109      	bne.n	800030c <__libc_init_array+0x24>
 80002f8:	f000 f81a 	bl	8000330 <_init>
 80002fc:	2500      	movs	r5, #0
 80002fe:	4e0a      	ldr	r6, [pc, #40]	; (8000328 <__libc_init_array+0x40>)
 8000300:	4c0a      	ldr	r4, [pc, #40]	; (800032c <__libc_init_array+0x44>)
 8000302:	1ba4      	subs	r4, r4, r6
 8000304:	10a4      	asrs	r4, r4, #2
 8000306:	42a5      	cmp	r5, r4
 8000308:	d105      	bne.n	8000316 <__libc_init_array+0x2e>
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000310:	4798      	blx	r3
 8000312:	3501      	adds	r5, #1
 8000314:	e7ee      	b.n	80002f4 <__libc_init_array+0xc>
 8000316:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800031a:	4798      	blx	r3
 800031c:	3501      	adds	r5, #1
 800031e:	e7f2      	b.n	8000306 <__libc_init_array+0x1e>
 8000320:	08000348 	.word	0x08000348
 8000324:	08000348 	.word	0x08000348
 8000328:	08000348 	.word	0x08000348
 800032c:	0800034c 	.word	0x0800034c

08000330 <_init>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr

0800033c <_fini>:
 800033c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800033e:	bf00      	nop
 8000340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000342:	bc08      	pop	{r3}
 8000344:	469e      	mov	lr, r3
 8000346:	4770      	bx	lr
