#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 19 15:38:33 2021
# Process ID: 11733
# Current directory: /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1
# Command line: vivado -log DAC_Array_Tester.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DAC_Array_Tester.tcl -notrace
# Log file: /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester.vdi
# Journal file: /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source DAC_Array_Tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top DAC_Array_Tester -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM.dcp' for cell 'DiracROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0.dcp' for cell 'PCM_TX'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM.dcp' for cell 'SawROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM.dcp' for cell 'SineROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM.dcp' for cell 'TriangleROM'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2516.828 ; gain = 0.000 ; free physical = 14148 ; free virtual = 23827
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.465 ; gain = 0.000 ; free physical = 13677 ; free virtual = 23355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2687.465 ; gain = 170.871 ; free physical = 13677 ; free virtual = 23355
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2770.340 ; gain = 82.875 ; free physical = 13659 ; free virtual = 23337

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 137fa68aa

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.340 ; gain = 0.000 ; free physical = 13658 ; free virtual = 23336

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137fa68aa

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 137fa68aa

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a8de3151

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15813c6c9

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 110bc74b6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-389] Phase Shift Register Optimization created 13 cells and removed 24 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b707b112

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |              13  |              24  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165
Ending Logic Optimization Task | Checksum: 19629b0fc

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2905.105 ; gain = 0.000 ; free physical = 13487 ; free virtual = 23165

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 19629b0fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13476 ; free virtual = 23158
Ending Power Optimization Task | Checksum: 19629b0fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3167.043 ; gain = 261.938 ; free physical = 13481 ; free virtual = 23163

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19629b0fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13481 ; free virtual = 23163

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13481 ; free virtual = 23163
Ending Netlist Obfuscation Task | Checksum: 19629b0fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13481 ; free virtual = 23163
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13477 ; free virtual = 23161
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
Command: report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13407 ; free virtual = 23090
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a7b2aa14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13407 ; free virtual = 23090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13407 ; free virtual = 23090

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 137d94506

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13438 ; free virtual = 23124

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 93ce2d43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13451 ; free virtual = 23138

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 93ce2d43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13451 ; free virtual = 23138
Phase 1 Placer Initialization | Checksum: 93ce2d43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13451 ; free virtual = 23139

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1038aeb6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13443 ; free virtual = 23131

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15eaa4cd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13445 ; free virtual = 23132

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15eaa4cd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13445 ; free virtual = 23132

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 376 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 376, two critical 0, total 376, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 376 nets or LUTs. Breaked 376 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13427 ; free virtual = 23116
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13427 ; free virtual = 23116

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          376  |              0  |                   376  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           96  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          472  |              0  |                   384  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1a261c67e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23115
Phase 2.4 Global Placement Core | Checksum: e0d2e360

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23115
Phase 2 Global Placement | Checksum: e0d2e360

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c46bd15e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23115

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0669db9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23116

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 188cec6a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23116

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 175e4ba99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13426 ; free virtual = 23116

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 134c30a2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13391 ; free virtual = 23080

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18ecc904c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13389 ; free virtual = 23078

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 197ebe050

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13389 ; free virtual = 23078

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a385bbb5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13389 ; free virtual = 23078
Phase 3 Detail Placement | Checksum: 1a385bbb5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13389 ; free virtual = 23078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22775a2ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.058 | TNS=-5996.007 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d28bd04b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13387 ; free virtual = 23077
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ffb30ea5

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13387 ; free virtual = 23077
Phase 4.1.1.1 BUFG Insertion | Checksum: 22775a2ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13387 ; free virtual = 23077

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bd078896

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065
Phase 4.1 Post Commit Optimization | Checksum: 1bd078896

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd078896

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bd078896

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065
Phase 4.3 Placer Reporting | Checksum: 1bd078896

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169d79474

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065
Ending Placer Task | Checksum: e7b612c8

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13375 ; free virtual = 23065
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13384 ; free virtual = 23074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23070
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_Array_Tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13369 ; free virtual = 23060
INFO: [runtcl-4] Executing : report_utilization -file DAC_Array_Tester_utilization_placed.rpt -pb DAC_Array_Tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_Array_Tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23068
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.70s |  WALL: 0.22s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13345 ; free virtual = 23037

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-5847.584 |
Phase 1 Physical Synthesis Initialization | Checksum: 1300bee24

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13345 ; free virtual = 23037

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1300bee24

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13345 ; free virtual = 23037
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-5847.584 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13345 ; free virtual = 23037
Phase 3 Fanout Optimization | Checksum: 1300bee24

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13345 ; free virtual = 23037

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_204.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[9]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_143.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_183.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_377.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[17]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[15].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[15]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[15]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[15]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_136.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_173.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_225.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[16].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[16]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[23]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[16]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[16]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_246.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[58].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[58]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[58]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[58]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_366.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[26].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[26]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[26]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_150.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_84.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[20].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[20]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[58]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_242.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_331.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[62].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[62]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[13]_C_i_1__5
INFO: [Physopt 32-663] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][23]_0[4].  Re-placed instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][4]
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[62]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[62]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[13]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[13]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_176.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_307.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/p_2_in[24].  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out[24]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[45].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_182.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_363.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/p_2_in[18].  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out[18]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[29].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[29]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[29]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_303.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_71.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[41]_C_i_1__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[49].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[49]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[49]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[49]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_221.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[27]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[27]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[27]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_342.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[58].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[58]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[58]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[58]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_326.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[18].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[18]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_124.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[28]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[28]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[28]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_328.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_364.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[16].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[16]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[28]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[28]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[28]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[58]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[58]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_112.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_266.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_311.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[30]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[41]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[30]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[30]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[41]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[41]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_215.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[41]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[18]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[18]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[41]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[41]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_327.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[17]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_164.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_197.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/p_2_in[44].  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out[44]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/p_2_in[59].  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out[59]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[44]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[44]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[59]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[59]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_199.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_245.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[57]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[59].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[59]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[57]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[57]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[59]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[59]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_200.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_7.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[56]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[56]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[56]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_362.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_353.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_160.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[48]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[25]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[45]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_324.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[62]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_374.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[31]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_201.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[22]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[55]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[10]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[49]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[10]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[11]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[21]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[31]_C_i_1__1
INFO: [Physopt 32-661] Optimized 203 nets.  Re-placed 203 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 203 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 203 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-5789.685 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13381 ; free virtual = 23073
Phase 4 Single Cell Placement Optimization | Checksum: 129e4d5ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13381 ; free virtual = 23073

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[16]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[16]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[25]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[54]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[44]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[42]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[59]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[59]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[46]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[46]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-661] Optimized 34 nets.  Re-placed 73 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 73 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-5784.461 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13382 ; free virtual = 23074
Phase 5 Multi Cell Placement Optimization | Checksum: 1386f676f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:10 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13382 ; free virtual = 23074

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13382 ; free virtual = 23074
Phase 6 Rewire | Checksum: 1386f676f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:10 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13382 ; free virtual = 23074

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_204 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_201 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[55]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_120 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_214. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_337. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[63]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_256. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_271. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[55]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_F/p_2_in[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_123 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_142. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[29]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_224 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_260. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_59 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_89 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_97. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_B/p_2_in[15]. Net driver PCM_TX/inst/FIFO_B/Data_Out[15]_C_i_1__0 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[63]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[44]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_291. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 20 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-5768.515 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13381 ; free virtual = 23073
Phase 7 Critical Cell Optimization | Checksum: 168934583

Time (s): cpu = 00:01:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13381 ; free virtual = 23073

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 168934583

Time (s): cpu = 00:01:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13381 ; free virtual = 23073

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_120.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[63]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[18]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[18]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[26]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[44]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[13]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_233.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[20]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[54]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[53]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[12]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[13]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_212.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_196.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[58]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[29]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[55]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[56]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_313.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[24]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[31]_C_i_1__5
INFO: [Physopt 32-662] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][23]_0[1].  Did not re-place instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][1]
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[50]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[18]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[53]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[61]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[61]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[21]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[14]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[28]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_141.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[11]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[62]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[12]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[44]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[24]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[9]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[9]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[23]_C_i_1__0
INFO: [Physopt 32-661] Optimized 192 nets.  Re-placed 192 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 192 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 192 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.981 | TNS=-5707.317 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070
Phase 9 Single Cell Placement Optimization | Checksum: 19c7ad184

Time (s): cpu = 00:02:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[49]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[43]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[49]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[16]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[16]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[14]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[21]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[57]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[15]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[21]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[12]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 65 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 65 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.981 | TNS=-5700.477 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070
Phase 10 Multi Cell Placement Optimization | Checksum: f63fc745

Time (s): cpu = 00:02:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070
Phase 11 Rewire | Checksum: f63fc745

Time (s): cpu = 00:02:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13378 ; free virtual = 23070

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_204 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_120 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_213. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_232. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_111. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[49]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_110. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[50]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_31. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_51. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_80 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_B/p_2_in[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[61]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_131. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_314. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_C/p_2_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_G/p_2_in[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_186. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_375. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_D/p_2_in[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_282. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_F/p_2_in[14]. Net driver PCM_TX/inst/FIFO_F/Data_Out[14]_C_i_1__4 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_305. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_G/p_2_in[47]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_308. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 21 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.981 | TNS=-5689.129 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069
Phase 12 Critical Cell Optimization | Checksum: 14dea992a

Time (s): cpu = 00:03:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 14dea992a

Time (s): cpu = 00:03:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069
Phase 14 Fanout Optimization | Checksum: 14dea992a

Time (s): cpu = 00:03:25 ; elapsed = 00:00:44 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_120.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_80.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[26]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_185.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[42]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_362.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[54]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[49]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[19]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[12]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[51]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[24]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_140.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_148.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[60]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[56]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[19]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[20]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[43]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[10]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[12]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[22]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[14]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[20]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[48]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[62]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[25]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[27]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[60]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[63]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_250.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_374.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[54]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[52]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[14]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[16]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_232_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__3_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[9]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[27]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[21]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[10]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_290.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_363.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[21]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[29]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[51]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[13]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[59]_C_i_1__5
INFO: [Physopt 32-661] Optimized 178 nets.  Re-placed 178 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 178 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 178 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.946 | TNS=-5642.157 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069
Phase 15 Single Cell Placement Optimization | Checksum: 164d9604f

Time (s): cpu = 00:03:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13377 ; free virtual = 23069

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[18]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[14]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[29]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[11]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[53]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[10]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[62]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[43]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[18]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 67 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 67 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.946 | TNS=-5642.543 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13374 ; free virtual = 23066
Phase 16 Multi Cell Placement Optimization | Checksum: 1a251ee89

Time (s): cpu = 00:04:21 ; elapsed = 00:00:55 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13374 ; free virtual = 23066

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13374 ; free virtual = 23066
Phase 17 Rewire | Checksum: 1a251ee89

Time (s): cpu = 00:04:21 ; elapsed = 00:00:55 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13374 ; free virtual = 23066

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_204 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[52]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_88. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[16]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_93. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__0 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_116. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[44]. Replicated 1 times.
INFO: [Physopt 32-572] Net nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][23]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_237 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_90. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_333. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_G/p_2_in[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_376. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_H/p_2_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_134. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__1 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_36. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_253. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[51]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_267. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__4 was replaced.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_F/p_2_in[29]. Net driver PCM_TX/inst/FIFO_F/Data_Out[29]_C_i_1__4 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_139. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_C/p_2_in[13]. Net driver PCM_TX/inst/FIFO_C/Data_Out[13]_C_i_1__1 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_146. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_194 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_D/p_2_in[62]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 25 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.815 | TNS=-5574.658 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23065
Phase 18 Critical Cell Optimization | Checksum: 179188357

Time (s): cpu = 00:05:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23065

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 179188357

Time (s): cpu = 00:05:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23065

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 179188357

Time (s): cpu = 00:05:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23065

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 179188357

Time (s): cpu = 00:05:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13373 ; free virtual = 23065

Phase 22 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.815 | TNS=-5574.255 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13372 ; free virtual = 23064
Phase 22 Shift Register Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13372 ; free virtual = 23064

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13372 ; free virtual = 23064

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13372 ; free virtual = 23065

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13372 ; free virtual = 23065

Phase 26 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23063
Phase 26 Shift Register Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23063

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 33 nets.  Swapped 246 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 246 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.788 | TNS=-5562.837 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23064
Phase 27 Critical Pin Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23064

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23064
Phase 28 Very High Fanout Optimization | Checksum: 15c5092ac

Time (s): cpu = 00:05:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23064

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_204.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52]_repN.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_194.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[62]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[20]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[47]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[57]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[26]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[28]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[9]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[24]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[24]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[22]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[22]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_120.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/srlopt_n.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[54]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_234.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[25]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[14]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[15]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[63]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[16]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][23]_0[1].  Did not re-place instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][1]
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[62]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[44]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[29]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[11]_repN.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[11]_C_i_1__3_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[10]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[23]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[61]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[15]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[25]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[56]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[18]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[50]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/srlopt_n.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[10]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_157.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[62]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[17]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_97_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_128.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[24]_C
INFO: [Physopt 32-661] Optimized 166 nets.  Re-placed 166 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 166 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 166 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.764 | TNS=-5522.988 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063
Phase 29 Single Cell Placement Optimization | Checksum: f0f131c3

Time (s): cpu = 00:05:42 ; elapsed = 00:01:14 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[52]_repN.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[52]_C_i_1__3_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[47]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[48]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[29]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[12]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[13]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[41]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[43]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[24]_C_i_1__3_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[28]_C_i_1__5/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[17]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[22]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[22]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[57]_P/Q
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 65 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 65 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.764 | TNS=-5523.656 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23062
Phase 30 Multi Cell Placement Optimization | Checksum: 1482bc392

Time (s): cpu = 00:06:04 ; elapsed = 00:01:18 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23062

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1482bc392

Time (s): cpu = 00:06:04 ; elapsed = 00:01:18 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23062

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.764 | TNS=-5523.656 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/p_2_in[52]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-5524.051 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[47]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/p_2_in[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.579 | TNS=-5523.830 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[23]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.574 | TNS=-5523.599 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[19]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/p_2_in[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.556 | TNS=-5523.038 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/p_2_in[47]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.551 | TNS=-5522.926 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.546 | TNS=-5522.848 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.546 | TNS=-5522.506 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[43]_C_i_1__3
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/p_2_in[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.545 | TNS=-5522.445 |
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[24]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[24]_C_i_1__3_replica/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/p_2_in[24]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_224. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.539 | TNS=-5521.795 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[13]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.538 | TNS=-5521.980 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[17]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[17]_C_i_1__3/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/p_2_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_231. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.535 | TNS=-5521.202 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[42]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[42]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[42]_C_i_1__3/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/p_2_in[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_214_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2__3_replica
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_214_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-5520.960 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[29]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.531 | TNS=-5521.053 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[43]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[43]_C_i_1__3/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_E/p_2_in[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/p_2_in[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_213_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.531 | TNS=-5520.725 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5520.698 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[60]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5520.179 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5520.104 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5519.925 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5519.662 |
INFO: [Physopt 32-662] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22].  Did not re-place instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][22]
INFO: [Physopt 32-735] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5519.597 |
INFO: [Physopt 32-735] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5519.599 |
INFO: [Physopt 32-662] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22].  Did not re-place instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][22]
INFO: [Physopt 32-662] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22].  Did not re-place instance nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][22]/Q
INFO: [Physopt 32-81] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5519.065 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5518.722 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5518.701 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5518.590 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[30]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5518.316 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[28]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.996 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.960 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.840 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.591 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[26]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.348 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[15]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.282 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[18]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.208 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.207 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[27]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5517.177 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.990 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[23]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.817 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[9]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.636 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.605 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[27]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.457 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[22]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.313 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[10]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.152 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[24]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.084 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[25]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5516.076 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[8]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.936 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[17]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.788 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[25]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.646 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[15]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.518 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.436 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.382 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[18]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.296 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[19]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.276 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[14]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5515.127 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[19]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.997 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[12]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.874 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[24]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.796 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[29]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[29].  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/Tx_Data[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.743 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[16]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.676 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[30]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.653 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][5]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[13]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][5]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[13]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[13].  Did not re-place instance SigBuff/BUFFER_D[0][5]_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/Tx_Data[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.636 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[30]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.606 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.574 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.452 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.445 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.437 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.418 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[11]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-5514.392 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[21].  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[54]_C_i_1__4
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/p_2_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.529 | TNS=-5514.570 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[28]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.528 | TNS=-5514.834 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[17]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-5514.789 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[43]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-5514.739 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[24]_C
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[24]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[24]_C_i_1__4
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/p_2_in[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-5515.110 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[24]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[24]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[24]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[24]_C_i_1__4/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_F/p_2_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_272. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-5514.141 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[31]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.524 | TNS=-5514.404 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.524 | TNS=-5513.991 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[47]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-5514.081 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[23]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-5514.130 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[21].  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-5514.130 |
Phase 32 Critical Path Optimization | Checksum: 1a02ac34b

Time (s): cpu = 00:06:41 ; elapsed = 00:01:26 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-5514.130 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[11]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.522 | TNS=-5514.152 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[56]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[56]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[56]_C_i_1__6/O
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[56]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/p_2_in[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.521 | TNS=-5513.808 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.521 | TNS=-5513.817 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[15]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.521 | TNS=-5513.711 |
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[41]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.520 | TNS=-5513.874 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/p_2_in[50]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[48]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[53]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[21].  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[42]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[42]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[42]_C_i_1__6
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/p_2_in[42]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[26]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[48]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[15]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[45]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[60]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[60]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[60]_C_i_1__3/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/p_2_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/nReset_196. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[15]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[11]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[43]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[41]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[21]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[21]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[21].  Did not re-place instance SigBuff/BUFFER_D[0][13]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[21]. Optimizations did not improve timing on the net.
Phase 33 Critical Path Optimization | Checksum: 1312e8c63

Time (s): cpu = 00:06:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1312e8c63

Time (s): cpu = 00:06:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.508 | TNS=-5511.491 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.118  |        205.918  |            0  |              0  |                   739  |           0  |           4  |  00:00:25  |
|  Multi Cell Placement    |          0.000  |         11.010  |            0  |              0  |                   124  |           0  |           4  |  00:00:16  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.131  |         95.179  |           59  |              0  |                    66  |           0  |           3  |  00:00:35  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.806  |            4  |              0  |                     4  |           0  |           2  |  00:00:01  |
|  Critical Pin            |          0.027  |         11.418  |            0  |              0  |                    33  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.256  |         12.165  |            4  |              0  |                    97  |           0  |           2  |  00:00:12  |
|  Total                   |          0.532  |        336.496  |           67  |              0  |                  1063  |           0  |          33  |  00:01:30  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063
Ending Physical Synthesis Task | Checksum: 1875f42b6

Time (s): cpu = 00:06:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13370 ; free virtual = 23063
INFO: [Common 17-83] Releasing license: Implementation
1115 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:00 ; elapsed = 00:01:30 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13371 ; free virtual = 23064
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13360 ; free virtual = 23060
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aa3c5f7 ConstDB: 0 ShapeSum: 9dfc8932 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19fb54aa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13299 ; free virtual = 22994
Post Restoration Checksum: NetGraph: f49ce7c0 NumContArr: ab1862e5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19fb54aa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13301 ; free virtual = 22996

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19fb54aa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13269 ; free virtual = 22964

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19fb54aa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13269 ; free virtual = 22964
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a06b8742

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13258 ; free virtual = 22954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.434 | TNS=-5288.037| WHS=-0.201 | THS=-21.387|

Phase 2 Router Initialization | Checksum: 1b88fdf06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13259 ; free virtual = 22954

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.178491 %
  Global Horizontal Routing Utilization  = 0.154642 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3454
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3070
  Number of Partially Routed Nets     = 384
  Number of Node Overlaps             = 32


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b88fdf06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13257 ; free virtual = 22953
Phase 3 Initial Routing | Checksum: 16af3b50e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13232 ; free virtual = 22928
INFO: [Route 35-580] Design has 28 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_C/Data_Out_reg[58]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_G/Data_Out_reg[23]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_E/Data_Out_reg[29]_C/D|
|                      MCK |                     LRCK |                                                                             SigBuff/BUFFER_D_reg[0][14]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.977 | TNS=-5915.613| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19f865721

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22933

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.013 | TNS=-5918.494| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eddacf2f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13239 ; free virtual = 22935
Phase 4 Rip-up And Reroute | Checksum: eddacf2f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13239 ; free virtual = 22935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: eddacf2f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13239 ; free virtual = 22935
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.977 | TNS=-5915.613| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e27acf30

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e27acf30

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932
Phase 5 Delay and Skew Optimization | Checksum: e27acf30

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e3841af1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.977 | TNS=-5909.593| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ce4239ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932
Phase 6 Post Hold Fix | Checksum: ce4239ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22932

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e3c1ee9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13238 ; free virtual = 22933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.977 | TNS=-5909.593| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: e3c1ee9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13238 ; free virtual = 22933

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.41498 %
  Global Horizontal Routing Utilization  = 3.22105 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: e3c1ee9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13237 ; free virtual = 22933

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e3c1ee9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13235 ; free virtual = 22931

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1deef6efa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13235 ; free virtual = 22931

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13279 ; free virtual = 22975
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.837. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 17f6eb974

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13305 ; free virtual = 23001
Phase 11 Incr Placement Change | Checksum: 1deef6efa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13305 ; free virtual = 23001

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: cb44fd6e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13312 ; free virtual = 23008

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1b67b2152

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13281 ; free virtual = 22977

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1b67b2152

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13252 ; free virtual = 22948

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: bb76002b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13252 ; free virtual = 22948

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1e35aca83

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13247 ; free virtual = 22943
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.839 | TNS=-5897.460| WHS=-0.201 | THS=-21.362|

Phase 13 Router Initialization | Checksum: 144d3bc62

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13246 ; free virtual = 22942

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 144d3bc62

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13245 ; free virtual = 22941
Phase 14 Initial Routing | Checksum: 1b3432143

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13243 ; free virtual = 22939
INFO: [Route 35-580] Design has 29 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_G/Data_Out_reg[23]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_C/Data_Out_reg[58]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_C/Data_Out_reg[61]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_E/Data_Out_reg[29]_C/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.953 | TNS=-5980.839| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 94f9ad42

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.925 | TNS=-5969.430| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 25689db53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 15.3 Global Iteration 2
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.189 | TNS=-5969.759| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1e065b8d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937
Phase 15 Rip-up And Reroute | Checksum: 1e065b8d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1e065b8d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.925 | TNS=-5969.430| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 19fcd4295

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13240 ; free virtual = 22936

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 19fcd4295

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13240 ; free virtual = 22936
Phase 16 Delay and Skew Optimization | Checksum: 19fcd4295

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13240 ; free virtual = 22936

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 24a87c2d5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.925 | TNS=-5966.830| WHS=0.016  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 15b4f485c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937
Phase 17 Post Hold Fix | Checksum: 15b4f485c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1686b4d89

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.925 | TNS=-5966.830| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1686b4d89

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 1686b4d89

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 1686b4d89

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13240 ; free virtual = 22935

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 13f613562

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13241 ; free virtual = 22937

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.924 | TNS=-5967.172| WHS=0.016  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 16f459fda

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13243 ; free virtual = 22938
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13311 ; free virtual = 23006
INFO: [Common 17-83] Releasing license: Implementation
1146 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13311 ; free virtual = 23006
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3167.043 ; gain = 0.000 ; free physical = 13299 ; free virtual = 23003
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
Command: report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
Command: report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
Command: report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1158 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_Array_Tester_route_status.rpt -pb DAC_Array_Tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_Array_Tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_Array_Tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_Array_Tester_bus_skew_routed.rpt -pb DAC_Array_Tester_bus_skew_routed.pb -rpx DAC_Array_Tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force DAC_Array_Tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_384 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_385 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_386 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_387 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_388 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_389 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_390 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_391 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_392 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_393 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_394 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_395 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_396 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_397 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_398 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_399 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_400 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_401 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_402 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_403 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_404 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_405 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_406 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_407 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_408 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_409 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_410 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_411 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_412 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_413 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_414 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_415 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_416 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_417 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_418 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_419 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_420 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_421 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_422 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_423 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_424 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_425 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_426 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_427 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_428 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_429 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_430 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_431 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_432 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_433 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_434 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_435 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_436 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_437 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_438 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_439 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_440 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_441 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_442 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_443 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_444 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_445 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_446 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_447 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_448 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_449 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_450 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_451 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_452 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_453 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_454 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_455 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_456 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_457 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_458 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_459 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_460 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_461 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_462 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_463 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_464 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_465 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_466 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_467 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_468 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_469 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_470 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_471 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_472 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_473 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_474 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_475 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_476 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_477 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_478 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_479 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_480 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_481 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_482 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_483 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 406 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DAC_Array_Tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v0/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 15:42:39 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3391.270 ; gain = 167.605 ; free physical = 13267 ; free virtual = 22977
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 15:42:39 2021...
