// Seed: 623201222
module module_0;
  logic id_1;
  logic id_2 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  logic [id_1 : -1 'b0] id_7;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd73,
    parameter id_4 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_6;
  assign id_5[id_4 : id_1] = 1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
