// Seed: 2723506502
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
    , id_8,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  always @(posedge 1) begin
    if (1) id_6[1 : 1] <= id_8;
    else SystemTFIdentifier(1'b0, 1);
  end
endmodule
