Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 17:59:06 2022
| Host         : DESKTOP-GC7GFDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PROCESSOR_timing_summary_routed.rpt -pb PROCESSOR_timing_summary_routed.pb -rpx PROCESSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : PROCESSOR
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Instruction_Decoder_0/RegSel1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Instruction_Decoder_0/RegSel1_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Program_Counter_0/D_FF0/Q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Program_Counter_0/D_FF1/Q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Program_Counter_0/D_FF2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_1/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_1/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_1/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_1/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_6/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_6/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_6/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_6/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_7/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_7/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_7/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Register_bank_0/Reg_7/Q_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.172        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.172        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.058ns (24.420%)  route 3.275ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.414    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[29]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.058ns (24.420%)  route 3.275ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.414    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[30]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.058ns (24.420%)  route 3.275ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.414    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.226%)  route 3.136ns (74.774%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.668     9.275    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    Slow_Clk_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.226%)  route 3.136ns (74.774%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.668     9.275    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    Slow_Clk_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.226%)  route 3.136ns (74.774%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.668     9.275    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    Slow_Clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.226%)  route 3.136ns (74.774%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.668     9.275    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.058ns (25.257%)  route 3.131ns (74.743%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.270    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.058ns (25.257%)  route 3.131ns (74.743%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.270    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.058ns (25.257%)  route 3.131ns (74.743%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Slow_Clk_0/count_reg[6]/Q
                         net (fo=2, routed)           0.723     6.260    Slow_Clk_0/count[6]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.384 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     6.978    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.128 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.151     8.279    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.328     8.607 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.270    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clk_0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.700    Slow_Clk_0/count[24]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Slow_Clk_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.808    Slow_Clk_0/data0[24]
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clk_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.698    Slow_Clk_0/count[28]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  Slow_Clk_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.806    Slow_Clk_0/data0[28]
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clk_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.702    Slow_Clk_0/count[12]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  Slow_Clk_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    Slow_Clk_0/data0[12]
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[12]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    Slow_Clk_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  Slow_Clk_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clk_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.701    Slow_Clk_0/count[16]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Slow_Clk_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.809    Slow_Clk_0/data0[16]
    SLICE_X53Y20         FDRE                                         r  Slow_Clk_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  Slow_Clk_0/count_reg[16]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clk_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.700    Slow_Clk_0/count[20]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Slow_Clk_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.808    Slow_Clk_0/data0[20]
    SLICE_X53Y21         FDRE                                         r  Slow_Clk_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.704    Slow_Clk_0/count[4]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Slow_Clk_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.812    Slow_Clk_0/data0[4]
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clk_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.703    Slow_Clk_0/count[8]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Slow_Clk_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    Slow_Clk_0/data0[8]
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clk_0/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.696    Slow_Clk_0/count[9]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  Slow_Clk_0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.811    Slow_Clk_0/data0[9]
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  Slow_Clk_0/count_reg[9]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    Slow_Clk_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Slow_Clk_0/count_reg[25]/Q
                         net (fo=2, routed)           0.116     1.694    Slow_Clk_0/count[25]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  Slow_Clk_0/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.809    Slow_Clk_0/data0[25]
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  Slow_Clk_0/count_reg[25]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Slow_Clk_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clk_0/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.696    Slow_Clk_0/count[21]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  Slow_Clk_0/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.811    Slow_Clk_0/data0[21]
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  Slow_Clk_0/count_reg[21]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clk_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   Slow_Clk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   Slow_Clk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   Slow_Clk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   Slow_Clk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   Slow_Clk_0/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   Slow_Clk_0/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   Slow_Clk_0/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   Slow_Clk_0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   Slow_Clk_0/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   Slow_Clk_0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   Slow_Clk_0/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   Slow_Clk_0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Slow_Clk_0/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Slow_Clk_0/clk_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   Slow_Clk_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   Slow_Clk_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   Slow_Clk_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   Slow_Clk_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   Slow_Clk_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   Slow_Clk_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   Slow_Clk_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   Slow_Clk_0/count_reg[16]/C



