{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745031512128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745031512156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 19:58:31 2025 " "Processing started: Fri Apr 18 19:58:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745031512156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031512156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partII -c partII " "Command: quartus_map --read_settings_files=on --write_settings_files=off partII -c partII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031512156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745031513507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745031513507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/hdl/full_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file /eec 180 labs/lab2/hdl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../hdl/full_adder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745031533216 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_test_bench " "Found entity 2: full_adder_test_bench" {  } { { "../../hdl/full_adder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/full_adder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745031533216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031533216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../hdl/4x4_multiplier.v " "Can't analyze file -- file ../../hdl/4x4_multiplier.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745031533220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/hdl/multiplier_4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180 labs/lab2/hdl/multiplier_4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4x4 " "Found entity 1: multiplier_4x4" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745031533225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031533225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../hdl/hex_7seg_decoder.bdf " "Can't analyze file -- file ../../hdl/hex_7seg_decoder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745031533229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/hdl/hex_7seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180 labs/lab2/hdl/hex_7seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg_decoder " "Found entity 1: hex_7seg_decoder" {  } { { "../../hdl/hex_7seg_decoder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/hex_7seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745031533234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031533234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../hdl/Block2.bdf " "Can't analyze file -- file ../../hdl/Block2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745031533238 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(27) " "Verilog HDL Instantiation warning at multiplier_4x4.v(27): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(28) " "Verilog HDL Instantiation warning at multiplier_4x4.v(28): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(29) " "Verilog HDL Instantiation warning at multiplier_4x4.v(29): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(30) " "Verilog HDL Instantiation warning at multiplier_4x4.v(30): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(41) " "Verilog HDL Instantiation warning at multiplier_4x4.v(41): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(42) " "Verilog HDL Instantiation warning at multiplier_4x4.v(42): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(43) " "Verilog HDL Instantiation warning at multiplier_4x4.v(43): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(44) " "Verilog HDL Instantiation warning at multiplier_4x4.v(44): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(55) " "Verilog HDL Instantiation warning at multiplier_4x4.v(55): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(56) " "Verilog HDL Instantiation warning at multiplier_4x4.v(56): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(57) " "Verilog HDL Instantiation warning at multiplier_4x4.v(57): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_4x4.v(58) " "Verilog HDL Instantiation warning at multiplier_4x4.v(58): instance has no name" {  } { { "../../hdl/multiplier_4x4.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "partii.v 1 1 " "Using design file partii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 partII " "Found entity 1: partII" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745031533334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745031533334 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "partii.v(44) " "Verilog HDL Instantiation warning at partii.v(44): instance has no name" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745031533334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partII " "Elaborating entity \"partII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745031533342 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR partii.v(20) " "Output port \"LEDR\" at partii.v(20) has no driver" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745031533344 "|partII"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4x4 multiplier_4x4:comb_3 " "Elaborating entity \"multiplier_4x4\" for hierarchy \"multiplier_4x4:comb_3\"" {  } { { "partii.v" "comb_3" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745031533348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder multiplier_4x4:comb_3\|full_adder:comb_11 " "Elaborating entity \"full_adder\" for hierarchy \"multiplier_4x4:comb_3\|full_adder:comb_11\"" {  } { { "../../hdl/multiplier_4x4.v" "comb_11" { Text "C:/EEC 180 Labs/lab2/hdl/multiplier_4x4.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745031533369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg_decoder hex_7seg_decoder:A " "Elaborating entity \"hex_7seg_decoder\" for hierarchy \"hex_7seg_decoder:A\"" {  } { { "partii.v" "A" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745031533389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745031534555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745031535112 "|partII|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745031535112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745031535256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745031536320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745031536320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745031536474 "|partII|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745031536474 "|partII|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745031536474 "|partII|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "partii.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partII/partii.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745031536474 "|partII|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745031536474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745031536475 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745031536475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745031536475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745031536475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745031536526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 19:58:56 2025 " "Processing ended: Fri Apr 18 19:58:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745031536526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745031536526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745031536526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745031536526 ""}
