#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 23 22:12:31 2019
# Process ID: 24161
# Current directory: /home/wlswo3149/Downloads/aes
# Command line: vivado
# Log file: /home/wlswo3149/Downloads/aes/vivado.log
# Journal file: /home/wlswo3149/Downloads/aes/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wlswo3149/Downloads/aes/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_total_behav -key {Behavioral:sim_1:Functional:aes_total} -tclbatch {aes_total.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source aes_total.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_total_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force1
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force2
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force3
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force4
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force5
add_force {/aes_total/mode} -radix hex {1 0ns}
force6
add_force {/aes_total/enc} -radix hex {1 0ns}
force7
add_force {/aes_total/keygen} -radix hex {1 0ns}
force8
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force9
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force10
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force11
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
add_force {/aes_total/keygen} -radix hex {0 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force15
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force16
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force17
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force18
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force19
add_force {/aes_total/mode} -radix hex {1 0ns}
force20
add_force {/aes_total/enc} -radix hex {1 0ns}
force21
add_force {/aes_total/keygen} -radix hex {1 0ns}
force22
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force23
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force24
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force25
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
add_force {/aes_total/keygen} -radix hex {0 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force29
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force30
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force31
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force32
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force33
add_force {/aes_total/mode} -radix hex {1 0ns}
force34
add_force {/aes_total/enc} -radix hex {1 0ns}
force35
add_force {/aes_total/keygen} -radix hex {1 0ns}
force36
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force37
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force38
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force39
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
add_force {/aes_total/keygen} -radix hex {0 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force43
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force44
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force45
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force46
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force47
add_force {/aes_total/mode} -radix hex {1 0ns}
force48
add_force {/aes_total/enc} -radix hex {1 0ns}
force49
add_force {/aes_total/keygen} -radix hex {1 0ns}
force50
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force51
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force52
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force53
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force54
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force55
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force56
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force57
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force58
add_force {/aes_total/mode} -radix hex {1 0ns}
force59
add_force {/aes_total/enc} -radix hex {1 0ns}
force60
add_force {/aes_total/keygen} -radix hex {1 0ns}
force61
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force62
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force63
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force64
add_force {/aes_total/run} -radix hex {1 0ns}
force65
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force66
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force67
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force68
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force69
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force70
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force71
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force72
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force73
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force74
add_force {/aes_total/mode} -radix hex {1 0ns}
force75
add_force {/aes_total/enc} -radix hex {1 0ns}
force76
add_force {/aes_total/keygen} -radix hex {1 0ns}
force77
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force78
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force79
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force80
add_force {/aes_total/run} -radix hex {1 0ns}
force81
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force82
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force83
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force84
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force85
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force86
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force87
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force88
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force89
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force90
add_force {/aes_total/mode} -radix hex {1 0ns}
force91
add_force {/aes_total/enc} -radix hex {1 0ns}
force92
add_force {/aes_total/keygen} -radix hex {1 0ns}
force93
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force94
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force95
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force96
add_force {/aes_total/run} -radix hex {1 0ns}
force97
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force98
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force99
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force100
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force101
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force102
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force103
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force104
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force105
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force106
add_force {/aes_total/mode} -radix hex {1 0ns}
force107
add_force {/aes_total/enc} -radix hex {1 0ns}
force108
add_force {/aes_total/keygen} -radix hex {1 0ns}
force109
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force110
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force111
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force112
add_force {/aes_total/run} -radix hex {1 0ns}
force113
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force114
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force115
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force116
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force117
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port round [/home/wlswo3149/Downloads/aes/roundFunction.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force118
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force119
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force120
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force121
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force122
add_force {/aes_total/mode} -radix hex {1 0ns}
force123
add_force {/aes_total/enc} -radix hex {1 0ns}
force124
add_force {/aes_total/keygen} -radix hex {1 0ns}
force125
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force126
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force127
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force128
add_force {/aes_total/run} -radix hex {1 0ns}
force129
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force130
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force131
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force132
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force133
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port round [/home/wlswo3149/Downloads/aes/roundFunction.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force134
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force135
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force136
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force137
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force138
add_force {/aes_total/mode} -radix hex {1 0ns}
force139
add_force {/aes_total/enc} -radix hex {1 0ns}
force140
add_force {/aes_total/keygen} -radix hex {1 0ns}
force141
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force142
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force143
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force144
add_force {/aes_total/run} -radix hex {1 0ns}
force145
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force146
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force147
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force148
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force149
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force150
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force151
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force152
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force153
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force154
add_force {/aes_total/mode} -radix hex {1 0ns}
force155
add_force {/aes_total/enc} -radix hex {1 0ns}
force156
add_force {/aes_total/keygen} -radix hex {1 0ns}
force157
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force158
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force159
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force160
add_force {/aes_total/run} -radix hex {1 0ns}
force161
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force162
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force163
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force164
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force165
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force166
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force167
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force168
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force169
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force170
add_force {/aes_total/mode} -radix hex {1 0ns}
force171
add_force {/aes_total/enc} -radix hex {1 0ns}
force172
add_force {/aes_total/keygen} -radix hex {1 0ns}
force173
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force174
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force175
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force176
add_force {/aes_total/run} -radix hex {1 0ns}
force177
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force178
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force179
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force180
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force181
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
add_force {/aes_total/aes_in} -radix hex {69c4e0d86a7b0430d8cdb78070b4c55a 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force186
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force187
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force188
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force189
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force190
add_force {/aes_total/mode} -radix hex {1 0ns}
force191
add_force {/aes_total/enc} -radix hex {1 0ns}
force192
add_force {/aes_total/keygen} -radix hex {1 0ns}
force193
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force194
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force195
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force196
add_force {/aes_total/run} -radix hex {1 0ns}
force197
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force198
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force199
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force200
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force201
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force202
add_force {/aes_total/aes_in} -radix hex {69c4e0d86a7b0430d8cdb78070b4c55a 0ns}
force203
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force204
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force205
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force206
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force207
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force208
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f1011121314151617 0ns}
force209
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force210
add_force {/aes_total/mode} -radix hex {2 0ns}
force211
add_force {/aes_total/enc} -radix hex {1 0ns}
force212
add_force {/aes_total/keygen} -radix hex {1 0ns}
force213
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force214
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force215
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force216
add_force {/aes_total/run} -radix hex {1 0ns}
force217
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force218
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force219
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force220
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force221
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force222
add_force {/aes_total/aes_in} -radix hex {dda97ca4864cdfe06eaf70a0ec0d7191 0ns}
force223
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force224
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force225
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force226
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force227
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force228
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f1011121314151617 0ns}
force229
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force230
add_force {/aes_total/mode} -radix hex {2 0ns}
force231
add_force {/aes_total/enc} -radix hex {1 0ns}
force232
add_force {/aes_total/keygen} -radix hex {1 0ns}
force233
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force234
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force235
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force236
add_force {/aes_total/run} -radix hex {1 0ns}
force237
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force238
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force239
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force240
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force241
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force242
add_force {/aes_total/aes_in} -radix hex {dda97ca4864cdfe06eaf70a0ec0d7191 0ns}
force243
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force244
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force245
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force246
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force247
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force248
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f1011121314151617 0ns}
force249
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force250
add_force {/aes_total/mode} -radix hex {2 0ns}
force251
add_force {/aes_total/enc} -radix hex {1 0ns}
force252
add_force {/aes_total/keygen} -radix hex {1 0ns}
force253
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force254
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force255
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force256
add_force {/aes_total/run} -radix hex {1 0ns}
force257
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force258
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force259
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force260
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force261
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force262
add_force {/aes_total/aes_in} -radix hex {dda97ca4864cdfe06eaf70a0ec0d7191 0ns}
force263
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force264
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force265
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force266
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force267
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force268
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f1011121314151617 0ns}
force269
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force270
add_force {/aes_total/mode} -radix hex {2 0ns}
force271
add_force {/aes_total/enc} -radix hex {1 0ns}
force272
add_force {/aes_total/keygen} -radix hex {1 0ns}
force273
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force274
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force275
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force276
add_force {/aes_total/run} -radix hex {1 0ns}
force277
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force278
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force279
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force280
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force281
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force282
add_force {/aes_total/aes_in} -radix hex {dda97ca4864cdfe06eaf70a0ec0d7191 0ns}
force283
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force284
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force285
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force286
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force287
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force288
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force289
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force290
add_force {/aes_total/mode} -radix hex {1 0ns}
force291
add_force {/aes_total/enc} -radix hex {1 0ns}
force292
add_force {/aes_total/keygen} -radix hex {1 0ns}
force293
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force294
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force295
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force296
add_force {/aes_total/run} -radix hex {1 0ns}
force297
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force298
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force299
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force300
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force301
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force302
add_force {/aes_total/aes_in} -radix hex {69c4e0d86a7b0430d8cdb78070b4c55a 0ns}
force303
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force304
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force305
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force306
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force307
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force308
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force309
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force310
add_force {/aes_total/mode} -radix hex {1 0ns}
force311
add_force {/aes_total/enc} -radix hex {1 0ns}
force312
add_force {/aes_total/keygen} -radix hex {1 0ns}
force313
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force314
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force315
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force316
add_force {/aes_total/run} -radix hex {1 0ns}
force317
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force318
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force319
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force320
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force321
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force322
add_force {/aes_total/aes_in} -radix hex {69c4e0d86a7b0430d8cdb78070b4c55a 0ns}
force323
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force324
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force325
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force326
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force327
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force328
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f1011121314151617 0ns}
force329
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force330
add_force {/aes_total/mode} -radix hex {2 0ns}
force331
add_force {/aes_total/enc} -radix hex {1 0ns}
force332
add_force {/aes_total/keygen} -radix hex {1 0ns}
force333
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force334
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force335
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force336
add_force {/aes_total/run} -radix hex {1 0ns}
force337
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force338
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force339
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force340
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force341
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force342
add_force {/aes_total/aes_in} -radix hex {dda97ca4864cdfe06eaf70a0ec0d7191 0ns}
force343
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force344
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force345
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force346
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force347
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force348
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f 0ns}
force349
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force350
add_force {/aes_total/mode} -radix hex {3 0ns}
force351
add_force {/aes_total/enc} -radix hex {1 0ns}
force352
add_force {/aes_total/keygen} -radix hex {1 0ns}
force353
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force354
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force355
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force356
add_force {/aes_total/run} -radix hex {1 0ns}
force357
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force358
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force359
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force360
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force361
run 1000 ns
run 1000 ns
add_force {/aes_total/enc} -radix hex {0 0ns}
force362
add_force {/aes_total/aes_in} -radix hex {8ea2b7ca516745bfeafc49904b496089 0ns}
force363
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force364
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force365
run 1000 ns
