# compile vhdl design source files
vhdl xil_defaultlib  "../../../bcd-adder.srcs/sources_1/new/half_adder.vhd"
vhdl xil_defaultlib  "../../../bcd-adder.srcs/sources_1/new/multiplier.vhd"
vhdl xil_defaultlib  "../../../bcd-adder.srcs/sources_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../bcd-adder.srcs/sources_1/new/bcd_adder.vhd"
vhdl xil_defaultlib  "../../../bcd-adder.srcs/sim_1/new/bcd_adder_tb.vhd"

# Do not sort compile order
nosort
