Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 18 22:05:30 2022
| Host         : dt25-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            2 |
|      4 |            1 |
|      8 |            9 |
|      9 |            1 |
|     14 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |              47 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             176 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                    Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+
|  uart_generator_clock/CLK                                |                                                    | uart_fifo_transmitter/fifo_reg[0][0]_0       |                1 |              2 |
|  uart_fifo_transmitter/write_fifo_receiver_reg_i_2_n_0   |                                                    |                                              |                1 |              3 |
|  uart_fifo_transmitter/read_fifo_transmitter_reg_i_2_n_0 |                                                    |                                              |                1 |              3 |
|  uart_generator_clock/CLK                                | uart_transmitter/bit_count[3]_i_1_n_0              | uart_fifo_transmitter/fifo_reg[0][0]_0       |                2 |              4 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[5][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                2 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[4][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                3 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[3][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                1 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[7][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                4 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[6][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                2 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[1][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                1 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[0][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                1 |              8 |
|  clk_IBUF_BUFG                                           | uart_fifo_transmitter/fifo[2][7]_i_1_n_0           | uart_fifo_transmitter/fifo_reg[0][0]_0       |                2 |              8 |
|  push_data_DUT/data_reg[7]_i_2_n_0                       |                                                    |                                              |                2 |              8 |
|  uart_generator_clock/CLK                                | uart_transmitter/state[1]_i_1_n_0                  | uart_fifo_transmitter/fifo_reg[0][0]_0       |                3 |              9 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/div_DUT/E[0]             | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                2 |             14 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/div_DUT/Q[13]_i_1_n_0    | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                4 |             14 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/time_ms0                 | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                4 |             14 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/div_DUT/Y                | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                4 |             14 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/time_tik_0               | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                6 |             16 |
|  clk_IBUF_BUFG                                           |                                                    | uart_fifo_transmitter/fifo_reg[0][0]_0       |                7 |             21 |
|  clk_IBUF_BUFG                                           |                                                    | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |               11 |             24 |
|  clk_IBUF_BUFG                                           | non_stop_ETC/datapath_DUT/div_DUT/count[4]_i_1_n_0 | non_stop_ETC/datapath_DUT/div_DUT/A_reg[0]_0 |                9 |             27 |
+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+


