#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  7 12:18:55 2022
# Process ID: 41064
# Current directory: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.runs/synth_1
# Command line: vivado.exe -log FSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM.tcl
# Log file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.runs/synth_1/FSM.vds
# Journal file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM.tcl -notrace
Command: synth_design -top FSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.113 ; gain = 97.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:3]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0011 
	Parameter S3 bound to: 4'b0111 
	Parameter S4 bound to: 4'b1111 
	Parameter PWM_input bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'clkgen' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/clkgen.v:2]
INFO: [Synth 8-256] done synthesizing module 'clkgen' (1#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/clkgen.v:2]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:36]
WARNING: [Synth 8-567] referenced signal 'count1' should be on the sensitivity list [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:36]
WARNING: [Synth 8-567] referenced signal 'PWM' should be on the sensitivity list [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:36]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:3]
WARNING: [Synth 8-3331] design FSM has unconnected port led[15]
WARNING: [Synth 8-3331] design FSM has unconnected port led[14]
WARNING: [Synth 8-3331] design FSM has unconnected port led[13]
WARNING: [Synth 8-3331] design FSM has unconnected port led[12]
WARNING: [Synth 8-3331] design FSM has unconnected port led[11]
WARNING: [Synth 8-3331] design FSM has unconnected port led[10]
WARNING: [Synth 8-3331] design FSM has unconnected port led[9]
WARNING: [Synth 8-3331] design FSM has unconnected port led[8]
WARNING: [Synth 8-3331] design FSM has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 441.496 ; gain = 149.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 441.496 ; gain = 149.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Basys3_FSM_dim.xdc]
Finished Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Basys3_FSM_dim.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Basys3_FSM_dim.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 775.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/clkgen.v:11]
INFO: [Synth 8-5544] ROM "nextstate_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_r_reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_l_reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'PWM_reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'count1_reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/Lab4_FSM_dim.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module clkgen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkgen_0/count_reg was removed.  [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.srcs/sources_1/new/clkgen.v:11]
WARNING: [Synth 8-3331] design FSM has unconnected port led[15]
WARNING: [Synth 8-3331] design FSM has unconnected port led[14]
WARNING: [Synth 8-3331] design FSM has unconnected port led[13]
WARNING: [Synth 8-3331] design FSM has unconnected port led[12]
WARNING: [Synth 8-3331] design FSM has unconnected port led[11]
WARNING: [Synth 8-3331] design FSM has unconnected port led[10]
WARNING: [Synth 8-3331] design FSM has unconnected port led[9]
WARNING: [Synth 8-3331] design FSM has unconnected port led[8]
WARNING: [Synth 8-3331] design FSM has unconnected port sw[3]
INFO: [Synth 8-3886] merging instance 'count1_reg[26]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[27]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[28]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[22]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[23]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[24]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[25]' (LD) to 'count1_reg[32]'
INFO: [Synth 8-3886] merging instance 'count1_reg[32]' (LD) to 'count1_reg[31]'
INFO: [Synth 8-3886] merging instance 'count1_reg[31]' (LD) to 'count1_reg[30]'
INFO: [Synth 8-3886] merging instance 'count1_reg[29]' (LD) to 'count1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count1_reg[30] )
WARNING: [Synth 8-3332] Sequential element (count1_reg[30]) is unused and will be removed from module FSM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 775.004 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 782.434 ; gain = 490.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     2|
|4     |LUT2   |    29|
|5     |LUT3   |     7|
|6     |LUT4   |     5|
|7     |LUT5   |     7|
|8     |LUT6   |    11|
|9     |FDRE   |    35|
|10    |LD     |    30|
|11    |LDC    |     4|
|12    |IBUF   |     4|
|13    |OBUF   |     8|
|14    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   164|
|2     |  clkgen_0 |clkgen |    42|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 783.754 ; gain = 158.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 783.754 ; gain = 491.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 30 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 783.754 ; gain = 504.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab4_FSM_dim/Lab4_FSM_dim.runs/synth_1/FSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_utilization_synth.rpt -pb FSM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 783.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 12:19:30 2022...
