Synthesis report
Wed Aug 30 13:42:13 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Additional Pragma Usages
  2. Verilog Macro Usage
  3. Synthesis Source Files Read
  4. Warnings for cxltyp3_memexp_ddr4_top.sv
  5. Warnings for common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
  6. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv
  7. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv
  8. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv
  9. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv
 10. Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv
 11. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv
 12. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv
 13. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv
 14. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv
 15. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv
 16. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv
 17. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv
 18. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv
 19. Warnings for common/ex_default_csr/ex_default_csr_top.sv
 20. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv
 21. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv
 22. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv
 23. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv
 24. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv
 25. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv
 26. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv
 27. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv
 28. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv
 29. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv
 30. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv
 31. Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv
 32. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv
 33. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v
 34. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv
 35. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv
 36. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv
 37. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv
 38. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv
 39. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv
 40. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv
 41. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv
 42. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv
 43. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv
 44. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv
 45. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv
 46. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv
 47. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv
 48. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv
 49. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv
 50. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv
 51. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv
 52. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv
 53. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv
 54. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv
 55. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv
 56. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv
 57. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv
 58. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv
 59. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv
 60. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv
 61. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv
 62. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv
 63. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv
 64. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv
 65. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv
 66. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv
 67. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv
 68. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv
 69. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv
 70. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv
 71. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv
 72. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv
 73. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv
 74. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv
 75. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv
 76. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv
 77. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv
 78. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv
 79. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv
 80. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv
 81. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv
 82. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv
 83. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv
 84. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v
 85. Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv
 86. Synthesis Messages



+--------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                             ;
+--------+---------------+-------------------------------------------------------------+
; Entity ; Name          ; Location                                                    ;
+--------+---------------+-------------------------------------------------------------+
; --     ; translate_off ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:318     ;
; --     ; translate_on  ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:351     ;
; --     ; translate_off ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:647  ;
; --     ; translate_on  ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:782  ;
; --     ; translate_off ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:668        ;
; --     ; translate_on  ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:673        ;
; --     ; translate_off ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:26 ;
; --     ; translate_on  ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:28 ;
; --     ; translate_off ; intel_pcie_reset_sync.v:39                                  ;
; --     ; translate_on  ; intel_pcie_reset_sync.v:41                                  ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:79                           ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:128                          ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:146                          ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:159                          ;
; --     ; translate_off ; intel_pcie_bam_v2.sv:35                                     ;
; --     ; translate_on  ; intel_pcie_bam_v2.sv:37                                     ;
; --     ; translate_off ; intel_pcie_bam_v2_avmm_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avmm_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_avst_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avst_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_cpl.sv:36                                 ;
; --     ; translate_on  ; intel_pcie_bam_v2_cpl.sv:38                                 ;
; --     ; translate_off ; intel_pcie_bam_v2_fifos.sv:36                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_fifos.sv:38                               ;
; --     ; translate_off ; intel_pcie_bam_v2_rw.sv:39                                  ;
; --     ; translate_on  ; intel_pcie_bam_v2_rw.sv:41                                  ;
; --     ; translate_off ; intel_pcie_bam_v2_sch_intf.sv:38                            ;
; --     ; translate_on  ; intel_pcie_bam_v2_sch_intf.sv:40                            ;
; --     ; translate_off ; intel_cxl_bam_v2_crdt_intf.sv:47                            ;
; --     ; translate_on  ; intel_cxl_bam_v2_crdt_intf.sv:49                            ;
; --     ; translate_off ; intel_pcie_bam_v2_hwtcl.sv:34                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_hwtcl.sv:36                               ;
+--------+---------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Name                                                                                                                                                        ; Location ; From ; Value                                                                                                                                                                                       ; Arguments                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 330      ; None ;                                                                                                                                                                                             ;                                   ;
;     REPORT_UVM_ERR                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 38       ; None ;                                                                                                                                                                                             ;                                   ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 376      ; None ;                                                                                                                                                                                             ;                                   ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     SIM_MC_RAM_INIT_W_ZERO_PARTIAL_ONLY                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 450      ; None ;                                                                                                                                                                                             ;                                   ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     INCLUDE_CXLMEM_READY                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 31       ; QSF  ;                                                                                                                                                                                             ;                                   ;
; common/mc_top/mc_top.sv                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     ENABLE_DDR_DBI_PINS                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 44       ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 158      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 596      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 616      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;     INCLUDE_CXLMEM_READY                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 130      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 257      ; QSF  ;                                                                                                                                                                                             ;                                   ;
; cxltyp3_memexp_ddr4_top.qsf                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     BRDREV_1_BOARD                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 86       ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_LINK_WIDTH_X16                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 87       ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_POR_TYPE3                                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 81       ;      ;                                                                                                                                                                                             ;                                   ;
;     DEF_ENABLE_CRD_ADD                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 92       ;      ;                                                                                                                                                                                             ;                                   ;
;     DEF_ENABLE_CRD_STEAL                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 93       ;      ;                                                                                                                                                                                             ;                                   ;
;     DEF_ENABLE_MERGER                                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 94       ;      ;                                                                                                                                                                                             ;                                   ;
;     DEF_ENABLE_PARSER                                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 91       ;      ;                                                                                                                                                                                             ;                                   ;
;     DEVKIT_BOARD                                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 89       ;      ;                                                                                                                                                                                             ;                                   ;
;     DIEREV_B_BOARD                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 95       ;      ;                                                                                                                                                                                             ;                                   ;
;     ENABLE_DDR_DBI_PINS                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 88       ;      ;                                                                                                                                                                                             ;                                   ;
;     HDM_64G                                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 82       ;      ;                                                                                                                                                                                             ;                                   ;
;     HYC                                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 80       ;      ;                                                                                                                                                                                             ;                                   ;
;     HYC_BOARD                                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 85       ;      ;                                                                                                                                                                                             ;                                   ;
;     INCLUDE_CXLMEM_READY                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 84       ;      ;                                                                                                                                                                                             ;                                   ;
;     MEM_EXPANDER                                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 90       ;      ;                                                                                                                                                                                             ;                                   ;
;     QUARTUS_FPGA_SYNTH                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 79       ;      ;                                                                                                                                                                                             ;                                   ;
;     RNR_B0_TILE                                                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 100      ;      ;                                                                                                                                                                                             ;                                   ;
;     RNR_CXL_SOFT_WRAPPER_MODELSIM                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 78       ;      ;                                                                                                                                                                                             ;                                   ;
;     RNR_TWO_SLICE_CXL_X16                                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 96       ;      ;                                                                                                                                                                                             ;                                   ;
;     SPR_D0                                                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 83       ;      ;                                                                                                                                                                                             ;                                   ;
; cxltyp3_memexp_ddr4_top.sv                                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     ENABLE_DDR_DBI_PINS                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 84       ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 1129     ; QSF  ;                                                                                                                                                                                             ;                                   ;
;     HDM_64G                                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 71       ; QSF  ;                                                                                                                                                                                             ;                                   ;
;     QUARTUS_FPGA_SYNTH                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 34       ; QSF  ;                                                                                                                                                                                             ;                                   ;
; ed_top_wrapper_typ3.sv                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     ENABLE_1_BBS_SLICE                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 870      ; None ;                                                                                                                                                                                             ;                                   ;
;     ENABLE_DDR_DBI_PINS                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 390      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 888      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 964      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;     HDM_64G                                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 377      ; QSF  ;                                                                                                                                                                                             ;                                   ;
;         Refer                                                                                                                                               ; 732      ; QSF  ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_AFFF                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(negedge clk or negedge rst_l)                                                                                                                                                   ; clk,rst_l,rst_val,a_ff,a          ;
;                                                                                                                                                             ;          ;      ;                  if (~rst_l) a_ff <= rst_val; else a_ff <= a                                                                                                                                ;                                   ;
;     CXL_IO_SS_ARFF                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(posedge clk or negedge rst_l)	                                                                                                                                                  ; clk,rst_l,rst_val,a_ff,a          ;
;                                                                                                                                                             ;          ;      ; 		 if (~rst_l) a_ff <= rst_val; else a_ff <= a                                                                                                                                              ;                                   ;
;     CXL_IO_SS_ARFF_ENB                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(posedge clk or negedge reset_b)                                                                                                                                                 ; clk,reset_b,rst_val,a_ff,a,enable ;
;                                                                                                                                                             ;          ;      ;           if (~reset_b) a_ff <= rst_val;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;           else          a_ff <= (enable) ? a : a_ff                                                                                                                                         ;                                   ;
;     CXL_IO_SS_CXP_FLOPMACRO_VM                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_DFF                                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(posedge clk)	                                                                                                                                                                   ; clk,a_ff,a                        ;
;                                                                                                                                                             ;          ;      ; 		 a_ff <= a                                                                                                                                                                                ;                                   ;
;     CXL_IO_SS_SRFF                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(posedge clk)	                                                                                                                                                                   ; clk,rst_l,rst_val,a_ff,a          ;
;                                                                                                                                                             ;          ;      ; 		 if (~rst_l) a_ff <= rst_val; else a_ff <= a                                                                                                                                              ;                                   ;
;     CXL_IO_SS_SRFF_ENB                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 114      ;      ; always_ff @(posedge clk)                                                                                                                                                                    ; clk,reset_b,rst_val,a_ff,a,enable ;
;                                                                                                                                                             ;          ;      ;           if (~reset_b) a_ff <= rst_val;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;           else          a_ff <= (enable) ? a : a_ff                                                                                                                                         ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_gtunit_structs                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 79       ;      ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_IMPORT_RTLGEN_LATEST_PKG                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; import cxl_io_rtlgen_pkg_cmb_adapter::*;                                                                                                                                                    ;                                   ;
;     CXL_IO_SS_RTLGEN_ASSERT                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; lbl: assert final (valid_condition)                                                                                                                                                         ; lbl,valid_condition,fail_msg      ;
;                                                                                                                                                             ;          ;      ;          else $error(fail_msg);                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list           ;
;                                                                                                                                                             ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;         `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;      end                                                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data            ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.sai[7:0] = `CXL_IO_SS_RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);  ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                            ; cr_req,sb_req                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                  ; cr_req,sb_req                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                       ; cr_req                            ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                             ; cr_req                            ;
;     CXL_IO_SS_RTLGEN_INC_cmb_adapter                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_RTLGEN_LCB                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk             ;
;     CXL_IO_SS_RTLGEN_SAI_SB_TO_CR                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                            ;
;     CXL_IO_SS_RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                     ;
;                                                                                                                                                             ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                     ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                     ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                   ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                   ;
;     CXL_IO_SS_RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                            ;
;                                                                                                                                                             ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_IMPORT_RTLGEN_LATEST_PKG                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; import cxl_io_rtlgen_pkg_cmb_customsb::*;                                                                                                                                                   ;                                   ;
;     CXL_IO_SS_RTLGEN_ASSERT                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; lbl: assert final (valid_condition)                                                                                                                                                         ; lbl,valid_condition,fail_msg      ;
;                                                                                                                                                             ;          ;      ;          else $error(fail_msg);                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list           ;
;                                                                                                                                                             ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;         `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;      end                                                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data            ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.sai[7:0] = `CXL_IO_SS_RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);  ;                                   ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                            ; cr_req,sb_req                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                  ; cr_req,sb_req                     ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                       ; cr_req                            ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                             ; cr_req                            ;
;     CXL_IO_SS_RTLGEN_INC_cmb_customsb                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_RTLGEN_LCB                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk             ;
;     CXL_IO_SS_RTLGEN_SAI_SB_TO_CR                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                            ;
;     CXL_IO_SS_RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                     ;
;                                                                                                                                                             ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                     ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                     ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                   ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                   ;
;     CXL_IO_SS_RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 169      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                            ;
;                                                                                                                                                             ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_STRAP_STRUCT                                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 84       ;      ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CXL_IO_SS_TLP_ENUM                                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 157      ;      ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF                                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q      ;
;                                                                                                                                                             ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;         else                                                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q      ;
;                                                                                                                                                             ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;         else                                                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q  ;
;                                                                                                                                                             ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                   ;
;                                                                                                                                                             ;          ;      ;         else                                                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_RSTD                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q      ;
;                                                                                                                                                             ;          ;      ;    generate                                                                                                                                                                                 ;                                   ;
;                                                                                                                                                             ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;                else if (en)                                                                                                                                                                 ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;       end                                                                                                                                                                                   ;                                   ;
;                                                                                                                                                             ;          ;      ;    endgenerate                                                                                                                                                                              ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_SYNCRST                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q  ;
;                                                                                                                                                             ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                   ;
;                                                                                                                                                             ;          ;      ;         else                                                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_FF                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q         ;
;                                                                                                                                                             ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q         ;
;                                                                                                                                                             ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE_SYNCRST                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q     ;
;                                                                                                                                                             ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                   ;
;                                                                                                                                                             ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_RSTD                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q         ;
;                                                                                                                                                             ;          ;      ;    generate                                                                                                                                                                                 ;                                   ;
;                                                                                                                                                             ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                   ;
;                                                                                                                                                             ;          ;      ;                else                                                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;       end                                                                                                                                                                                   ;                                   ;
;                                                                                                                                                             ;          ;      ;    endgenerate                                                                                                                                                                              ;                                   ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_SYNCRST                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 170      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q     ;
;                                                                                                                                                             ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                   ;
;                                                                                                                                                             ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     rnr_cxl_soft_ip_intf                                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 267      ;      ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv                  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     rnr_ial_sip_intf                                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 54       ;      ;                                                                                                                                                                                             ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                   ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list           ;
;                                                                                                                                                             ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;      end                                                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data            ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                   ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                     ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                     ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                            ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                            ;
;     RTLGEN_INC_V12                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ;                                                                                                                                                                                             ;                                   ;
;     RTLGEN_LCB                                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk             ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                            ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                     ;
;                                                                                                                                                             ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                     ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                   ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                   ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                            ;
;                                                                                                                                                             ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv                 ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                   ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list           ;
;                                                                                                                                                             ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                   ;
;                                                                                                                                                             ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;      end                                                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data            ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                   ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                     ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                     ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                            ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                            ;
;     RTLGEN_INC_V12                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ;                                                                                                                                                                                             ;                                   ;
;     RTLGEN_LCB                                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk             ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                            ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                     ;
;                                                                                                                                                             ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                     ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                   ;
;                                                                                                                                                             ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                   ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                            ;
;                                                                                                                                                             ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                   ;
;                                                                                                                                                             ;          ;      ;   end                                                                                                                                                                                       ;                                   ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv                  ;          ;      ;                                                                                                                                                                                             ;                                   ;
;     CFGPKG_V12                                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                   ;
;         Define                                                                                                                                              ; 172      ;      ;                                                                                                                                                                                             ;                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                                                                                 ; File Type                                        ; File Name with Absolute Path                                                                                                                                                                                                                                                                        ; Library                          ; MD5                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+
; common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv                                                                                                                                                      ;                                  ; 7e4b194c6f035341d17baa71ca04db79 ;
; common/cxl_compliance/cxl_compliance_csr_top.sv                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_compliance/cxl_compliance_csr_top.sv                                                                                                                                                             ;                                  ; 876fe579b42ffa2ee3a1376e14441f2b ;
; common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                                  ;                                  ; b2274d11d6397f294da3530c234c85f1 ;
; common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                                                 ;                                  ; 235159055597eb638dd01b8d7fc7dd75 ;
; common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                                                      ;                                  ; 391565bf46174b03982e4e892e754fbf ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                                          ;                                  ; a12ee1952c617071773ed9aa6cbab411 ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                                           ;                                  ; 439a38f06796d049e45ff843768dbf6a ;
; common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                                          ;                                  ; a8b500ef50016719b945cc1c65cad66c ;
; common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                                            ;                                  ; a88749393cc478db76f24d41380f6cb8 ;
; common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                                                       ;                                  ; a218d702e60bf657df9db84355c435e4 ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                                            ;                                  ; c6e6e0768aeb1cf507ef0826067be258 ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                                            ;                                  ; 4d464c60c1ab385122fc4b1a3a6356ee ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                                                 ;                                  ; 5ee6db416ee1b8f1c25020d6f0b5449c ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                                                 ;                                  ; a19b1bdec02a7693a079aeeb051cee4e ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                                             ;                                  ; d7c0a975455995775849381a23d449c0 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                                                        ;                                  ; 4238fa53c3e922b6a0d3da9a7303e6ac ;
; common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                                                ;                                  ; 3ec469d2043132bdd53e1dd3b96b85d5 ;
; common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                                               ;                                  ; 4af42b96599f2400754985b565aeab3f ;
; common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                                                     ;                                  ; f0c5d772ce5464a0abeab27809c9dbd3 ;
; common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                                                      ;                                  ; d29a2552c63475165172bf934121202b ;
; common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                                               ;                                  ; 1b8dc86bf00bea999fd59a5a3cc4d012 ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                                         ;                                  ; a44d5cb88274f91dde80e1e7efd291f1 ;
; common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                                               ;                                  ; 01b64807984b6ad1d280b62021dbb1a6 ;
; common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                                               ;                                  ; 9c40cbc86463b7c8b0368a70341a4884 ;
; common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                                                     ;                                  ; edfa54811a92e6953000e215b7b21760 ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                                                   ;                                  ; 5bbf2da5330b06d51031f8feab3e3d07 ;
; common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                                                      ;                                  ; 1152ec5182eaccc5fff8798ada9fa6ea ;
; common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                                                ;                                  ; 215f54ae18e16db32fbfce203fa0f594 ;
; common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                                             ;                                  ; f389c56d08edb8e09cf3d319d177ed23 ;
; common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                                                ;                                  ; d341b8ddb65842a7cdec534690f551a9 ;
; common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                                                  ;                                  ; 9443fbb8e89848d47d1f92acd3dcff19 ;
; common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                                                      ;                                  ; 7056901670d2f4aaff9dc0867d51b8a8 ;
; common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                                                   ;                                  ; 8b809c35eedda4326432da0f8b6812d5 ;
; common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                                               ;                                  ; 7cef65f3b1626db5e27d1753d7cdc1e2 ;
; common/cxl_pio/pcie_ed.v                                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed.v                                                                                                                                                                                    ;                                  ; deabe14c2591b00a2595a0ce2cd8b9c8 ;
; common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                                                      ;                                  ; 123da1e11f9d4eb4ae5c04071f101059 ;
; common/mc_top/mc_top.sv                                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_top.sv                                                                                                                                                                                     ;                                  ; fe50ccf15e43e0148a5c759a809ee8a8 ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_channel_adapter.sv                                                                                                                                                                         ;                                  ; 035c62ca6354291bfad8857c64489b68 ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                                                    ;                                  ; 4b2272fece1a1fde0d7729541d3e7e53 ;
; common/mc_top/mc_rmw_shim.sv                                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_rmw_shim.sv                                                                                                                                                                                ;                                  ; e37e032e8308641abd43a61c85cdbb8b ;
; common/mc_top/mc_ecc.sv                                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_ecc.sv                                                                                                                                                                                     ;                                  ; cd3cf580cefe0b5a637f1a6f0d855afa ;
; common/afu/afu_top.sv                                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/afu/afu_top.sv                                                                                                                                                                                       ;                                  ; 1a956c3314b0ebba716da839d146cad8 ;
; common/afu/afu_csr_avmm_slave.sv                                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/afu/afu_csr_avmm_slave.sv                                                                                                                                                                            ;                                  ; d66dd13f0fc1e77985ea666a0315af21 ;
; common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                                          ;                                  ; 4269f5114916b28232e19ab282576a4c ;
; common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                                                 ;                                  ; 9ceff8ea8eac14f13c691643bad70063 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                                                                                           ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                                                      ;                                  ; f107b7ce25305358ff16c301f9166619 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1910/synth/altecc_enc_latency0_altecc_1910_azqkyey.v                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1910/synth/altecc_enc_latency0_altecc_1910_azqkyey.v                                                                                             ; altecc_1910                      ; 965fe15e02260ac687c93fa910f5ae80 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                                             ; altecc_enc_latency0              ; 84bc82a9393d381698617a61efe3f9da ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                                                                                           ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                                                      ;                                  ; 554934eb525c150f6519b88736e62202 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1910/synth/altecc_dec_latency1_altecc_1910_lizxuqi.v                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1910/synth/altecc_dec_latency1_altecc_1910_lizxuqi.v                                                                                             ; altecc_1910                      ; 76e88a062e6bc19dcf950f8091c7046a ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                                             ; altecc_dec_latency1              ; 691134e6ae6001e375a168ca54e044b6 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                                                                                           ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                                                      ;                                  ; c858c63bfde6a612d23a4504694fc5db ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1910/synth/altecc_dec_latency2_altecc_1910_v36jjva.v                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1910/synth/altecc_dec_latency2_altecc_1910_v36jjva.v                                                                                             ; altecc_1910                      ; 749b56d8f6506b51e0ebc7d3bdba2099 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                                                                                  ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                                             ; altecc_dec_latency2              ; 72cf35d0c8fafa9c803e57682fab7bb2 ;
; common/mc_top/emif_ip/emif_cal_two_ch.ip                                                                                                                                                                                                         ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch.ip                                                                                                                                                                    ;                                  ; dbe7f3fd48c6053c29533b12da20cb57 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                                                              ; altera_emif_cal_iossm_262        ; 1dedabe84604768d8bb071483824f876 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                                                            ; altera_emif_cal_iossm_262        ; 6966254179a06df2b4036f431272a400 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_code.hex                                                                                                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_code.hex                                                                            ; altera_emif_cal_iossm_262        ; 202378942429237a7667b3c7627497bc ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.hex                                                                                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.hex                                                            ; altera_emif_cal_iossm_262        ; 114995d94aedb464c3f804f3294e318d ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.txt                                                                                                 ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_sim_global_param_tbl.txt                                                            ; altera_emif_cal_iossm_262        ; 386ccc71158dfaa0b9bcc7b84bca9cb0 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.hex                                                                                               ; User-Specified Hexadecimal (Intel-Format) File   ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.hex                                                          ; altera_emif_cal_iossm_262        ; 4e07dbdcee1b9fb06c4f275bf4271cb9 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.txt                                                                                               ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_synth_global_param_tbl.txt                                                          ; altera_emif_cal_iossm_262        ; dd27d6a3de5931c1f1a9d9efbbe24c04 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_arch.sv                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya_arch.sv                                                                             ; altera_emif_cal_iossm_262        ; 03e2f3561d416d8f49d6facc4e13223d ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya.sv                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_262/synth/emif_cal_two_ch_altera_emif_cal_iossm_262_7er3wya.sv                                                                                  ; altera_emif_cal_iossm_262        ; c92ee83e51506530f1501da911db74f8 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_262/synth/emif_cal_two_ch_altera_emif_cal_262_c4fgnxa.v                                                                                                                                    ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_262/synth/emif_cal_two_ch_altera_emif_cal_262_c4fgnxa.v                                                                                               ; altera_emif_cal_262              ; deec45a82f610da57596e1197a84e7e6 ;
; common/mc_top/emif_ip/emif_cal_two_ch/synth/emif_cal_two_ch.v                                                                                                                                                                                    ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif_cal_two_ch/synth/emif_cal_two_ch.v                                                                                                                                               ; emif_cal_two_ch                  ; 8d2d2271e89e13ad94e8ab78ca98e72b ;
; common/mc_top/emif_ip/emif.ip                                                                                                                                                                                                                    ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif.ip                                                                                                                                                                               ;                                  ; 47fbc1628979823dd151643e0dca001d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_top.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_top.sv                                                                                                        ; altera_emif_arch_fm_191          ; 466ee2a97f191f4190d8440e7c094758 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sv                                                                                                            ; altera_emif_arch_fm_191          ; eb38b287170d0ca7ee0aa8484ed76eac ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                                                        ; altera_emif_arch_fm_191          ; cfbd7997450be18074f2fc76aa635581 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                                                        ; altera_emif_arch_fm_191          ; 0b2b1d163c4f08f2f531457f912c9060 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                                                 ; altera_emif_arch_fm_191          ; f8888ab8564981de3a9ab3359791f53d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                                               ; altera_emif_arch_fm_191          ; 3ea7fd9f7ecc6b06b8873dd0c240e6f0 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                                               ; altera_emif_arch_fm_191          ; adfec5667e966b8f31098183f25670bd ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                                               ; altera_emif_arch_fm_191          ; 80ff7059d06e5d617520e8bed7b5b9da ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                                               ; altera_emif_arch_fm_191          ; c49c76784656158ed6da7efca2f23355 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                                               ; altera_emif_arch_fm_191          ; 60a75a2e59389318f2c8235eeab05d50 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                                                 ; altera_emif_arch_fm_191          ; bf22119578c033cbf2331a21d3cf7466 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                                                 ; altera_emif_arch_fm_191          ; 63bb6291505a79af1c9f0c44c1082c4f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                                                  ; altera_emif_arch_fm_191          ; c88289b3f172b750fe2c0c8cdeded62d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                                                 ; altera_emif_arch_fm_191          ; 6efd5a656b34ccd3e8088228da9d9ce6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                                         ; altera_emif_arch_fm_191          ; 35d436a0c9251b0130964c8186ee27fa ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                                                ; altera_emif_arch_fm_191          ; b92e655672283646c3e06ca4e2259e4d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                                              ; altera_emif_arch_fm_191          ; 85f0e1bfb7786bea00a49a5c21bb814f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                                         ; altera_emif_arch_fm_191          ; b04bafb50337480dfd3e8b1884df747f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                                              ; altera_emif_arch_fm_191          ; 17acb1c3aa6468dea9da87a37bef4ef1 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                                               ; altera_emif_arch_fm_191          ; 0e9361a6ac41e4c367d54b142d466db8 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                                                 ; altera_emif_arch_fm_191          ; abd4ff306fc2b1a37b4a069983307a3c ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                                               ; altera_emif_arch_fm_191          ; 3a52156c345984e003a19e8a99f52350 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                                                    ; altera_emif_arch_fm_191          ; c397f9c5451392a9f8aacf8fc7a00ae8 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                                               ; altera_emif_arch_fm_191          ; c84c421df20d7db06b1b4b80eadfa701 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                                                  ; altera_emif_arch_fm_191          ; a375ae014fad2a7cfa1059d1354d7b1a ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                                             ; altera_emif_arch_fm_191          ; fcc196247ed7a930637cf186217adc84 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                                                  ; altera_emif_arch_fm_191          ; 31e61e97a565877d50119455d7e85fe6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                                             ; altera_emif_arch_fm_191          ; 802956fd5d5b3ce230ed683b21ad4fc0 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                                                  ; altera_emif_arch_fm_191          ; d8404659d6a661fe4c26f47032ba1735 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                                             ; altera_emif_arch_fm_191          ; 059ae16dc41fe4304e410cd81a05d592 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                                                      ; altera_emif_arch_fm_191          ; 6247c18ca394c6013aff78c247681ff6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                                                      ; altera_emif_arch_fm_191          ; fac076358cc6aa05a06e5b0c72732580 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                                                        ; altera_emif_arch_fm_191          ; f868cbb8e3e9497e2745db9a39f765b1 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                                                                                         ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                                                    ; altera_emif_arch_fm_191          ; 5b4687792529b5affe600347320dd392 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_ip_parameters.dat                                                                                                                                  ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_ip_parameters.dat                                                                                             ; altera_emif_arch_fm_191          ; 1c03d5cc8c195c8650b9d749d654de7f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_spice_files.zip                                                                                                                                    ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_spice_files.zip                                                                                               ; altera_emif_arch_fm_191          ; ba36f54f4e7d606c412901f3a04d9295 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.hex                                                                                                                               ; User-Specified Hexadecimal (Intel-Format) File   ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.hex                                                                                          ; altera_emif_arch_fm_191          ; 3e10f8b587126a1e434a606f68436898 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.txt                                                                                                                               ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_synth.txt                                                                                          ; altera_emif_arch_fm_191          ; 47ff044d2cc92a31febed2b9e643e960 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_sim.txt                                                                                                                                 ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_seq_params_sim.txt                                                                                            ; altera_emif_arch_fm_191          ; d5d27371411737305da565dce1a650d7 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_readme.txt                                                                                                                                         ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy_readme.txt                                                                                                    ; altera_emif_arch_fm_191          ; 06a0a065843c36c671b4d2dccf2edfa3 ;
; common/mc_top/emif_ip/emif/altera_emif_fm_262/synth/emif_altera_emif_fm_262_ph4wewq.v                                                                                                                                                            ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/altera_emif_fm_262/synth/emif_altera_emif_fm_262_ph4wewq.v                                                                                                                       ; altera_emif_fm_262               ; 9e741406d325332160102d278037f5b3 ;
; common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                                                                                          ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                                                     ; emif                             ; 4e031ce24df10c954083d9182ac995bd ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                                                                              ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                                         ;                                  ; 8ad070104ea42a1fdb3c46e34986a5c9 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.v                                                                                                                                                     ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.v                                                                                                                ; fifo_1920                        ; d5a8a3b3295c89ba65369887fa98bcc0 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                                                                                 ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                                            ; rspfifo                          ; 675572321a914a13d5437cba3a3bb9d0 ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                                                                              ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                                         ;                                  ; b3973f92e4f8fdde975267cd909fa6a7 ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.v                                                                                                                                                     ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.v                                                                                                                ; fifo_1920                        ; c8b206bba06642ffee7f80afaa9e2f6a ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                                                                                 ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                                            ; reqfifo                          ; b80c4111a5902414610659ad3610f5a7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed.ip                                                                                                                                                                                                             ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed.ip                                                                                                                                                                                                             ;                                  ; bb9138d08e92df5ca1ebcfa12fb84256 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/rnr_cxl_pkg.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/rnr_cxl_pkg.sv                                                                                                                                                                   ; intel_rtile_cxl_ast_101          ; b77680bcfefdf3aaeed9c83db18dc143 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/z1578a_mdx1.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/z1578a_mdx1.sv                                                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 45d326ec4ac0d17da47445695f3cbfbd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/maib_and_rnr.dv.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/maib_and_rnr.dv.sv                                                                                                                                                               ; intel_rtile_cxl_ast_101          ; 382f05a9748f6c09d14a36a1cd40c55f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                                                                                     ; intel_rtile_cxl_ast_101          ; 756e0bff4cb63b3943ed151bc20a15a6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; 3c9a35d83fe5b68252912b90e430d907 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; a0c37990e79b24e66883ced3581b0770 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 15d40f8a3322f566cc2b136de2539b01 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; de5be056cdc08d546b89c6bc71699a27 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                                                                              ; intel_rtile_cxl_ast_101          ; fb4b7a42e7995e2539c997d53bee4e67 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; fc1e178be95b488d79276b0f21db5993 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; eccc36afbc7aa8e1ee5ce3dbf935415c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                                                                                 ; intel_rtile_cxl_ast_101          ; 6287b83be85b2d5775c4c16ceee86f83 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 4c4f93118422302c3acd05e06c11c226 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                                                                               ; intel_rtile_cxl_ast_101          ; 9d60b8884233ed1c2b84f76a6988b525 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; eeb53659b64b33c479979df8e634fcc4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; 599d9f460281e3ca174904026b0d65de ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                                                                                 ; intel_rtile_cxl_ast_101          ; ca14037d5d85479100efae5014898eaf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                                                                                       ; intel_rtile_cxl_ast_101          ; 53e32b171bde65f1d27f6896845603ae ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                                                                                          ; intel_rtile_cxl_ast_101          ; 0c823475eed623050276c7596e386b22 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                                                                                          ; intel_rtile_cxl_ast_101          ; 1f6566f4752912706075c8199d0ce619 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                                                                                             ; intel_rtile_cxl_ast_101          ; 38dc7858e830051f46128405be818cb0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                                                                                     ; intel_rtile_cxl_ast_101          ; d866ea64c7e7e803beb79b7cce813ee9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                                                                                             ; intel_rtile_cxl_ast_101          ; 7a08baae75435f85f0dd264ce159226d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; dfc073d64de00cba7f1d35657c8ecddb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                                                                                         ; intel_rtile_cxl_ast_101          ; d3d1602d96a1eeea923e3097569878b7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 41151cd5bddc1c1663de2a820925a733 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                                                                                         ; intel_rtile_cxl_ast_101          ; 55db9135aa3e81e3a720cb196288c926 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                                                                               ; intel_rtile_cxl_ast_101          ; 3edfb9b63352e38c4846ac25532d7ccd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 769f8d58be59bc589e458f96c005ccce ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                                                                                        ; intel_rtile_cxl_ast_101          ; 082722665f49d75a89917fac04473ab1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                                                                                ; intel_rtile_cxl_ast_101          ; 334d36e68dc71d3dfafc9e4983c73b2e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 55ba56f998d9b14fff62ed9968abd46d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; d35967bc6a4529cbf564205e011c57f9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                                                                                          ; intel_rtile_cxl_ast_101          ; d40d3758313eeb6e6240c431e849fc02 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; ad5ce862ebcac8c71883ca047ba933f2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; a1a7775e99fc925aa65f7e3d718e959d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; 1b0bd7316849e742a4e8f52ac0ca25b5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; 965aedf96752d6ea7fb6f47bcc632e84 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; d0ccea6ec773dfced3aa3db5b49eaea8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                                                                                           ; intel_rtile_cxl_ast_101          ; 9bc5bc65a0075f8c872312144e0d1ceb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                                                                                   ; intel_rtile_cxl_ast_101          ; 0a424789723a75eb09f9e5512c851add ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                                                                                         ; intel_rtile_cxl_ast_101          ; af73efcedaa1fd816295b0d91efa529b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                                                                                        ; intel_rtile_cxl_ast_101          ; be27db31eb483dc4f7459817eff76a4b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                                                                                     ; intel_rtile_cxl_ast_101          ; f6991aa03540ca3dd9774e1074637e8f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                                                                                     ; intel_rtile_cxl_ast_101          ; c95e9a7a4cb7cd2dec74aeaac5171784 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                                                                                 ; intel_rtile_cxl_ast_101          ; 91c664c55e8fa66910f16f983a87d89c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                                                                               ; intel_rtile_cxl_ast_101          ; 43a9904a1a339306075b9d8fbc58049d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                                                                                  ; intel_rtile_cxl_ast_101          ; 696748469aec1dba625d45798d5536ea ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                                                                                        ; intel_rtile_cxl_ast_101          ; b47a59b9fb05ff1b21388fef8ca6a32c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                                                                                ; intel_rtile_cxl_ast_101          ; 2b7589f533290e292fc34d5f6093df62 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                                                                                            ; intel_rtile_cxl_ast_101          ; 442df00d6b2d7ff8487940df0ba79b10 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                                                                                           ; intel_rtile_cxl_ast_101          ; 85771d44e44b6e89a501278956f334a5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                                                                               ; intel_rtile_cxl_ast_101          ; 0487931a394dbc8eecb3839ee12a6e71 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                                                                                ; intel_rtile_cxl_ast_101          ; 215d5dfca24958e23fb6e7d46d38f137 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                                                                                             ; intel_rtile_cxl_ast_101          ; fbc187e011681330b2f6b20125c91b3a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                                                                                  ; intel_rtile_cxl_ast_101          ; d73d208edf3423246898f9c467e30b7b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                                                                              ; intel_rtile_cxl_ast_101          ; 87f5db06c47968a2837ac6c2ad27c3fe ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                                                                                 ; intel_rtile_cxl_ast_101          ; deaadf74ed339455d65d53e371085689 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                                                                                             ; intel_rtile_cxl_ast_101          ; 8d179c6e9dd6ff5c97aa2783ef54b271 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                                                                                           ; intel_rtile_cxl_ast_101          ; 6257a8c69dcc55d527620188837232b8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                                                                               ; intel_rtile_cxl_ast_101          ; 4ddf2e2ab907e8156b61f9a3c5a76c47 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                                                                                           ; intel_rtile_cxl_ast_101          ; 1a9ee9abeb40aeeb877cf8911da017da ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                                                                                    ; intel_rtile_cxl_ast_101          ; 7a698c4efdab4697a208598c71a4d242 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 5ef049ac0b79e2b4a6a5f3fbc14d2da8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; f319574869ea0b6aad169671fea3bda8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 9da30a2dcbda236de6bbea92c9dac752 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 10bd5112dc03220ba7404fd44210e519 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 0348443bd6a9d4e544a06a7aa4401d7a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; c8ab61898531d42f9d693613d07af69e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 54a194218b8a7032cd9d8369d94de0a6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.mif                                                                                                                                                           ; User-Specified Memory Initialization File        ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.mif                                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 52fef9b317d2a327178e955eb9c84d89 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; c03ae7e03a12f875c14e0b85c5aeb658 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv                                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 64d7a86fd70e2e85e9ab4376ab57d819 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 609d1abe9a8a7adbfb9a6fb15b7880a4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; b5cd9755b5392f4243cba63e034be53c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 484f6c3295a2d7bd2e44fce04be1b1a8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; db85e2c9f68fa2b37fce6bcc4de9239a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 9c7df4df4c0befaa36ed1127c86582f5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; b27cffecdc070675082fdfeb41990a8d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; aadeac7feadc8bceb3751a70ca73c9e8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.sv                                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 4298a5f4b722381b3aa23bff38282735 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 1fae156dd10528b24ce002b747d995e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 2d3279067da0358270618427ef1877cb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                                                                                             ; intel_rtile_cxl_ast_101          ; adbd3efb77f01ef6b7db4e1f8533c445 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                                                                                            ; intel_rtile_cxl_ast_101          ; 12e0d4860e94a9c6cd2bd56d30233798 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                                                                                 ; intel_rtile_cxl_ast_101          ; b58d802fb2c7c45ab54c152fc2efa072 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 513805a9c6a6644f7ca9cf929fd2b4a2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 5d8e78ec4418f0acb58e447f91dcba7d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; 505941cb4f6806f712cfd83485373f1d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                                                                                 ; intel_rtile_cxl_ast_101          ; 7e4013e33bdae840d886c73ff454b13c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                                                                              ; intel_rtile_cxl_ast_101          ; 47e413af9e84f871dfcab8a650042813 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; fd84a89563ae8a97002e80ead091fc3d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                                                                                ; intel_rtile_cxl_ast_101          ; 758b3a2b7e3f90fbd0041fb5126093f8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; b0e60b403682a754a8b1c6b6b414cf6b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 734a992568a1aeabd2c2361b94d501c5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 449eb76bb050fb4fd8af1b647d616dca ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 082826e2cd80e45e5170301fa4615928 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                                                                                ; intel_rtile_cxl_ast_101          ; 933e2964e53445f08fe83a207a51be99 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                                                                              ; intel_rtile_cxl_ast_101          ; 878528a120aafe4b9a2bca3c4ff58d64 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 66bb248003f4fb21a698f5a00537b84c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                                                                               ; intel_rtile_cxl_ast_101          ; f12726d06744ae0b211ee8a5dc105561 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                                                                                ; intel_rtile_cxl_ast_101          ; 47059f167e0f293deca132963e6010e8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                                                                               ; intel_rtile_cxl_ast_101          ; b6d954a79f30c2df726b49f7c1b2c2bd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                                                                                          ; intel_rtile_cxl_ast_101          ; c2d9c782e7212cfeeb38ac4862237423 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; 687a35131bd482f7709a8cf78409912a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                                                                                ; intel_rtile_cxl_ast_101          ; 4d6f8edb6836104c8ae3e2df6a7075cd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; ee94864f5184f9b60681a76c4b851f6a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                                                                               ; intel_rtile_cxl_ast_101          ; 13e29c0874e8d3f6a973d5b9e9b1a090 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                                                                                       ; intel_rtile_cxl_ast_101          ; 7621f1e2dcf357041130f6c2ba4774f0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                                                                                    ; intel_rtile_cxl_ast_101          ; 3e561647fb4dc5aa2efe5191380fa38b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; 32f4da5bf0c96baebe22b482f5eafba7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                                                                                  ; intel_rtile_cxl_ast_101          ; 068521af476283659f9dca7e90b3241f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; 96e513ec45d427e65fdac06413eb619e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 54002cff96ccd03521ad87f638860087 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                                                                                         ; intel_rtile_cxl_ast_101          ; ee7aed40e588671b9c1029ca2060aafc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                                                                                          ; intel_rtile_cxl_ast_101          ; 144c78cef1f895ed1f43a3d232d2bcee ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; cade65019b49f7cc98cd428b5b267208 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                                                                                        ; intel_rtile_cxl_ast_101          ; e6f9876eb277bc365ad9b384355105f7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                                                                                        ; intel_rtile_cxl_ast_101          ; 3cdcc993713212f4939c1161603bdf49 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                                                                                     ; intel_rtile_cxl_ast_101          ; 130b3d83431711d6bfc3c61d637cff95 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                                                                                     ; intel_rtile_cxl_ast_101          ; 66cff06573473aa1f18d191e2de26bee ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                                                                                       ; intel_rtile_cxl_ast_101          ; 27d4c8a6bd09960a5cbea659437f0920 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                                                                                ; intel_rtile_cxl_ast_101          ; 4a0e3ff81e2b327f841dcf2f731a9d96 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                                                                                      ; intel_rtile_cxl_ast_101          ; eede4c24c6851c9767c1e939255203d9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                                                                                     ; intel_rtile_cxl_ast_101          ; 3440c7b3c99287204e5ae48e113a4ac1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                                                                                     ; intel_rtile_cxl_ast_101          ; d1a4a6d947c6bfd91272d6f96727e32f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                                                                                        ; intel_rtile_cxl_ast_101          ; 49e7cb9e05bfef4a2253c6df0aa08a9c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; 8af0e0c9f5d5ed392e712962efe2332a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                                                                                   ; intel_rtile_cxl_ast_101          ; 1dcd5902f84d3192fe26d84047475207 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                                                                                        ; intel_rtile_cxl_ast_101          ; 9e1795faec5ab4c3ae7701514d2145eb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                                                                                           ; intel_rtile_cxl_ast_101          ; f2f78c4d53848a38577580d8f8a2c84e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; 15f8dfe4bb3dbf77c34a47e72560f8e2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                                                                                          ; intel_rtile_cxl_ast_101          ; 6b3c4fb6b857e7947912b10d26770fbb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                                                                                 ; intel_rtile_cxl_ast_101          ; 17eb67d55d645001dce94fa5901cae38 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                                                                                             ; intel_rtile_cxl_ast_101          ; 7d44821fff0db5bd40d944a3c400443e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y.sv                                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y.sv                                                                                                                ; intel_rtile_cxl_ast_101          ; 17fd8e2beabd6230c97211c2e651dada ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtile_cxl_ip.v                                                                                                                                                                   ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtile_cxl_ip.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 5ec614d16e61956f6dd4503eb8c14e3e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v                                                                                                                             ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v                                                                                                                             ; altera_iopll_1931                ; bb0a12e52a526946d11db458eb3a11cc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                                                                               ; User-Specified File                              ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                                                                               ; altera_iopll_1931                ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_clkgen_pll.v                                                                                                                                                         ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_clkgen_pll.v                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 1db357f8e01a2e5f3e54d34492a1597c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_mm_interconnect_1920/synth/avmm_interconnect_altera_mm_interconnect_1920_x6i2ati.v                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_mm_interconnect_1920/synth/avmm_interconnect_altera_mm_interconnect_1920_x6i2ati.v                                            ; intel_rtile_cxl_top_170          ; 4ea08a6324b2efa20a5a6cb8b2ff16fc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_translator_191/synth/avmm_interconnect_altera_merlin_master_translator_191_g7h47bq.sv                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_translator_191/synth/avmm_interconnect_altera_merlin_master_translator_191_g7h47bq.sv                           ; intel_rtile_cxl_top_170          ; 2f2b21c9216bdb0347b73cc6572db654 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_translator_191/synth/avmm_interconnect_altera_merlin_slave_translator_191_x56fcki.sv                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_translator_191/synth/avmm_interconnect_altera_merlin_slave_translator_191_x56fcki.sv                             ; intel_rtile_cxl_top_170          ; dfa138e5ecf6c410ec23382d874c62e7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_agent_191/synth/avmm_interconnect_altera_merlin_master_agent_191_mpbm6tq.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_agent_191/synth/avmm_interconnect_altera_merlin_master_agent_191_mpbm6tq.sv                                     ; intel_rtile_cxl_top_170          ; 1a5361edec39fa788c2b25a5603edb14 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/avmm_interconnect_altera_merlin_slave_agent_191_ncfkfri.sv                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/avmm_interconnect_altera_merlin_slave_agent_191_ncfkfri.sv                                       ; intel_rtile_cxl_top_170          ; ef8b6487dc73c185785977ab273d96ec ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                              ; intel_rtile_cxl_top_170          ; b0dc35cd34e488d94a6bc55428875082 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v                                              ; intel_rtile_cxl_top_170          ; 8e51c07773d51f87c24b60445a0801e0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_it4pkhi.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_it4pkhi.sv                                               ; intel_rtile_cxl_top_170          ; c00116e17b834f9dcccf6523fe03eb70 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_icidkoa.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_icidkoa.sv                                               ; intel_rtile_cxl_top_170          ; d32bdeacceaf40ca94ca64c7a30e1d96 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_5r5zhgi.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_5r5zhgi.sv                                               ; intel_rtile_cxl_top_170          ; 2f7031a1168f4afc6a948600f0e86f87 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_j77kgli.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_j77kgli.sv                                               ; intel_rtile_cxl_top_170          ; 635377fc60a568d7f6114a38a8d2abd4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_2gqpuxa.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_2gqpuxa.sv                                               ; intel_rtile_cxl_top_170          ; ed528de22b2be7cc29b1afecdb3395e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_wf3vcdi.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_wf3vcdi.sv                                               ; intel_rtile_cxl_top_170          ; d3873c6498783c0dc153fa7d3da9666b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_keyv5yq.sv                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_keyv5yq.sv                                               ; intel_rtile_cxl_top_170          ; 18bc7c370f020f916d2c2eb77b888488 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                              ; intel_rtile_cxl_top_170          ; f8d4541c60e8950e5af5c2df02268bd8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                             ; intel_rtile_cxl_top_170          ; b41d80715ae8e5e9d074814bb422ed8d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_191_6blplji.sv                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_191_6blplji.sv                               ; intel_rtile_cxl_top_170          ; 8010d0fd1bef8e66507c1e1bea56a153 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vjflwfi.v          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vjflwfi.v          ; intel_rtile_cxl_top_170          ; 41169d1b55cd64c6f80090055666814f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_cqtay7y.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_cqtay7y.sv                                 ; intel_rtile_cxl_top_170          ; 98ece1b1b028ef9a47be9f2dfccd292b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                         ; intel_rtile_cxl_top_170          ; de5177220dd02385254ce9e2dc4ff5f8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                           ; intel_rtile_cxl_top_170          ; dbc062fc7820666e7670d13aaa4c1ddf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                            ; intel_rtile_cxl_top_170          ; 700df9a03d8c035b9d776d5c1c866ad2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                ; intel_rtile_cxl_top_170          ; 701fa91c204868fe53261b552b6b87cc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                ; intel_rtile_cxl_top_170          ; d2994b290464fd0733ab3e6628600d56 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                             ; intel_rtile_cxl_top_170          ; ce2aeccc5530824cdfdde4bf50ea9134 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                            ; intel_rtile_cxl_top_170          ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_wv5ldia.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_wv5ldia.sv                                 ; intel_rtile_cxl_top_170          ; dded0945dd38ab6aa34416afdef6ffba ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_5rwtq5i.v  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_5rwtq5i.v  ; intel_rtile_cxl_top_170          ; 415caf9cc31a3611d0d6f7990fee03e0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_7e5flyy.v  ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_7e5flyy.v  ; intel_rtile_cxl_top_170          ; 9008b259544f3eb676b432fc3e112fe3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_7qodgey.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_7qodgey.sv                                 ; intel_rtile_cxl_top_170          ; 4ed583627d62af48267b9120f1bf02ef ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_do3w3da.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_do3w3da.sv                                 ; intel_rtile_cxl_top_170          ; 23244dd5fb6781f849756733000fda0d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_mthhoaq.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_mthhoaq.sv                                 ; intel_rtile_cxl_top_170          ; 2eb331eefb9c9bf0bbccb79a3b9c2540 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_2kjodbq.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_2kjodbq.sv                                 ; intel_rtile_cxl_top_170          ; ad464621b3a5ddf9b698d3a8a1127f61 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_a4k7evi.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_a4k7evi.sv                                 ; intel_rtile_cxl_top_170          ; be6e6b1bf3a52a312cc4b5a876e03b8b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_sknv6vi.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_sknv6vi.sv                                 ; intel_rtile_cxl_top_170          ; 1eae993394eec103db90d06b48ce891f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_bsmfmma.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_bsmfmma.sv                                 ; intel_rtile_cxl_top_170          ; 2f010c97d3d759081f53cc1de50113a4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_t5ik4ly.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_t5ik4ly.sv                                     ; intel_rtile_cxl_top_170          ; 7041bc4ee28e41e5406ba7147a4b07ba ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                     ; intel_rtile_cxl_top_170          ; 011e4f887cae01deda8b8ba7acd23d61 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv                                     ; intel_rtile_cxl_top_170          ; fd8617c7b64d94c5ec02bbf7db9406f0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv                                     ; intel_rtile_cxl_top_170          ; 7b8dc0b82a800172a791e78c8b4a15c4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv                                     ; intel_rtile_cxl_top_170          ; 9e727fbe88a3ab63f5cabf6d440d4103 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_icrd6ja.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_icrd6ja.sv                                     ; intel_rtile_cxl_top_170          ; 8aedf1ed71066c4125e69f2991fd203a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv                                     ; intel_rtile_cxl_top_170          ; 7043207048e742779cc211e905eece21 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv                                     ; intel_rtile_cxl_top_170          ; 5d4439e5456a3f9dd0637803806cb18d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv                                 ; intel_rtile_cxl_top_170          ; 21e43c234c84e1933fb9cf8b2c52b077 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                            ; intel_rtile_cxl_top_170          ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                           ; intel_rtile_cxl_top_170          ; b0dc35cd34e488d94a6bc55428875082 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv                                 ; intel_rtile_cxl_top_170          ; 9680a6ba9596eb7510d58ff6e44a300b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv                                 ; intel_rtile_cxl_top_170          ; c8433881428de483bd775735e675a80e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv                                 ; intel_rtile_cxl_top_170          ; 2da394c9dd507d84a8d1e1bd7a309a53 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv                                 ; intel_rtile_cxl_top_170          ; cf652952d39261f684139f1f50ce6637 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv                                 ; intel_rtile_cxl_top_170          ; 13e0994ff3ce8152dd0cf405517937dc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/avmm_interconnect_altera_avalon_st_pipeline_stage_1920_zterisq.sv                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/avmm_interconnect_altera_avalon_st_pipeline_stage_1920_zterisq.sv                         ; intel_rtile_cxl_top_170          ; c1e971233f7f11a80340d927843b8f36 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                          ; intel_rtile_cxl_top_170          ; b41d80715ae8e5e9d074814bb422ed8d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/synth/avmm_interconnect.v                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/synth/avmm_interconnect.v                                                                                                            ; intel_rtile_cxl_top_170          ; e8e41d64578b88b55569f08ab4655c23 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_reset_in/synth/hip_reconfig_reset_in.v                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_reset_in/synth/hip_reconfig_reset_in.v                                                                               ; intel_rtile_cxl_top_170          ; d8ad8d01c61f5ac127247b28d8110b66 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_reset_in/synth/avmm_interconnect_reset_in.v                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_reset_in/synth/avmm_interconnect_reset_in.v                                                                     ; intel_rtile_cxl_top_170          ; c2891d8823187009b29d360a81f83cea ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/altera_avalon_mm_bridge_2001/synth/cmb2avst_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/altera_avalon_mm_bridge_2001/synth/cmb2avst_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                           ; intel_rtile_cxl_top_170          ; b1de4a38adcc76eab54829bef264a327 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/synth/cmb2avst_slave.v                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/synth/cmb2avst_slave.v                                                                                             ; intel_rtile_cxl_top_170          ; 9aae78a35e3e5a6b5e7865b25981559a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/altera_avalon_mm_bridge_2001/synth/usr_avmm_hip_reconfig_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/altera_avalon_mm_bridge_2001/synth/usr_avmm_hip_reconfig_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v ; intel_rtile_cxl_top_170          ; e1177a3de1b7c3f84e92c004ad68297f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/synth/usr_avmm_hip_reconfig_slave.v                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/synth/usr_avmm_hip_reconfig_slave.v                                                                   ; intel_rtile_cxl_top_170          ; 6c33d2135925f6d05dcf818eb224a256 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/altera_avalon_mm_bridge_2001/synth/debug_master_altera_avalon_mm_bridge_2001_k2bg7dq.v                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/altera_avalon_mm_bridge_2001/synth/debug_master_altera_avalon_mm_bridge_2001_k2bg7dq.v                               ; intel_rtile_cxl_top_170          ; 4cbe69423dfd02fde842ce42acb44d2c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/synth/debug_master.v                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/synth/debug_master.v                                                                                                 ; intel_rtile_cxl_top_170          ; 6cdff5dbc00f3d740ec3c2f25e16c7f0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_clock/synth/cxl_io_interconnect_clock.v                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_clock/synth/cxl_io_interconnect_clock.v                                                                       ; intel_rtile_cxl_top_170          ; bad088d57f79c5594fab0b8709198cb8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_clock_in/synth/avmm_interconnect_clock_in.v                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_clock_in/synth/avmm_interconnect_clock_in.v                                                                     ; intel_rtile_cxl_top_170          ; d5d058eb99f4d46e6f3b1c7cd36dd954 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/altera_avalon_mm_bridge_2001/synth/afu_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/altera_avalon_mm_bridge_2001/synth/afu_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                                     ; intel_rtile_cxl_top_170          ; 94a11fe39d6afd09317ae48c5f7700d8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/synth/afu_slave.v                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/synth/afu_slave.v                                                                                                       ; intel_rtile_cxl_top_170          ; 8efa81ec7a9d45c30833824be9ab1cdf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/altera_avalon_mm_bridge_2001/synth/cxl_compliance_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/altera_avalon_mm_bridge_2001/synth/cxl_compliance_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v               ; intel_rtile_cxl_top_170          ; f1f14adc14320b2afc83d94cce7b614d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/synth/cxl_compliance_slave.v                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/synth/cxl_compliance_slave.v                                                                                 ; intel_rtile_cxl_top_170          ; a931985a3a1a2371470e6127baaa5658 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_1921_lcsq4ni.v                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_1921_lcsq4ni.v                                                                 ; intel_rtile_cxl_top_170          ; a9dd2a27da85763b2dc4452de0c30c24 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_jsrjbvy.v                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_jsrjbvy.v                                                      ; intel_rtile_cxl_top_170          ; e77af37479227f19aa4d6e825f3b3096 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_hwqh5ca.v                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_hwqh5ca.v                                                      ; intel_rtile_cxl_top_170          ; 91f97063a58bf225d8e08c0e560fa037 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v                                                         ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v                                                         ; intel_rtile_cxl_top_170          ; 6c14be2f797e4c216175524d253645f8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                    ; intel_rtile_cxl_top_170          ; 1862fdac716b5bc3da320b1fe811043b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                            ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                            ; intel_rtile_cxl_top_170          ; 881e8b1000713d89a827e06a2f01b01a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                ; intel_rtile_cxl_top_170          ; 5b4687792529b5affe600347320dd392 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/synth/cxl_io_slave.v                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/synth/cxl_io_slave.v                                                                                                 ; intel_rtile_cxl_top_170          ; cb7c1e4cd8f1f823a90bcecb12c0c387 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_reset/synth/cxl_io_interconnect_reset.v                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_reset/synth/cxl_io_interconnect_reset.v                                                                       ; intel_rtile_cxl_top_170          ; 4e8dd2efa91da3f999c51c1ff731597e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_clock_in/synth/hip_reconfig_clock_in.v                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_clock_in/synth/hip_reconfig_clock_in.v                                                                               ; intel_rtile_cxl_top_170          ; 8425729ba7c8cd9e032cab3fad50b2fc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_1921_lcsq4ni.v                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_1921_lcsq4ni.v                                                               ; intel_rtile_cxl_top_170          ; aae461166165533bf6ec17a1cd3767e7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_4asniea.v                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_4asniea.v                                                    ; intel_rtile_cxl_top_170          ; 8219975ec4b102d97e2aef2e46afc585 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                    ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                    ; intel_rtile_cxl_top_170          ; 33f682da68e5c36508098b2355972221 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v                                                       ; intel_rtile_cxl_top_170          ; 539c7f498f632ff547ad14b22fbbd7f3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                   ; intel_rtile_cxl_top_170          ; 1862fdac716b5bc3da320b1fe811043b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                           ; intel_rtile_cxl_top_170          ; 881e8b1000713d89a827e06a2f01b01a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                               ; intel_rtile_cxl_top_170          ; 5b4687792529b5affe600347320dd392 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/synth/cxl_io_master.v                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/synth/cxl_io_master.v                                                                                               ; intel_rtile_cxl_top_170          ; c0c14b13ba856eeed2bcd36f8359fbc0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_1921_lcsq4ni.v                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_1921_lcsq4ni.v                                                     ; intel_rtile_cxl_top_170          ; f63952e8c64f6b2f852f0235d6088ff6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_ztdlohy.v                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_ztdlohy.v                                          ; intel_rtile_cxl_top_170          ; 2e001240a41744a8ef38527e944dbeec ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_wpesjri.v                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_wpesjri.v                                          ; intel_rtile_cxl_top_170          ; 4def1db37b7201626beb63e50b84b67a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v                                             ; intel_rtile_cxl_top_170          ; 3a4058aa54287e4aa02ad7219ede4521 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                              ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                              ; intel_rtile_cxl_top_170          ; 1862fdac716b5bc3da320b1fe811043b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                      ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                      ; intel_rtile_cxl_top_170          ; 881e8b1000713d89a827e06a2f01b01a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                          ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                          ; intel_rtile_cxl_top_170          ; 5b4687792529b5affe600347320dd392 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/synth/hip_reconfig_slave.v                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/synth/hip_reconfig_slave.v                                                                                     ; intel_rtile_cxl_top_170          ; 0ecf760e8737368cd202ba2ae4588e1a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/altera_avalon_mm_bridge_2001/synth/cxl_io_csb2wire_csr_altera_avalon_mm_bridge_2001_k2bg7dq.v                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/altera_avalon_mm_bridge_2001/synth/cxl_io_csb2wire_csr_altera_avalon_mm_bridge_2001_k2bg7dq.v                 ; intel_rtile_cxl_top_170          ; 9005121591a4805f6cdf44fbce8243b3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/synth/cxl_io_csb2wire_csr.v                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/synth/cxl_io_csb2wire_csr.v                                                                                   ; intel_rtile_cxl_top_170          ; 5091f2fba5856b032860f63cc8b698f8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/altera_avalon_mm_bridge_2001/synth/bbs_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                                     ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/altera_avalon_mm_bridge_2001/synth/bbs_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v                                     ; intel_rtile_cxl_top_170          ; f05375ee3d9368fe1c7340fca0da55e9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/synth/bbs_slave.v                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/synth/bbs_slave.v                                                                                                       ; intel_rtile_cxl_top_170          ; d11143c4c7c0daff65899b06c6a5269b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv                                                                                                                                                       ; User-Specified Unspecified File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 3d6d2600aee032b45b939dda9e5111c1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_image_version.v                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_image_version.v                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 135fb9611be96d003cc34b2739eaac2a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 9095defc4c774553505908e1281edb36 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; dd8772833bf1cd57884d35fdb4e28053 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 390f40a91a0ff1f79c7414bb0e5bfffb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; e173cf989377aa79ee227a2e2a314348 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_bb_buf.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_bb_buf.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; 914f3c8f30dd2026ba016b850079f982 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_buf.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_buf.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; c2bb8f1582c51ab4481dc13d21fdce5d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 51cadd789b4af2980bbd50145e560bae ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 4e3cc473e601ccbb7436c676cdf445c6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_buf.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_buf.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 11624b6e373f984f2e52c03f06ec030a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; a7592f7bb81cc6b0ca3e56cb9ea1641a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; c945997be75591612a5916fde1ae8ce4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 20af22c92e856c4afa54150558796910 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 6375b61b73fd819462a30c29384979e1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 2b8ecbbb1af69f508cf0941134009e36 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                                                                                            ; intel_rtile_cxl_top_170          ; b9ddc2d939e032914ea407307e2218dd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_inv.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_inv.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 8931e721ee3fd9e2b35e8f10e725e22c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 7b5ac8750c93b612eb7f1b3df47a3b88 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; b2507ad25ed26338807af7edb064140a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; aa7c991ccbaf3623810e7dc4d470f104 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; b6acc119a4734a869c3773c702b8c4e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 5152db1879766364d7aa284a3baf3544 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; fc4011a27433a54f22027d140bc2a328 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; e47f23c7411e65c8383997e7d5eb571e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; 38a0b19cf5aedbed4ce03228f30c543a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; bbb35652062e2442c62d3e384defa591 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; 8c6f5a007591599f2d29bb9247f15eae ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 3db8914ce7593de9dde901d405b524e7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; 285cca04affac7749e242d94cc3dbd8a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 2ee79d67fc3f971e2bdfaa935fbed79b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_dq.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_dq.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 2df1157a325018442b688dae41d2c834 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                                                                                            ; intel_rtile_cxl_top_170          ; 8629e48e040f3d04a78f6b8224b7210f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                                                                                          ; intel_rtile_cxl_top_170          ; 9edce23e5ac8c057fe89f71b4cc322b4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                                                                                           ; intel_rtile_cxl_top_170          ; 77831caa7eef56646d46de77f8f68a0c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                                                                                         ; intel_rtile_cxl_top_170          ; 6a8a06ef80ca6d5e4f782103684c2f63 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                                                                                            ; intel_rtile_cxl_top_170          ; 034eefc443b5ffb4efa2b0be081ed04c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                                                                                          ; intel_rtile_cxl_top_170          ; cfd9b7a265dd23af0724fa247b69a38f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 4b93421de124f0bdcb9c9862f3a2cb5c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; f0bb05323b091895cffec634c55b6b15 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 3f95b661d7df2eaeb7eb5ed90abac241 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; 9f5ee81b134f7e0dd499f342814cfd55 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                                                                                 ; intel_rtile_cxl_top_170          ; cd59c9e27d9c64f2a21d18f75a9e793e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; c5972ff2f4b0026870b1d9b0fa4933a6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; f1f08af76eccb3242b0893feda60f8e0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; f98a5ef0a05715c9398f07081e3a4e09 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_ident.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_ident.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 7bdc08bacf5beae3e982da32d40bb0c8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_inv.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_inv.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 3c4569853b62674ab43e7edf1788072b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 825a240825f0757e61d64f20e5a62e52 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 6ebe49c6777096c143e43e7130896b00 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                                                                                           ; intel_rtile_cxl_top_170          ; 78df989173ae8dc1338c2cc8999b32d9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 46cb11796744d00f25c8a19c8b4e2750 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_p.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_p.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 8f2bba9029cdc8fbbd1334074b6b3e13 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; f1c7bc21dd721e1adcc7f469bcc885df ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_or2.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_or2.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; e3dba4397df9049fd25bdb00b111f1e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 5656d9241095a42f444620e418119337 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; acc5bffc9e29c51823b1b9e4ce537e0d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 3a294ff7a040d073cbda4ed3026e66fd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; df005f97f737ad90c837aea6e4fa0f6b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 84a6cd653b68bc089db1e223adc2827e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 13747bc02c4fedb1064042edf2640eb4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 7f21a0c7231c6f7261e8c7bc82c5f2f9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; b416280c59300c3634de968d3aeeaae0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 6c392957ee2a8f9934bdf11ba62b01a0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; 000d78fb4b11abcc58bf28abccc3cfcf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; e6d4123b9898f3645f08fb7933806ca3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; acf12b937db5f83e199618091c8e6a60 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; d75a2e5978872bb72e925c4ea6be32b3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 6bec21382470891eabc8bd5080e06b40 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; 31208677aa4b4b9ba01769684359e0c5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 552eb6c63251754bdc56cea68b1ae09d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; cc986ff29fdf5374c716f7b7e81cbc78 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; c74e4a8228493d26db14ec0f9b77762a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_cdc_bridge.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_cdc_bridge.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; f8dccdcb3570f229d3a4516b5a175a41 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 3b6456801643d5138fa0514e384a90db ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 6940c4cb233e328897f32ca329a9607e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 06ab2b74ffe4078b4ccff49e3311815c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_adapter.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_adapter.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 7cb4f0420ba5787d409c95fcd6e43966 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 5f3ac276021b8192bf2fab14cbd9a6d9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_gpf_flow.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_gpf_flow.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 941c6133c6fa08f8cc5fc9e21d409909 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_Errinj.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_Errinj.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; d1fadf3b79430a8adff3eb2b0f46c752 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_handler.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_handler.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 8593b89f51b392a963d4f8ca67aa7f57 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_response_ctrl.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_response_ctrl.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; a6c8cd5ff04546e1c71b2178222b089d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ccip_if_pkg.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ccip_if_pkg.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 2442f87ff4205d9ef757e0b72e278e39 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; c43b739427261e9fb52980d221fee1ab ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 27749e564b5560cb42b2abe0a869c577 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 442b07f9a6f307df4fc96d9ec3dbacc5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv                                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 74b1eb8660c81fd522afaaed800405a5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_pkg.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_pkg.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 8f934bf1013e381cb7d51b66ca36a187 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 596e19283f5249b048bac28de5871ac2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff.sv                                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff.sv                                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 3e6a4441f3ab0737c7fa7261aa1d2917 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en.sv                                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en.sv                                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 7e415d7520c45c36c10ae44da1b176f4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_reset.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_reset.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; ade0341f96ebc484c550a9a8bc971e00 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en_reset.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ff_en_reset.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 13596ade47b0072fec8a6fec7e18899b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fair_arbiter.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fair_arbiter.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 5d04cf948b2342264eecd2ba7406a37c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 32ee5b80abca1ce6756b02c402d986cd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_minmax.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_minmax.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 9d3700d06e4080e88d0aaa8f53ec1c71 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_topram.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/buffer_alloc_topram.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 695741d7d23dbc990ae90bc509109062 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/asc_module.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/asc_module.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 53f233104c49ce4244e3c6526d8a0da3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/prienc.sv                                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/prienc.sv                                                                                                                                                                        ; intel_rtile_cxl_top_170          ; a7d2ce92d5790e41d39a1bd6c0e06052 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 4cc48d83e3a38dba0bee3ee175d8b8d1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 236e67ab65ddaf39a79290e8a27d462b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_be.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_be.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 326e69a1bab65f05c099e8362cfb3a3f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 2087da44faca6bb26ca5649e55ca1004 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks_re.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_2clks_re.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; d24692043290cdf9e4d847e24736ffb5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_tdp.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_tdp.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 5c9e52f53246b40f6b84adb275a4b476 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/quad_ram.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/quad_ram.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; afb22b2dbd57a9e346652c793eeaac36 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_1r1w.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_1r1w.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 2b8c6579d00ca8ee9e13d2d6eb2bef53 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_2rw.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_2rw.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 6090054cf368904497bdf81996ffb67d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bfifo.sv                                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bfifo.sv                                                                                                                                                                         ; intel_rtile_cxl_top_170          ; a52668a1aacd72857886097c6978b00b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/nb_fifo.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/nb_fifo.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 49ec475efadbd797864777e73d6f9858 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gfifo.sv                                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gfifo.sv                                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 68373ff41f46635a749972ecab7312f6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/sbv_gfifo.sv                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/sbv_gfifo.sv                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; df3f4cf8c0d2b0120fcf1b02c890b4b7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 6f7535255ec845c5114fed6f71fc1e64 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fabric_pkg.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/fabric_pkg.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 03f1a3579bf08fd4a1fb30b4f6b640dc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_aib_pkg.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_aib_pkg.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; f6b24a302194a83d969be301d65ce7a6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 20ad4af9e54b236d28854f6512938eb6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; ec59ba855c40f2a2c16fcbc0fc7c0068 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 0eac4fa276f3eb3059a863d559d10bc6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                                                                     ; intel_rtile_cxl_top_170          ; 569764587e42bb8bf55019d65dd5b2c3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 243bca7d6bdc64e4d824e7b8f049cdd1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                                                                                             ; intel_rtile_cxl_top_170          ; b50194668ed88c76aed7843a55c45574 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 6c4164d66a7ba2f2586b700b7e63bd57 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo_ord.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress_fifo_ord.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 280f98714b930bbea3850fecc721cae9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_ingress.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 905245f8efce850ce2f7c3660a3821cb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress_fifo.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress_fifo.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; d5a3627ec07519f154c63645c3e12632 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; ee1fd7f5097cb8a524390e497bedbd17 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; a52058166c573ccc91b57c21a7695a73 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_pkg.sv                                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_pkg.sv                                                                                                                                                                        ; intel_rtile_cxl_top_170          ; bd2d4b6bd6ed7a97cbb55401c1a13738 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_m2sreq.sv                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/pt_m2sreq.sv                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 7ab18356c73127375d02623f1f49ddea ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 4913442b257602b15f0b895ab97f92ca ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ucc_top.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ucc_top.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 32a618523c77b8da124f2bcf055794c9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_pkg.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_pkg.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 91d0f1c620a3bf0a3f710e601fb7c630 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 54613036d60249c229c5a62598ccae30 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 4de15e9003bb9260083014a630984df8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_dataflow.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_dataflow.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; fc6093f99a8d94d57d733ae944c93368 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 30690d5301b6d82023af971daa14c7f7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_top.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dfc_top.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; ec7f867505b3dd7244d95429c675a316 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/m2sq_top.sv                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/m2sq_top.sv                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; cae4388a7dfc78a52e55b7e164a380eb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_slice.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_slice.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 173322302ff563d6b7d04e9bd8b8be58 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_top.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/perfmon_top.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; d8e960f5d32ca726daa9453c0b9d55d0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice.sv                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice.sv                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; d997660051c2346d5ed2408ac20f406c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 40e6a5cec89e3b36f32622ca9045264c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_avmm_slave.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_avmm_slave.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; ff45da0e8fcd9211b0ceac701dad8ed1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mem_inter.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mem_inter.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 7b6d748d65b27cddf172f1a62cc33123 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_divide.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; a148bce3c7a4d276ce7e0fa8839acb14 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_memwrap.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_memwrap.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; c0d7a1aefac107298cf174b600d76e15 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 40f617c6cac010bc29bddf8446587ca4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_wrap.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_wrap.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 3b3e2a0fdb664e62e410952c93c73630 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_if.sv                                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ram_if.sv                                                                                                                                                                        ; intel_rtile_cxl_top_170          ; b6a8a8ccd299a4e16002903a496761fb ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 0cf362770a348fbe2ca964f4f8512474 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 1bb562d5455e4f0689b21cb3e41cb31e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 1b478523e6575b9e0aeb884052b4103b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_fifo.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_fifo.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; a961d78db07b9e2e58bb8350786a2b66 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv                                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv                                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 98044d79588f76d3c2c8c0d245ef1f9f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; f6a451d3ae1e95cbab4ea50a946e8453 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 481b5f7e053dd3abfb9ea0f1219e1946 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctech_or2_gen.v                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctech_or2_gen.v                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 8472889e9bad7282f20d537bcd0c353c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_bidir.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_bidir.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; f9fbb70d0b5ff3a43cfb218b3f6c7643 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dpram_inf.sv                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dpram_inf.sv                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 15b85adc83a78442f40d25730aa9e2bd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dpram_vcd.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dpram_vcd.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 60bf7f90c5c293d7cb0e4b8b6b7cc8ba ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_dp_ram.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_dp_ram.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; c509ae6e25e2e0632e9e58b88a7fdce9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_read_ptr.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_read_ptr.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 029b5ebabe946792742fb23f1e5a84c7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_reset_sync.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_reset_sync.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 2362fec9eb3e9c8932896fda36162b32 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_status_unit.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_status_unit.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 1a25644b213991ac445c1a3effd0f2e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_sym.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_sym.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 2a9d2ae65163be4d0df3f22ba6098c41 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_synch.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_synch.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 72953a27c82c3bc95489c4e7ff47102d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_syncore_ram.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_syncore_ram.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 48b26f4d403bcd6ddd081b9319150195 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_extender.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_extender.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 4e5fe15e81b81db58347f9a747d8aff9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_reducer.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_reducer.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; 574994658d3bae88aca3b1b4e616ca13 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_write_ptr.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_write_ptr.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 5e52d9462f405be920222305f8542ed8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_mfc_trans_gate.v                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_mfc_trans_gate.v                                                                                                                                                        ; intel_rtile_cxl_top_170          ; b8b8b6091567aad4ad3f0265cb2ebcdf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_m_rdy_msk.v                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_m_rdy_msk.v                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 90966fe6e58993153fc0dfa7c1b93c86 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_tfc_trans_gate.v                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_tfc_trans_gate.v                                                                                                                                                        ; intel_rtile_cxl_top_170          ; 52b828f5650036f901fc7d2d7ed331fc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_t_rdy_msk.v                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_t_rdy_msk.v                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 9e1b288e55d737f72729718dd8d1ac59 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 698f9102b45f30cc26ca9c2afeea8ba5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_aunit.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_aunit.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; bbba00716aedef8e0cbb546a59bd773a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_devreset.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_devreset.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 0d86cbb81eda009b94e29244beecf898 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 8e22ccf2ef1f6ec7c550ed0e9363f981 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_strobe_generator.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_strobe_generator.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; abf1fe2b59d40b1b6212e106a7ed9d29 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ckunit.v                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ckunit.v                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 88a3892ef0a4204a6c16a4251fe689bc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ram2r2w144x128.v                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ram2r2w144x128.v                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 6a80ea647c64d05425de379d5aedd873 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; efa7f04efcace2e20a735936ed92581b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D256.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D256.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 6a60fe5f700a52cd2a310211823c5e54 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D224.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D224.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 44156f8d176826d3c8de7f60bbb6b1ca ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D192.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D192.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; b25fa44295ffd2f5951cedab5d873e03 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D160.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D160.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 8bb3981758db52f956bd5090aa5c9e70 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D128.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D128.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; a70baebf52e4605c5f2d6c5cc357ab92 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D96.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D96.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 3fc3fa1e672811b854afb0fcb9565a9f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D64.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D64.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 94534d6357aa3c0357558c60e916b38c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D32.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D32.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 89b4b3c9edd9ee90779c94ebc3e6fcec ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto_ecrc.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto_ecrc.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 89e0b180e0efc48773d5d723a5680fc6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 4e326ae07f15ba59fc1f53a748d470ba ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfcmcu.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfcmcu.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 97afe0f6a745af655ce658658626b451 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfctcu.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtmfctcu.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 457eb030aff47c68064ba2af8b4bfc4f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_errtrk.v                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_errtrk.v                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 14d039cf235070ca9b3e18408c8a2b41 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_seqtrk.v                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_seqtrk.v                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 0382f755af861520306271b45e1649f6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihdrchk.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihdrchk.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 2101a56b5dfb7ce2a3b6c2880c0aab24 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gterrlog.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gterrlog.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; be28fe2daee5ccedef90bece60157667 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtfc.v                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtfc.v                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 11a0d4e1b29ce906e559756f7a3e4ca9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; a2a1b39e45ae56d6bc4045048e337ff3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gticpctl.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gticpctl.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; ff02ad514c80be4c5c8a0b9f0fed53ad ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtidq.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtidq.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 139e1675d002f04fd61140fc3f2e6f76 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihq.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtihq.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 9e841395251e6c556c874401138563cd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 4f8c0f2b22f456c608b05b70ca9b0def ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtm.v                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtm.v                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 41896b576fcdb58b708b51176e84f3f2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 28b52bc808f31fc193a9223c37b2c1f6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 3c68f7f73b0e4de639a0e84f735615e0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtsideq.v                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtsideq.v                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; a85e76ce8877c32d8cce44774bf1e3ff ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 5e3cb952b90ede2a762b6e2228a85b55 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_hiperrlog.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gt_hiperrlog.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; f9995293414f2bc8c3e66f75080a5858 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_data_comp.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_data_comp.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; ef1fa17123f005d6b9a1cd72460f0e47 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator1.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator1.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 56c9918d118341466a9376df46cbb586 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator2.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_generator2.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; f8f0a6380c3272f58e81554ae60953dc ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errorlog.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errorlog.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 65bf438500a880f9444893c8ec877a48 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_target_bytecntrs.v                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_target_bytecntrs.v                                                                                                                                                        ; intel_rtile_cxl_top_170          ; cf2c5737fbae15adc456a7ec7126e884 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_master_bytecntrs.v                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_master_bytecntrs.v                                                                                                                                                        ; intel_rtile_cxl_top_170          ; c4f2774b99af3f75fd4e0d18d78b0ef1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errindicator.v                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_errindicator.v                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 1258de158e9f82e4a76c6ee0509593b5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gunit.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gunit.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 390785fe695b6cd29f3519a44c61d41f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_new_dualportram.v                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_new_dualportram.v                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 69bb27d0cbff1d31ce0e67292bd838f2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dbgport.v                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dbgport.v                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; dd1a6674340ca436cffba91501ceef4a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dmi.v                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_dmi.v                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; d979ec52b613a195d70f17a77b57618c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_iointf.v                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_iointf.v                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 2cedec4e8af21e9b5d3708356dc3dff7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_lunit.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_lunit.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; bfb8851975986cc35744b0ff51b1af71 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pm.v                                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pm.v                                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 26a6e8c5d7ba6cfb65d25ee7d00a114b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; 2249f98226f678861c3d4679291312f6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_triggers.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_triggers.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 3f7f215f479bb8b03cd4beef418f47ce ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltrcomp.v                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltrcomp.v                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; e349566b9b1994e64bc1dff97dd4b565 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_l1subunit.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_l1subunit.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 9955da47067d206a71dd6787334f4ade ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_tc_cntr.v                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_tc_cntr.v                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 3bcebf631a260739b3bea5ce8b900d72 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_cntr_wr.v                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_cntr_wr.v                                                                                                                                                             ; intel_rtile_cxl_top_170          ; b6dc52035185f3b0cd6070d6e98e3603 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_reg.v                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr_reg.v                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; b50f0573a812674b5e38f53098a75f52 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr.v                                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltr.v                                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 22ab006690344c389f4716ce47095f33 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon_reg.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon_reg.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; c048b1c94f41592da2f8b0d683155197 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tcmon.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 73c32573dfef3cf78e87914790a6ace9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ts_comp.v                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ts_comp.v                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; b5bb47b4a1babf06ef456252e4eb6810 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_jtimestamp.v                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_jtimestamp.v                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 23bcad7010c455f2b24df60c911c8ee4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_junit.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_junit.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 1291760b01ed872edeb696e75175fe3b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_build_version.v                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_build_version.v                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 27d78dbf5ea3dcf93fd292a107bb336d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 935a531e7fef416b4e264c4a3ddff593 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; a193644a7f9327862184f80fd35eb24a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 6ef6998530aed57e6e377699b79cfd0b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 5cb29fc3c7503d0a904916ed307099e7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 02dfa58dfd39e7f1e38c17a28b934043 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; 89af2a08b2e6b83fa171aac314adcd12 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pptm.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pptm.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 1f7fd75de70cbd8cee505fa4d52df30a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmpmmsgctrl.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmpmmsgctrl.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; aa83ad7447bad4d13cbcc48ece5ceacd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; da9701c54c6c3c695a7bd484e73a5f13 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgrdrdy.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgrdrdy.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; aa7588e75adc11a3b8f31c20750f91a8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 21f85daf16bca956a313392ffc5fbc47 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 611fff7a7c33f83fd7dda7973fd7aa0d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcorr.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcorr.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 3a0204942f80d536c021fbdd7f5f05b0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 68d2541cc2648179bec8d46062c2c86a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_p_mc_multiply.v                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_p_mc_multiply.v                                                                                                                                                           ; intel_rtile_cxl_top_170          ; e312bc101dc720601fd9ee8532f8ea36 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pexpbyten.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pexpbyten.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 5e5fc8e3de8be4ec0fd72d2138183229 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pfatal.v                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pfatal.v                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; aa9feef1341d0567a317faece011e417 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pnonfatal.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pnonfatal.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 02dced1e9eb7e84fdda6d65c7b6edc13 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_prdycntrl.v                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_prdycntrl.v                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 2df278a78a771f33c506ad237b3ec71a ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmstrctrl.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbmstrctrl.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; fa2148bd18e6c06e768c36655e49b3cd ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbrspstrl.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_psbrspstrl.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; efbbe0791396e67e4bcca4bb994c3d35 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 9f4794716643f36ca55fb6bf50d0c0ea ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pintr.v                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pintr.v                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; a7522406d34f08e40967a2e7bf2640c2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 1ba1955a9ce0173bd8ce05f66f51d906 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmgeneralpurpose.v                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmgeneralpurpose.v                                                                                                                                                        ; intel_rtile_cxl_top_170          ; 6c6570f5a32f0075f402b7bbfe4017a8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmvectormachine.v                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmvectormachine.v                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 0440cf88f42dffd068d014862e553a57 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmunit.v                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qmunit.v                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 8e74b5211b9e883907ca88c9c554c0aa ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 64d4bc31e2b68cefd2bd28d878011bf0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtslicer.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtslicer.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; d5ff33e0045525df15acc0616224fb98 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtqueues.v                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtqueues.v                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 762e5a37920def0a7ccb9e605641d7f0 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v                                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v                                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 62feb5aecf60951c490f070e9e1cde24 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_phub.sv                                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_phub.sv                                                                                                                                                                   ; intel_rtile_cxl_top_170          ; af5d801b83438211c6f158afc8125063 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; c7c114e06a2087818b40158c5bbe25a9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_slave.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_slave.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 20621fa406b485499bf5d9b7cbd151b1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_master.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb_avmm_master.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; 31913cf5fc9c0d92f23bf2c947e07920 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; a070fbe381cdaa19841b770531b76dcf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 6807455af04b0ce102c870d35bad7223 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 2143a7ea35425e7bf748f5f6cd6a4526 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; c6112f9707635bcd67345f48183d1264 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 36cff93dae4a5556750a674b1b23688f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_lmt.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_lmt.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; e95f324c96f4a7fabdf982b4dd485609 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 9bfaa4556c6ddec8dfa43d864987fd56 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                                                                      ; intel_rtile_cxl_top_170          ; 16725f9c76f6a93bb273720abd20a976 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_crd_lmt.sv                                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_crd_lmt.sv                                                                                                                                                             ; intel_rtile_cxl_top_170          ; 07787a655ef32d537b23a5175714b6e6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 8f340469e88315725de9f6fb8da7a34d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb2avst_avmm_slave.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cmb2avst_avmm_slave.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; a67fac28de64e1b8b12f292e4b721145 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltssm_logger.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ltssm_logger.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; 1a1fd208d6b16e2028d63ae244f469d8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_check.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_check.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; d9b635a9b39ff28d236b00e6b7d4ff0d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv                                                                                                                                                        ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv                                                                                                                                                        ; intel_rtile_cxl_top_170          ; c526cd921ccb0896c762c5db48c84d6c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 1606591255ab1fd30e04c9f77ddff083 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; a0ccb5e34c14f203893acccdc1a7878e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 12559f07dd883bc534b8e20786127a75 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_dp_ram.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_dp_ram.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 118e3bc2228527b8e98eeb138ce7189d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_read_ptr.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_read_ptr.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; b611936f1d4382fab44c2b467468ce4f ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_reset_sync.sv                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_reset_sync.sv                                                                                                                                              ; intel_rtile_cxl_top_170          ; 0e6a5b5e42ece1dfe3a1c57876d3403e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_status_unit.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_status_unit.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; d86965d7f729b77ab5bedf97097d97f5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_sym.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_sym.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; c0fb3ae0902020d8ae7a5e37c6351db5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_synch.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_synch.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 337221df024c6364a4f0f35608b8c153 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_syncore_ram.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_syncore_ram.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; 242e481a3b7cd5ec5815e5ea4fc68a0d ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_write_ptr.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_write_ptr.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; a92178a995edcb70a89653a38610870e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 9c1e614dedefcfacd5d6ccdea74d4cf9 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_data_fifos.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_data_fifos.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 57956f4b0569f1c9f7c38dad346b73fe ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 017424591f958cbff423e3582310e7db ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; d4c2941984037862b42ce11545fcab7e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_burst_mode.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_burst_mode.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 69eb4f1f431d5ebdaf486722d0022bd8 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_data_fifos.sv                                                                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_data_fifos.sv                                                                                                                                                          ; intel_rtile_cxl_top_170          ; 3cf54a90137247034125fafa790f6852 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 15c3a696c8a9d7270067962415f2fb42 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 3589c27a536316fc774cc2325a8212f1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; 40f242c2d6d9a8cd745f637c6cddf7a4 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                                                                                  ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                                                                                  ; intel_rtile_cxl_top_170          ; fb01f4a024f2687305d04892748be0e2 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; 351cb6dcc068082c8ce1ed7238ad6dc3 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                                                                              ; intel_rtile_cxl_top_170          ; d6307781eddff7d6602557a7b5720661 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                                                                                             ; intel_rtile_cxl_top_170          ; 5e41045a54a7a49963778d4f63983e17 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                                                                                     ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                                                                                     ; intel_rtile_cxl_top_170          ; c329a6949480f1b785c3ae8ec7403943 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_top.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_top.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; e3543c1df44f758cf1635829083a0caf ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 83f1ee3279a4454044c59befbe982f84 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; e70244acffc01a0a0754d4638ab6f160 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv                                                                                                                                                                 ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv                                                                                                                                                                 ; intel_rtile_cxl_top_170          ; a1a5cb07f9a84a6ab152321408529bde ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv                                                                                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv                                                                                                                                                              ; intel_rtile_cxl_top_170          ; 2b35c517610d0efe8124fe2474f839c1 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_fr_credits.sv                                                                                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_fr_credits.sv                                                                                                                                                           ; intel_rtile_cxl_top_170          ; bf02e7abb25d82bce52e157b547a4fd7 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv                                                                                                                                                ; intel_rtile_cxl_top_170          ; e4506e4d4cdcb9b86cef87534509adff ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 36764b81bf3f4f2b7294959b3e450a83 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; c83d670e08a4c93adea81fdc1412e5a5 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; 84d5ed9e5251c236104be24c4cdebf9c ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                                                                                       ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                                                                                       ; intel_rtile_cxl_top_170          ; 23ccecfcb442cb748ecb6d3a4bfb6878 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv                                                                                                                                                                ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv                                                                                                                                                                ; intel_rtile_cxl_top_170          ; 22963a256bc4f53a8ce0115270c32219 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv                                                                                                                                                            ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv                                                                                                                                                            ; intel_rtile_cxl_top_170          ; 7c0a76cb6af0b52c2f351d26d9861b3e ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd.sv                                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd.sv                                                                                                                                                               ; intel_rtile_cxl_top_170          ; bcbdc22fd7d93e65b64dcf7ec7946a47 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd.sv                                                                                                                                                         ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd.sv                                                                                                                                                         ; intel_rtile_cxl_top_170          ; 7a831194a9e9c00b9d65ddfb87450b05 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv                                                                                                                                               ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv                                                                                                                                               ; intel_rtile_cxl_top_170          ; 66263d2810afbefe8161a035c184ea67 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_bbs_fifo_vcd.sv                                                                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_bbs_fifo_vcd.sv                                                                                                                                                   ; intel_rtile_cxl_top_170          ; a5aaa7856a124484f395003baa1b0c3b ;
; ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv                                                                                                                                                                    ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv                                                                                                                                                                    ; intel_rtile_cxl_top_170          ; 30bc1c2422c8d782f40899c7eb7514b6 ;
; ../intel_rtile_cxl_top_cxltyp3_ed/synth/intel_rtile_cxl_top_cxltyp3_ed.v                                                                                                                                                                         ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/synth/intel_rtile_cxl_top_cxltyp3_ed.v                                                                                                                                                                         ; intel_rtile_cxl_top_cxltyp3_ed   ; ac31b11ff9e62fad925df055133cf554 ;
; ed_top_wrapper_typ3.sv                                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/ed_top_wrapper_typ3.sv                                                                                                                                                                                      ;                                  ; f47f631f09b0ff152fea4bbd78e88ac1 ;
; common/intel_reset_release/intel_reset_release.ip                                                                                                                                                                                                ; User-Specified IP File                           ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/intel_reset_release/intel_reset_release.ip                                                                                                                                                           ;                                  ; 92fae088ad76281830ec799f6f72dec3 ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                                                        ; altera_s10_user_rst_clkgate_1941 ; ca6e49fb160a2cb9b4c0f4cb2351bfbc ;
; common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                                                                                       ; User-Specified Verilog HDL File                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                                                  ; intel_reset_release              ; 91157523ea71d8941db9aa72d78053bf ;
; cxltyp3_memexp_ddr4_top.sv                                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv                                                                                                                                                                                  ;                                  ; 5b8f1fa3324c3d40d5ba8566570ea687 ;
; constraints/cxl_memexp_top.sdc                                                                                                                                                                                                                   ; User-Specified Synopsys Design Constraints File  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/constraints/cxl_memexp_top.sdc                                                                                                                                                                              ;                                  ; 6161cc1e257a05647f6773696571653f ;
; /home/yue/tools/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                                                                  ; Megafunction                                     ; /home/yue/tools/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                                                                                                                     ; altera_work                      ;                                  ;
; /home/yue/tools/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                                                                 ; Megafunction                                     ; /home/yue/tools/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                                                                                                                    ; altera_work                      ;                                  ;
; /home/yue/tools/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                                  ; Megafunction                                     ; /home/yue/tools/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                                                                                     ; altera_work                      ;                                  ;
; /home/yue/tools/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                       ; Encrypted Megafunction                           ; /home/yue/tools/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                                                                          ; altera_work                      ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                                                                                             ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                             ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                                                                                ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                   ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                                                                      ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                                                                                         ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                      ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                         ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv                                                                                                          ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv                                                                                                                                                             ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                           ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                                                                              ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                              ; Encrypted Altera IP File                         ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                 ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv                                                                                      ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv                                                                                                                                         ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv                                                                                                       ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                          ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv                                                                                    ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv                                                                                                                                       ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv                                                                                        ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv                                                                                                                                           ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                    ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                       ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                                   ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                                                                                      ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv                                                                                                      ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv                                                                                                                                                         ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                   ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                      ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv                                                                                                   ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                      ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv                                                                                                   ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv                                                                                                                                                      ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv                                                                                                       ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv                                                                                                                                                          ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                                          ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                                                                                             ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                                  ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                                                                                     ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                                 ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                                                                                    ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                             ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                                                                                ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                                ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                                                                                   ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                                ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                                                                                   ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                                ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                                                                                   ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                                 ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                                                                                    ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                             ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                                                                                ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                                 ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                                                                                    ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                                       ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                                                                                          ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv                                                                                                        ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv                                                                                                                                                           ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                                     ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                                                                                        ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                                         ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                                                                                            ;                                  ;                                  ;
; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv                                                                                                      ; Auto-Found File                                  ; /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv                                                                                                                                                         ;                                  ;                                  ;
; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sdc                                                                                                                                              ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_upxq4vy.sdc                                                                                                                                                                                                 ;                                  ; 13f348472ad5d8733e5767be71976ad5 ;
; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.sdc                                                                                                                                                 ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1920/synth/rspfifo_fifo_1920_vhzfndq.sdc                                                                                                                                                                                                    ;                                  ; 172c843eff2fe0604c9ef422e62f6420 ;
; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.sdc                                                                                                                                                 ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1920/synth/reqfifo_fifo_1920_tthg67i.sdc                                                                                                                                                                                                    ;                                  ; 9a493b5422448a6096d4d8084bfe6f52 ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl.sdc                                                                                                                                                            ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/intel_rtile_cxl.sdc                                                                                                                                                                                                               ;                                  ; e51d4830586cd46d4f0ad857c0c52eb7 ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc                                                                                                                         ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc                                                                                                                                                                            ;                                  ; d51b456a7bba4243a8d79758a64ee22e ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.sdc                                                     ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.sdc                                                                                                        ;                                  ; 2e46919a6fb938f18ec4e215f6186e63 ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.sdc                                                   ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.sdc                                                                                                      ;                                  ; 9b31dc307134000b8c452db801d46bf7 ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.sdc                                         ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.sdc                                                                                            ;                                  ; d967c44633afc7f6e1914d3b5a69d3cb ;
; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sdc                                                                                                                                                                 ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sdc                                                                                                                                                                                                                    ;                                  ; abaff429befd32020756f035e0e73a06 ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                         ; User-Specified Synopsys Design Constraints File  ; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                                                                            ;                                  ; d85a70f08ed805db00b529bdd365af2e ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for cxltyp3_memexp_ddr4_top.sv                                                                                                                                    ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "uio2ip_rx_st_Hcrdt_ch[0]" does not have a driver at cxltyp3_memexp_ddr4_top.sv(452)                                                   ;
;     16788  ;          ;       ; Net "uio2ip_rx_st_Hcrdt_ch[0]" does not have a driver at cxltyp3_memexp_ddr4_top.sv(452)                                                   ;
;     16788  ;          ;       ; Net "uio2ip_rx_st_Dcrdt_ch[0]" does not have a driver at cxltyp3_memexp_ddr4_top.sv(457)                                                   ;
; 16735      ; Warning  ; 16    ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(877): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st0_pvalid_i" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(877): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st0_pvalid_i" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(878): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st1_pvalid_i" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(879): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st2_pvalid_i" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(880): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st3_pvalid_i" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(885): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st0_pfnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(886): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st1_pfnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(887): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st2_pfnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(888): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st3_pfnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(900): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st0_chnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(909): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st1_chnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(918): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st2_chnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(927): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st3_chnum_i"  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(960): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st0_pvalid_o" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(961): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st1_pvalid_o" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(962): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st2_pvalid_o" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(963): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st3_pvalid_o" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                      ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 1     ; Verilog HDL warning at pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv(95): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_ip_top.sv(0): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at intel_rtile_csb2pcicfg.sv(0): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
;     16788  ;          ;       ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
;     16788  ;          ;       ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
+------------+----------+-------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load_EXT_IN_SELECT.PMREQ_EN[0]" does not have a driver at cxl_io_cmb_customsb_cfg_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXT_IN_SELECT.PMREQ_EN[0]" does not have a driver at cxl_io_cmb_customsb_cfg_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXT_IN_SELECT.PMREQ_EN[0]" does not have a driver at cxl_io_cmb_customsb_cfg_struct_ports.vh.iv(0) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522)                                       ;
;     16788  ;          ;       ; Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522)                                       ;
;     16788  ;          ;       ; Net "pio_rx_st_ready_i" does not have a driver at intel_cxl_pio_ed_top.sv(627)                                                       ;
; 16735      ; Warning  ; 4     ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2130): actual bit length 1 differs from formal bit length 2 for port "tx_st_1_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2150): actual bit length 1 differs from formal bit length 2 for port "tx_st_2_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2170): actual bit length 1 differs from formal bit length 2 for port "tx_st_3_pvalid" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at csb2wire_status.sv(0): actual bit length 24 differs from formal bit length 32 for port "address" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; 17159      ; Warning  ; 1     ; Verilog HDL warning at custom_PM_controller.sv(0): unique if/case has matching case items ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtiqc.sv(0): truncated value with size 32 to match size of target (7) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv                      ;
+------------+----------+-------+------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------+
; 19651      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_straps.sv(0): latch inferred for net LP_legacy_endpt ;
+------------+----------+-------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13475      ; Warning  ; 1     ; Verilog HDL Always Construct warning at cxl_io_a_arbiter.sv(0): variable "msi_reqid_vm3" is read inside the Always Construct but isn't in the Always Construct's Event Control ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cfg.sv(0): actual bit length 32 differs from formal bit length 24 for port "cxl_io_slave_m0_address" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 2     ; Verilog HDL warning at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value                               ;
;     16753  ;          ;       ; Verilog HDL warning at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value                               ;
;     16753  ;          ;       ; Verilog HDL warning at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value                               ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ex_default_csr/ex_default_csr_top.sv                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at ex_default_csr_top.sv(55): actual bit length 22 differs from formal bit length 32 for port "address" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv                                       ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "bbs_mc_status.bbs_ras_addr_ch0.address_valid[0]" does not have a driver at bbs_top.sv(0) ;
;     16788  ;          ;       ; Net "bbs_mc_status.bbs_ras_addr_ch0.address_valid[0]" does not have a driver at bbs_top.sv(0) ;
;     16788  ;          ;       ; Net "bbs_mc_status.bbs_ras_addr_ch0.address_valid[0]" does not have a driver at bbs_top.sv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 32 to match size of target (5) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv                                                                  ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 4     ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_mailbox_cmd.sv(0): truncated value with size 9 to match size of target (8)                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "dcc5CreqId_Q" does not have a driver at dcc_top.sv(0)                                                        ;
; 16735      ; Warning  ; 2     ; Verilog HDL warning at dcc_top.sv(0): actual bit length 1 differs from formal bit length 9 for port "bufid_freed" ;
;     16735  ;          ;       ; Verilog HDL warning at dcc_top.sv(0): actual bit length 1 differs from formal bit length 9 for port "bufid_freed" ;
;     16735  ;          ;       ; Verilog HDL warning at dcc_top.sv(0): actual bit length 1 differs from formal bit length 9 for port "dout"        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv                                            ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+
; 21425      ; Warning  ; 1     ; Verilog HDL warning at gbl_pkg.sv(0): ignoring re-definition of command line macro 'CXL_POR_TYPE3' ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(0): truncated value with size 6 to match size of target (5) ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block                         ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at cxl_memexp_sip.sv(0): actual bit length 24 differs from formal bit length 32 for port "BBS_avmm_address"     ;
;     16735  ;          ;       ; Verilog HDL warning at cxl_memexp_sip.sv(0): actual bit length 24 differs from formal bit length 32 for port "BBS_avmm_address"     ;
;     16735  ;          ;       ; Verilog HDL warning at cxl_memexp_sip.sv(0): actual bit length 24 differs from formal bit length 22 for port "cap_ext_avmm_address" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                              ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 8     ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 16    ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qsunit.v(0): actual bit length 32 differs from formal bit length 1 for port "TaEmpty" ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv                          ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_customsb_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(0): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                  ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_memexp_sip_clk_rst_ctrl.sv(0): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "slice_aibswif_egress_In.D2HData[0].Data[1][255]" does not have a driver at ial_egress.sv(0) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 2     ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_customsb is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_customsb is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_customsb is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line                     ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_credit_steal.sv(0): truncated value with size 32 to match size of target (2) ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv(416): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 2     ; Verilog HDL warning at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): module cxl_io_cmb_customsb_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): module cxl_io_cmb_customsb_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): module cxl_io_cmb_customsb_cfg_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21774      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 13    ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_avst_merger_sv' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_steal_sv' shall be treated as localparam       ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_add_sv' shall be treated as localparam         ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_add_top_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_cfg_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_wrapper_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_memexp_sip_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_memexp_sip_top_sv' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_ip_top_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp3_memexp_ddr4_top_sv' shall be treated as localparam                                                                                                                      ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 11    ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_pdecode.sv(0): truncated value with size 8 to match size of target (1)            ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_pdecode.sv(0): actual bit length 32 differs from formal bit length 1 for port "p_PFaaddrld1" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at aibsw_if_credits.sv(0): truncated value with size 32 to match size of target (8) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                                                                                                                                 ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 9     ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv                                                                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "new_spi_rd_data.rd_data[31]" does not have a driver at bbs_fme_top.sv(0)                                                           ;
;     16788  ;          ;       ; Net "new_spi_rd_data.rd_data[31]" does not have a driver at bbs_fme_top.sv(0)                                                           ;
;     16788  ;          ;       ; Net "new_spi_rd_data.rd_data[31]" does not have a driver at bbs_fme_top.sv(0)                                                           ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_fme_top.sv(0): truncated value with size 33 to match size of target (32)                          ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv                                                   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add.sv(0): `include directive not isolated on its own line                     ;
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (4) ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add.sv(0): extra semicolon in $unit (global) scope                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv                                                             ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 32    ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition   ;
; 21425      ; Warning  ; 680   ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC'                           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3'                 ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD'                     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16'         ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line                                                                                                                                      ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope                                                                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv                                                               ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(0)                                                        ;
; 16735      ; Warning  ; 2     ; Verilog HDL warning at custom_sb_top.sv(0): actual bit length 2 differs from formal bit length 1 for port "count_sb_cdt_hw" ;
;     16735  ;          ;       ; Verilog HDL warning at custom_sb_top.sv(0): actual bit length 2 differs from formal bit length 1 for port "count_sb_cdt_hw" ;
;     16735  ;          ;       ; Verilog HDL warning at custom_sb_top.sv(0): actual bit length 1 differs from formal bit length 8 for port "mmio_cmpl_dest"  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv                               ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 4     ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv                                                                                                                                                                                ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_cmb_global.sv(0): truncated value with size 34 to match size of target (32)                                                                                                                             ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block                                                                                                                                                       ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_global.sv(0): Parameter Declaration 'CMB_GLOBAL_MEM_ADDR_MSB' in module 'cxl_io_cmb_global' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(0) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(0): truncated value with size 8 to match size of target (4) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_punit.sv(0): actual bit length 32 differs from formal bit length 1 for port "pcr_fn0_vf_bar0_64baddr" ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_punit.sv(0): empty port in module declaration                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv                                                                                                                                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line                                                                                                                                             ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope                                                                                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv                                                                                                            ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13475      ; Warning  ; 1     ; Verilog HDL Always Construct warning at cxl_io_qtgpslicer.sv(0): variable "force_data" is read inside the Always Construct but isn't in the Always Construct's Event Control ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qtgpslicer.sv(0): empty port in module declaration                                                                                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv                                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv                                                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(0)                                                                                                                                        ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_top.sv(0): truncated value with size 6 to match size of target (1)                                                                                                              ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block                                                                                                                                      ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv                                                                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(0): truncated value with size 32 to match size of target (3)                                                                                                                   ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv                                                                                                                                                                                       ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv                                                  ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv(399): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv                                                  ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                  ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at cxl_memexp_sip_aibsw_if_egress.sv(0)                       ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_memexp_sip_aibsw_if_egress.sv(0): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v                                                   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtoqc.v(0): truncated value with size 10 to match size of target (8) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "en_pushwrite_host_Q" does not have a driver at ial_top.sv(0)                                         ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ial_top.sv(0): truncated value with size 21 to match size of target (1) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Wed Aug 30 13:41:16 2023
    Info: System process ID: 35872
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off cxltyp3_memexp_ddr4_top -c cxltyp3_memexp_ddr4_top --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "cxltyp3_memexp_ddr4_top"
Info: Revision = "cxltyp3_memexp_ddr4_top"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 15
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 16
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 17
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 18
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 19
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 20
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 21
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 22
Info (16884): Verilog HDL info at mc_top.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_top.sv Line: 31
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Info (19624): Verilog HDL info at mc_top.sv(31): back to file 'common/mc_top/mc_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/mc_top/mc_top.sv Line: 31
Info (16884): Verilog HDL info at cxlip_top_pkg.sv(32): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv Line: 32
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Info (19624): Verilog HDL info at cxlip_top_pkg.sv(32): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv Line: 32
Warning (17377): Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv Line: 0
Warning (17377): Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv Line: 0
Warning (21774): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Warning (16818): Verilog HDL warning at cxl_io_cmb_customsb_cfg.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1485): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 1485
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1485): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 1485
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1155): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 1155
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1155): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 1155
Warning (17526): Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_avst_merger_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1131): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 1131
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1131): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 1131
Warning (17526): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 1515
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 1515
Warning (17526): Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_steal_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_credit_add.sv(309): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 309
Info (16884): Verilog HDL info at cxl_io_credit_add.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add.sv(309): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 309
Warning (17526): Verilog HDL warning at cxl_io_credit_add.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_add_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 321
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 321
Warning (17526): Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_credit_add_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at csb2wire_csr_avmm_slave.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_customsb is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_customsb is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Warning (18455): Verilog HDL warning at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): module cxl_io_cmb_customsb_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_customsb_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at csb2wire_csr_avmm_slave.sv(103): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv Line: 103
Info (16884): Verilog HDL info at csb2wire_status.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_customsb is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_customsb is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Warning (18455): Verilog HDL warning at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): module cxl_io_cmb_customsb_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_customsb_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at csb2wire_status.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 0
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at csb2wire_status.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 0
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at custom_sb_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 0
Info (19624): Verilog HDL info at custom_sb_top.sv(715): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 715
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3385): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv Line: 3385
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3385): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv Line: 3385
Info (16884): Verilog HDL info at gbl_pkg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at gbl_pkg.sv(121): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv Line: 121
Warning (21425): Verilog HDL warning at gbl_pkg.sv(0): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gbl_pkg.sv Line: 0
Info (16884): Verilog HDL info at aibwrap_pkg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at aibwrap_pkg.sv(1074): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv Line: 1074
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_pkg.sv(1728): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_pkg.sv Line: 1728
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv Line: 0
Info (16884): Verilog HDL info at devmem_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at devmem_top.sv(266): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/devmem_top.sv Line: 266
Info (16884): Verilog HDL info at ddfc_ctrl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at ddfc_ctrl.sv(971): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv Line: 971
Info (16884): Verilog HDL info at ddfc_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at ddfc_top.sv(724): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ddfc_top.sv Line: 724
Info (16884): Verilog HDL info at bbs_fme_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_fme_top.sv(1702): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 1702
Info (16884): Verilog HDL info at bbs_slice_memwrap.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_slice_memwrap.sv(7179): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv Line: 7179
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_top.sv(698): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 698
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at bbs_top.sv(698): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 698
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_wrapper.sv(381): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv Line: 381
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at bbs_wrapper.sv(381): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_wrapper.sv Line: 381
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(11963): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv Line: 11963
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(11963): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv Line: 11963
Warning (16818): Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (16884): Verilog HDL info at cxl_io_gtprs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtprs.sv(167): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv Line: 167
Info (16884): Verilog HDL info at cxl_io_gti.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gti.sv(1755): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gti.sv Line: 1755
Info (16884): Verilog HDL info at cxl_io_gto.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gto.sv(1637): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gto.sv Line: 1637
Info (16884): Verilog HDL info at cxl_io_gtopf.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtopf.sv(3408): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv Line: 3408
Info (16884): Verilog HDL info at cxl_io_gtunit.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtunit.sv(3727): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv Line: 3727
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1273): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1273
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1273): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1273
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4404): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4404
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1273): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1273
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_glb_rdl_assigns.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1273): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1273
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(56018): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 56018
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(56018): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 56018
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(56018): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 56018
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20581): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 20581
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20581): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 20581
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20581): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 20581
Warning (16818): Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_global.sv(0): Parameter Declaration 'CMB_GLOBAL_MEM_ADDR_MSB' in module 'cxl_io_cmb_global' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_0_xtra_logic.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_1_xtra_logic.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_2_xtra_logic.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_pf0_rdl_assigns.svh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pf0_rdl_assigns.svh.iv(903): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv Line: 903
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 14299
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 14299
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 14299
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(196): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 196
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(196): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 196
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(196): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 196
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pf1_rdl_assigns.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(196): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 196
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4396): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 4396
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4396): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 4396
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4396): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 4396
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4396): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 4396
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4396): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv Line: 4396
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(225): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv Line: 225
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(225): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv Line: 225
Info (16884): Verilog HDL info at cxl_io_pdecode.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_pdecode.sv(13872): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv Line: 13872
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7364): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 7364
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7364): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 7364
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7364): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv Line: 7364
Info (16884): Verilog HDL info at cxl_io_punit.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.sv(10399): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 10399
Info (16884): Verilog HDL info at cxl_io_punit.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8299): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8299
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.sv(10399): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 10399
Info (16884): Verilog HDL info at cxl_io_punit.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.sv(10399): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 10399
Warning (16743): Verilog HDL warning at cxl_io_punit.sv(0): empty port in module declaration File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qtgpslicer.sv(0): empty port in module declaration File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_ppgtran.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.sv(5300): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv Line: 5300
Info (16884): Verilog HDL info at cxl_io_ppgtran.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.sv(5300): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv Line: 5300
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(5760): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 5760
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(5760): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 5760
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(5760): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv Line: 5760
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(418): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv Line: 418
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(418): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv Line: 418
Info (16884): Verilog HDL info at cxl_io_rx_side.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_side.sv(181): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_rx_crd_type.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_rx_crd_type.sv(207): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv Line: 207
Info (16884): Verilog HDL info at cxl_io_tx_side.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_tx_side.sv(213): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv Line: 213
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_tlp_hdr_decode.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_tlp_hdr_decode.sv(338): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv Line: 338
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Warning (16818): Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_pld_if.svh.iv(0): previous definition of module pld_if is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1947): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 1947
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1947): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 1947
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1947): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 1947
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1947): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 1947
Warning (16818): Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2676): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 2676
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2676): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 2676
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2676): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 2676
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2676): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 2676
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2676): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 2676
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_cfg_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_core_fifos.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_core_fifos.sv(2393): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv Line: 2393
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1456): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 1456
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1456): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 1456
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1456): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 1456
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_v12.sv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12876): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12876
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1456): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 1456
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3230): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3230
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1456): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 1456
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_io_wrapper_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_ingress.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_ingress.sv(1009): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv Line: 1009
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_ingress.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_ingress.sv(1009): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv Line: 1009
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(856): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 856
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(856): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 856
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_egress.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_egress.sv(1906): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 1906
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_egress.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_egress.sv(1906): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 1906
Warning (16818): Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_top.sv(354): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv Line: 354
Info (16884): Verilog HDL info at cxl_memexp_sip_aibsw_if_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_memexp_sip_aibsw_if_top.sv(354): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv Line: 354
Info (16884): Verilog HDL info at cxl_memexp_sip.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_memexp_sip.sv(1673): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 1673
Info (16884): Verilog HDL info at cxl_memexp_sip.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_memexp_sip.sv(1673): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 1673
Info (16884): Verilog HDL info at cxl_memexp_sip.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_memexp_sip.sv(1673): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 1673
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_memexp_sip_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_memexp_sip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_memexp_sip_top.sv(3211): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 3211
Info (16884): Verilog HDL info at cxl_memexp_sip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_memexp_sip_top.sv(3211): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 3211
Info (16884): Verilog HDL info at cxl_memexp_sip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_memexp_sip_top.sv(3211): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 3211
Warning (17526): Verilog HDL warning at cxl_memexp_sip_top.sv(0): `include directive not isolated on its own line File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_memexp_sip_top.sv(0): extra semicolon in $unit (global) scope File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_memexp_sip_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxl_ip_top.sv(4788): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 4788
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxl_ip_top.sv(4788): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 4788
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4788): back to file '/home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 4788
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_yue_work_f26a_cxltyp3_memexp_ddr4_top_22_4_0_94_intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_170_synth_cxl_ip_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at ed_top_wrapper_typ3.sv(17): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/ed_top_wrapper_typ3.sv Line: 17
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at ed_top_wrapper_typ3.sv(17): back to file 'ed_top_wrapper_typ3.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/ed_top_wrapper_typ3.sv Line: 17
Info (16884): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(30): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 30
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(45): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 45
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(46): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 46
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(47): ignoring re-definition of command line macro 'HYC' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(48): ignoring re-definition of command line macro 'CXL_POR_TYPE3' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(49): ignoring re-definition of command line macro 'HDM_64G' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(50): ignoring re-definition of command line macro 'SPR_D0' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(51): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(52): ignoring re-definition of command line macro 'HYC_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(53): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(54): ignoring re-definition of command line macro 'CXL_LINK_WIDTH_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(55): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(56): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(57): ignoring re-definition of command line macro 'MEM_EXPANDER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(58): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(59): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(60): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(61): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(62): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(63): ignoring re-definition of command line macro 'RNR_TWO_SLICE_CXL_X16' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type3ddr_define.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type3ddr_define.svh.iv(69): module cxl_type3ddr_define is previously defined, ignoring this definition File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (18437): Verilog HDL info at cxl_type3ddr_define.svh.iv(69): previous definition of module cxl_type3ddr_define is here File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv Line: 69
Info (19624): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(30): back to file 'cxltyp3_memexp_ddr4_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 30
Info (16884): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(35): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 35
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(0): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 0
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(267): back to file './../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 267
Info (19624): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(35): back to file 'cxltyp3_memexp_ddr4_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 35
Info (16884): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(36): analyzing included file ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 36
Info (19624): Verilog HDL info at cxltyp3_memexp_ddr4_top.sv(36): back to file 'cxltyp3_memexp_ddr4_top.sv' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 36
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp3_memexp_ddr4_top_sv' shall be treated as localparam File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info: Elaborating for Design Analysis mode for tile IP from top-level entity "cxltyp3_memexp_ddr4_top"
Info (18235): Library search order is as follows: "intel_rtile_cxl_top_170; altecc_1910; altecc_enc_latency0; altecc_dec_latency1; altecc_dec_latency2; altera_emif_cal_iossm_262; altera_emif_cal_262; emif_cal_two_ch; altera_emif_arch_fm_191; altera_emif_fm_262; emif; fifo_1920; rspfifo; reqfifo; intel_rtile_cxl_ast_101; altera_iopll_1931; intel_rtile_cxl_top_cxltyp3_ed; altera_s10_user_rst_clkgate_1941; intel_reset_release". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /home/yue/tools/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /home/yue/tools/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_debug_master_endpoint.vhd(120): executing entity "altera_debug_master_endpoint(addr_width=24,slave_map="{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}",prefer_host="",clock_rate_clk=125000000)(1,74)(1,0)" with architecture "rtl" File: /home/yue/tools/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=36,receive_width=58,num_clocks=1,settings="{fabric mapped dir agent addr_width 24 data_width 32 has_rdv 1 slave_map {{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}} prefer_host {} clock_rate_clk 125000000 psig b6c1a030}")(1,204)" with architecture "rtl" File: /home/yue/tools/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Warning (13469): Verilog HDL assignment warning at cxl_memexp_sip_clk_rst_ctrl.sv(0): truncated value with size 3 to match size of target (2) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_memexp_sip_aibsw_if_egress.sv(0): truncated value with size 3 to match size of target (2) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 0
Warning (16788): Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at cxl_memexp_sip_aibsw_if_egress.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv Line: 0
Warning (13469): Verilog HDL assignment warning at aibsw_if_credits.sv(0): truncated value with size 32 to match size of target (8) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(0): truncated value with size 6 to match size of target (5) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at ial_top.sv(0): truncated value with size 21 to match size of target (1) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (16788): Net "slice_aibswif_egress_In.D2HData[0].Data[1][255]" does not have a driver at ial_egress.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_egress.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (16735): Verilog HDL warning at dcc_top.sv(0): actual bit length 1 differs from formal bit length 9 for port "bufid_freed" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (16735): Verilog HDL warning at dcc_top.sv(0): actual bit length 1 differs from formal bit length 9 for port "dout" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_fme_top.sv(0): truncated value with size 33 to match size of target (32) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp_be.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_cmd.sv(0): truncated value with size 9 to match size of target (8) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 32 to match size of target (5) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16788): Net "new_spi_rd_data.rd_data[31]" does not have a driver at bbs_fme_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 0
Warning (16788): Net "bbs_mc_status.bbs_ras_addr_ch0.address_valid[0]" does not have a driver at bbs_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_memexp_sip.sv(0): actual bit length 24 differs from formal bit length 32 for port "BBS_avmm_address" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 0
Info (22567): Verilog HDL info at cxl_io_master_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at cxl_io_master_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at cxl_io_slave_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at cxl_io_slave_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(125): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 125
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(125): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 125
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(125): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 125
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(125): extracting RAM for identifier 'mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 125
Info (22567): Verilog HDL info at avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 318
Warning (16753): Verilog HDL warning at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 477
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv Line: 318
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv Line: 318
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv Line: 318
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv Line: 318
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 318
Warning (16753): Verilog HDL warning at avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 477
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv Line: 318
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv(317): extracting RAM for identifier 'data_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv Line: 317
Info (22567): Verilog HDL info at avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv(318): extracting RAM for identifier 'byteen_array' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv Line: 318
Warning (16735): Verilog HDL warning at cxl_io_cfg.sv(0): actual bit length 32 differs from formal bit length 24 for port "cxl_io_slave_m0_address" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_steal.sv(0): truncated value with size 32 to match size of target (2) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv Line: 0
Warning (13475): Verilog HDL Always Construct warning at cxl_io_a_arbiter.sv(0): variable "msi_reqid_vm3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_io_qsunit.v(0): actual bit length 32 differs from formal bit length 1 for port "TaEmpty" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v Line: 0
Warning (13475): Verilog HDL Always Construct warning at cxl_io_qtgpslicer.sv(0): variable "force_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv Line: 0
Warning (19651): Verilog HDL warning at cxl_io_straps.sv(0): latch inferred for net LP_legacy_endpt File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_straps.sv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_cmb_global.sv(0): truncated value with size 34 to match size of target (32) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv Line: 0
Warning (16788): Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv Line: 0
Warning (16735): Verilog HDL warning at cxl_io_pdecode.sv(0): actual bit length 32 differs from formal bit length 1 for port "p_PFaaddrld1" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_pdecode.sv(0): truncated value with size 8 to match size of target (1) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_io_punit.sv(0): actual bit length 32 differs from formal bit length 1 for port "pcr_fn0_vf_bar0_64baddr" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_punit.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_gtiqc.sv(0): truncated value with size 32 to match size of target (7) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv Line: 0
Info (22567): Verilog HDL info at dpram_inf.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dpram_inf.sv Line: 0
Info (22567): Verilog HDL info at dpram_inf.sv(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dpram_inf.sv Line: 0
Info (22567): Verilog HDL info at cxl_io_ram2r2w144x128.v(0): extracting RAM for identifier 'ram' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_ram2r2w144x128.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_gtoqc.v(0): truncated value with size 10 to match size of target (8) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(0): truncated value with size 32 to match size of target (3) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(0): truncated value with size 8 to match size of target (4) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv Line: 0
Warning (16735): Verilog HDL warning at custom_sb_top.sv(0): actual bit length 2 differs from formal bit length 1 for port "count_sb_cdt_hw" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 0
Warning (17159): Verilog HDL warning at custom_PM_controller.sv(0): unique if/case has matching case items File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_PM_controller.sv Line: 0
Warning (16735): Verilog HDL warning at csb2wire_status.sv(0): actual bit length 24 differs from formal bit length 32 for port "address" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/csb2wire_status.sv Line: 0
Warning (16788): Net "load_EXT_IN_SELECT.PMREQ_EN[0]" does not have a driver at cxl_io_cmb_customsb_cfg_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv Line: 0
Warning (16735): Verilog HDL warning at custom_sb_top.sv(0): actual bit length 1 differs from formal bit length 8 for port "mmio_cmpl_dest" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 0
Warning (16788): Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_top.sv(0): truncated value with size 6 to match size of target (1) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Warning (16788): Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_memexp_sip.sv(0): actual bit length 24 differs from formal bit length 22 for port "cap_ext_avmm_address" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Warning (13469): Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(0): truncated value with size 3 to match size of target (2) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv Line: 0
Warning (16735): Verilog HDL warning at intel_rtile_csb2pcicfg.sv(0): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_ip_top.sv(0): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Warning (16788): Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Info (22567): Verilog HDL info at pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v(139): extracting RAM for identifier 'infer_mem' File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 139
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2110
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2130): actual bit length 1 differs from formal bit length 2 for port "tx_st_1_pvalid" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2130
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2150): actual bit length 1 differs from formal bit length 2 for port "tx_st_2_pvalid" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2150
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2170): actual bit length 1 differs from formal bit length 2 for port "tx_st_3_pvalid" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2170
Warning (16788): Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 522
Warning (16788): Net "pio_rx_st_ready_i" does not have a driver at intel_cxl_pio_ed_top.sv(627) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 627
Warning (16735): Verilog HDL warning at ex_default_csr_top.sv(55): actual bit length 22 differs from formal bit length 32 for port "address" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/common/ex_default_csr/ex_default_csr_top.sv Line: 55
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(877): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st0_pvalid_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 877
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(878): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st1_pvalid_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 878
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(879): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st2_pvalid_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 879
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(880): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st3_pvalid_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 880
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(885): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st0_pfnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 885
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(886): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st1_pfnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 886
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(887): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st2_pfnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 887
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(888): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st3_pfnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 888
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(900): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st0_chnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 900
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(909): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st1_chnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 909
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(918): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st2_chnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 918
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(927): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st3_chnum_i" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 927
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(960): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st0_pvalid_o" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 960
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(961): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st1_pvalid_o" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 961
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(962): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st2_pvalid_o" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 962
Warning (16735): Verilog HDL warning at cxltyp3_memexp_ddr4_top.sv(963): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st3_pvalid_o" File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 963
Warning (16788): Net "uio2ip_rx_st_Hcrdt_ch[0]" does not have a driver at cxltyp3_memexp_ddr4_top.sv(452) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 452
Warning (16788): Net "uio2ip_rx_st_Dcrdt_ch[0]" does not have a driver at cxltyp3_memexp_ddr4_top.sv(457) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/hardware_test_design_20230828_v01/cxltyp3_memexp_ddr4_top.sv Line: 457
Warning (16788): Net "new_spi_rd_data.rd_data[31]" does not have a driver at bbs_fme_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_fme_top.sv Line: 0
Warning (16788): Net "en_pushwrite_host_Q" does not have a driver at ial_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/ial_top.sv Line: 0
Warning (16788): Net "dcc5CreqId_Q" does not have a driver at dcc_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/dcc_top.sv Line: 0
Warning (16788): Net "bbs_mc_status.bbs_ras_addr_ch0.address_valid[0]" does not have a driver at bbs_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/bbs_top.sv Line: 0
Warning (16788): Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Warning (16788): Net "load_EXT_IN_SELECT.PMREQ_EN[0]" does not have a driver at cxl_io_cmb_customsb_cfg_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv Line: 0
Warning (16788): Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/custom_sb_top.sv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv Line: 0
Warning (16788): Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv Line: 0
Warning (16788): Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_top.sv Line: 0
Warning (16788): Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv Line: 0
Warning (16788): Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0) File: /home/yue/work/f26a/cxltyp3_memexp_ddr4_top_22_4_0_94/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth/cxl_ip_top.sv Line: 0
Info: Quartus Prime Synthesis was successful. 0 errors, 930 warnings
    Info: Peak virtual memory: 3604 megabytes
    Info: Processing ended: Wed Aug 30 13:42:13 2023
    Info: Elapsed time: 00:00:57
    Info: System process ID: 35872


