// Seed: 1359705493
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  assign id_3 = 1;
  assign id_3 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    inout supply0 id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7
    , id_20,
    input tri0 id_8,
    output logic id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    output supply1 id_13,
    output wand id_14,
    output uwire id_15,
    output uwire id_16,
    input wire id_17,
    input wand id_18
);
  final id_9 = id_8;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_3 = 0;
endmodule
