WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10552312 heartbeat IPC: 1.24189 cumulative IPC: 1.24189 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18252481 heartbeat IPC: 1.29868 cumulative IPC: 1.26965 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 26267811 heartbeat IPC: 1.24761 cumulative IPC: 1.26222 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 34128249 heartbeat IPC: 1.2722 cumulative IPC: 1.2647 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 42026758 heartbeat IPC: 1.26607 cumulative IPC: 1.26497 (Simulation time: 0 hr 3 min 16 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 39526712 cumulative IPC: 1.26497 (Simulation time: 0 hr 3 min 16 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 39526712 (Simulation time: 0 hr 3 min 16 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26497 instructions: 50000004 cycles: 39526712
CPU 0 Branch Prediction Accuracy: 85.412% MPKI: 24.5623 Average ROB Occupancy at Mispredict: 15.5925
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.0282
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1032  HIT:          0  MISS:       1032
LLC RFO          ACCESS:         69  HIT:          0  MISS:         69
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 106.295 cycles
cpu0_DTLB TOTAL       ACCESS:   11416354  HIT:   11416316  MISS:         38
cpu0_DTLB LOAD         ACCESS:   11416354  HIT:   11416316  MISS:         38
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 132.895 cycles
cpu0_ITLB TOTAL       ACCESS:     479184  HIT:     479124  MISS:         60
cpu0_ITLB LOAD         ACCESS:     479184  HIT:     479124  MISS:         60
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 133.851 cycles
cpu0_L1D TOTAL       ACCESS:   14221199  HIT:   14220359  MISS:        840
cpu0_L1D LOAD         ACCESS:    8359282  HIT:    8359172  MISS:        110
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5861879  HIT:    5861175  MISS:        704
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.0679 cycles
cpu0_L1I TOTAL       ACCESS:     588634  HIT:     478422  MISS:     110212
cpu0_L1I LOAD         ACCESS:     588634  HIT:     478422  MISS:     110212
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.53068 cycles
cpu0_L2C TOTAL       ACCESS:      70657  HIT:      69530  MISS:       1127
cpu0_L2C LOAD         ACCESS:      70562  HIT:      69530  MISS:       1032
cpu0_L2C RFO          ACCESS:         69  HIT:          0  MISS:         69
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.295 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.541 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        790
  ROW_BUFFER_MISS:        337
 AVG DBUS CONGESTED CYCLE:    3.88683
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

