{"vcs1":{"timestamp_begin":1680373371.512599510, "rt":0.82, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680373372.365499174, "rt":0.90, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680373373.290170276, "rt":0.51, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680373371.235188436}
{"VCS_COMP_START_TIME": 1680373371.235188436}
{"VCS_COMP_END_TIME": 1680373374.968307451}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339596}}
{"stitch_vcselab": {"peak_mem": 239012}}
