accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_mux_2832_32_1_1
accel_regslice_both
accel_regslice_both
accel_regslice_both
accel_regslice_both
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe
accel_fadd_32ns_32ns_32_3_full_dsp_1
accel_fmul_32ns_32ns_32_2_max_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_fcmp_32ns_32ns_1_2_no_dsp_1
accel_flow_control_loop_pipe
accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe
accel_mux_1432_32_1_1
accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_delay_pipe
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_mux_1288_32_1_1
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_mux_311_32_1_1
accel_urem_11ns_3ns_11_15_1
accel_mul_mul_11ns_12ns_23_4_1
accel_flow_control_loop_pipe_sequential_init
accel_mux_104_32_1_1
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_faddfsub_32ns_32ns_32_3_full_dsp_1
accel_flog_32ns_32ns_32_6_full_dsp_1
accel_fexp_32ns_32ns_32_5_full_dsp_1
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_flow_control_loop_pipe_sequential_init
accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore
accel_conv2d_32_weights_RAM_AUTO_1R1W
accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore
accel_conv2d_32_biases_RAM_AUTO_1R1W
accel_conv2d_64_weights_RAM_AUTO_1R1W
accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore
accel_conv2d_64_biases_RAM_AUTO_1R1W
accel_dense_weights_RAM_AUTO_1R1W_memcore
accel_dense_weights_RAM_AUTO_1R1W
accel_dense_biases_RAM_AUTO_1R1W_memcore
accel_dense_biases_RAM_AUTO_1R1W
accel_softmax_weights_RAM_AUTO_1R1W_memcore
accel_softmax_weights_RAM_AUTO_1R1W
accel_softmax_biases_RAM_AUTO_1R1W_memcore
accel_softmax_biases_RAM_AUTO_1R1W
accel_fifo_w64_d16_S
accel_fifo_w64_d16_S
accel_fifo_w64_d16_S
accel_fifo_w64_d16_S
accel_fifo_w64_d16_S
accel_fifo_w64_d16_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w1_d25088_A
accel_fifo_w32_d25088_A
accel_fifo_w128_d3_S
accel_fifo_w32_d3_S
accel_fifo_w4_d6272_A
accel_fifo_w32_d6272_A
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w288_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w32_d3_S
accel_fifo_w1_d12544_A
accel_fifo_w32_d12544_A
accel_fifo_w128_d3_S
accel_fifo_w32_d3_S
accel_fifo_w4_d3136_A
accel_fifo_w32_d3136_A
accel_fifo_w32_d3_S
accel_fifo_w1_d128_S
accel_fifo_w32_d128_A
accel_fifo_w32_d10_S
accel_start_for_write_gmem_U0
accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0
accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0
accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0
accel_start_for_maxp2d_6272u_2u_2u_U0
accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0
accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0
accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0
accel_start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0
accel_start_for_maxp2d_3136u_2u_2u_U0
accel_gmem_m_axi
accel_control_s_axi
entry_proc
save_variables_locally_Pipeline_VITIS_LOOP_22_1
save_variables_locally_Pipeline_VITIS_LOOP_25_2
save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4
save_variables_locally_Pipeline_VITIS_LOOP_32_5
save_variables_locally_Pipeline_VITIS_LOOP_35_6
save_variables_locally_Pipeline_VITIS_LOOP_38_7
save_variables_locally_Pipeline_VITIS_LOOP_41_8
save_variables_locally_Pipeline_VITIS_LOOP_44_9
save_variables_locally
create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s
pad_windows_1c_float_28u_28u_3u_3u_32u_s
conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs
conv2d_sum_1c_float_28u_28u_3u_3u_32u_s
conv2d_activate_1c_28u_28u_3u_3u_32u_s
create_window_stream_maxp2d_28u_28u_32u_2u_2u_s
maxp2d_6272u_2u_2u_s
create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s
pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s
conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_s
conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_1
conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_2
conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_3
conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_4
conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_5
conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_6
conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_7
conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_8
conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_9
conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_10
conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_11
conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_12
conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_13
conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_14
conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_15
conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_16
conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_17
conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_18
conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_19
conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_20
conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_21
conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_22
conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_23
conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_24
conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_25
conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_26
conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_27
conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_28
conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_29
conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_30
conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs
conv2d_sum_mc_float_14u_14u_3u_3u_64u_31
conv2d_aggregate_channels_14u_14u_32u_64u_s
create_window_stream_maxp2d_14u_14u_64u_2u_2u_s
maxp2d_3136u_2u_2u_s
dense_128u_3136u_Pipeline_init_sums
dense_128u_3136u_Pipeline_inputs
dense_128u_3136u_Pipeline_activate
dense_128u_3136u_s
softmax_10u_128u_Pipeline_VITIS_LOOP_463_1
softmax_10u_128u_Pipeline_calc_sums_and_max
softmax_10u_128u_Pipeline_calc_exp_sum
softmax_10u_128u_Pipeline_feature_map
softmax_10u_128u_s
write_gmem_Pipeline_VITIS_LOOP_518_1
write_gmem_Pipeline_VITIS_LOOP_521_2
write_gmem_Pipeline_VITIS_LOOP_524_3
write_gmem_Pipeline_VITIS_LOOP_527_4
write_gmem_Pipeline_VITIS_LOOP_530_5
write_gmem_Pipeline_VITIS_LOOP_533_6
write_gmem_Pipeline_VITIS_LOOP_537_7
write_gmem_Pipeline_VITIS_LOOP_540_8
write_gmem_Pipeline_VITIS_LOOP_543_9
write_gmem_Pipeline_VITIS_LOOP_546_10
write_gmem_Pipeline_VITIS_LOOP_549_11
write_gmem
accel
