

================================================================
== Vitis HLS Report for 'float_rms_norm2_Pipeline_sum_sq_blocks'
================================================================
* Date:           Tue Oct 14 11:17:29 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4617|     4617|  46.170 us|  46.170 us|  4617|  4617|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_sq_blocks  |     4615|     4615|        11|          3|          1|  1536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    53|    3846|    4059|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1496|    -|
|Register         |        -|     -|    3163|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    53|    7009|    5637|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     4|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U370  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U371  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U372  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U373  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U374  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U375  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U376  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U377  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U378  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U379  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U368    |fadd_32ns_32ns_32_4_no_dsp_1    |        0|   0|  168|  434|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U380   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U381   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U382   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U383   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U384   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U385   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U386   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U387   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U388   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U389   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U390   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  53| 3846| 4059|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_1210_p2   |         +|   0|  0|  23|          16|           6|
    |icmp_ln230_fu_1148_p2  |      icmp|   0|  0|  13|          16|          16|
    |or_ln240_fu_1184_p2    |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  50|          45|          25|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add3411_fu_132                    |   9|          2|   32|         64|
    |add34_1031_fu_172                 |   9|          2|   32|         64|
    |add34_1133_fu_176                 |   9|          2|   32|         64|
    |add34_113_fu_136                  |   9|          2|   32|         64|
    |add34_1235_fu_180                 |   9|          2|   32|         64|
    |add34_1337_fu_184                 |   9|          2|   32|         64|
    |add34_1439_fu_188                 |   9|          2|   32|         64|
    |add34_1541_fu_192                 |   9|          2|   32|         64|
    |add34_1643_fu_196                 |   9|          2|   32|         64|
    |add34_1745_fu_200                 |   9|          2|   32|         64|
    |add34_1847_fu_204                 |   9|          2|   32|         64|
    |add34_1949_fu_208                 |   9|          2|   32|         64|
    |add34_2051_fu_212                 |   9|          2|   32|         64|
    |add34_2153_fu_216                 |   9|          2|   32|         64|
    |add34_215_fu_140                  |   9|          2|   32|         64|
    |add34_2255_fu_220                 |   9|          2|   32|         64|
    |add34_2357_fu_224                 |   9|          2|   32|         64|
    |add34_2459_fu_228                 |   9|          2|   32|         64|
    |add34_2561_fu_232                 |   9|          2|   32|         64|
    |add34_2663_fu_236                 |   9|          2|   32|         64|
    |add34_2765_fu_240                 |   9|          2|   32|         64|
    |add34_2867_fu_244                 |   9|          2|   32|         64|
    |add34_2969_fu_248                 |   9|          2|   32|         64|
    |add34_3071_fu_252                 |   9|          2|   32|         64|
    |add34_3173_fu_256                 |   9|          2|   32|         64|
    |add34_317_fu_144                  |   9|          2|   32|         64|
    |add34_419_fu_148                  |   9|          2|   32|         64|
    |add34_521_fu_152                  |   9|          2|   32|         64|
    |add34_623_fu_156                  |   9|          2|   32|         64|
    |add34_725_fu_160                  |   9|          2|   32|         64|
    |add34_827_fu_164                  |   9|          2|   32|         64|
    |add34_929_fu_168                  |   9|          2|   32|         64|
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add3411_load     |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1031_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1133_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_113_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1235_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1337_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1439_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1541_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1643_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1745_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1847_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_1949_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2051_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2153_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_215_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2255_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2357_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2459_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2561_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2663_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2765_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2867_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_2969_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_3071_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_3173_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_317_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_419_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_521_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_623_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_725_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_827_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_add34_929_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_i                |   9|          2|   16|         32|
    |grp_fu_892_p0                     |  20|          4|   32|        128|
    |grp_fu_892_p1                     |  20|          4|   32|        128|
    |grp_fu_896_p0                     |  20|          4|   32|        128|
    |grp_fu_896_p1                     |  20|          4|   32|        128|
    |grp_fu_900_p0                     |  20|          4|   32|        128|
    |grp_fu_900_p1                     |  20|          4|   32|        128|
    |grp_fu_904_p0                     |  20|          4|   32|        128|
    |grp_fu_904_p1                     |  20|          4|   32|        128|
    |grp_fu_908_p0                     |  20|          4|   32|        128|
    |grp_fu_908_p1                     |  20|          4|   32|        128|
    |grp_fu_912_p0                     |  20|          4|   32|        128|
    |grp_fu_912_p1                     |  20|          4|   32|        128|
    |grp_fu_916_p0                     |  20|          4|   32|        128|
    |grp_fu_916_p1                     |  20|          4|   32|        128|
    |grp_fu_920_p0                     |  20|          4|   32|        128|
    |grp_fu_920_p1                     |  20|          4|   32|        128|
    |grp_fu_924_p0                     |  20|          4|   32|        128|
    |grp_fu_924_p1                     |  20|          4|   32|        128|
    |grp_fu_928_p0                     |  20|          4|   32|        128|
    |grp_fu_928_p1                     |  20|          4|   32|        128|
    |grp_fu_936_p0                     |  20|          4|   32|        128|
    |grp_fu_936_p1                     |  20|          4|   32|        128|
    |grp_fu_940_p0                     |  20|          4|   32|        128|
    |grp_fu_940_p1                     |  20|          4|   32|        128|
    |grp_fu_944_p0                     |  20|          4|   32|        128|
    |grp_fu_944_p1                     |  20|          4|   32|        128|
    |grp_fu_948_p0                     |  20|          4|   32|        128|
    |grp_fu_948_p1                     |  20|          4|   32|        128|
    |grp_fu_952_p0                     |  20|          4|   32|        128|
    |grp_fu_952_p1                     |  20|          4|   32|        128|
    |grp_fu_956_p0                     |  20|          4|   32|        128|
    |grp_fu_956_p1                     |  20|          4|   32|        128|
    |grp_fu_960_p0                     |  20|          4|   32|        128|
    |grp_fu_960_p1                     |  20|          4|   32|        128|
    |grp_fu_964_p0                     |  20|          4|   32|        128|
    |grp_fu_964_p1                     |  20|          4|   32|        128|
    |grp_fu_968_p0                     |  20|          4|   32|        128|
    |grp_fu_968_p1                     |  20|          4|   32|        128|
    |grp_fu_972_p0                     |  20|          4|   32|        128|
    |grp_fu_972_p1                     |  20|          4|   32|        128|
    |grp_fu_976_p0                     |  14|          3|   32|         96|
    |grp_fu_976_p1                     |  14|          3|   32|         96|
    |idx_fu_260                        |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1496|        314| 3431|       9488|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add3411_fu_132                    |  32|   0|   32|          0|
    |add34_1031_fu_172                 |  32|   0|   32|          0|
    |add34_1133_fu_176                 |  32|   0|   32|          0|
    |add34_113_fu_136                  |  32|   0|   32|          0|
    |add34_1235_fu_180                 |  32|   0|   32|          0|
    |add34_1337_fu_184                 |  32|   0|   32|          0|
    |add34_1439_fu_188                 |  32|   0|   32|          0|
    |add34_1541_fu_192                 |  32|   0|   32|          0|
    |add34_1643_fu_196                 |  32|   0|   32|          0|
    |add34_1745_fu_200                 |  32|   0|   32|          0|
    |add34_1847_fu_204                 |  32|   0|   32|          0|
    |add34_1949_fu_208                 |  32|   0|   32|          0|
    |add34_2051_fu_212                 |  32|   0|   32|          0|
    |add34_2153_fu_216                 |  32|   0|   32|          0|
    |add34_215_fu_140                  |  32|   0|   32|          0|
    |add34_2255_fu_220                 |  32|   0|   32|          0|
    |add34_2357_fu_224                 |  32|   0|   32|          0|
    |add34_2459_fu_228                 |  32|   0|   32|          0|
    |add34_2561_fu_232                 |  32|   0|   32|          0|
    |add34_2663_fu_236                 |  32|   0|   32|          0|
    |add34_2765_fu_240                 |  32|   0|   32|          0|
    |add34_2867_fu_244                 |  32|   0|   32|          0|
    |add34_2969_fu_248                 |  32|   0|   32|          0|
    |add34_3071_fu_252                 |  32|   0|   32|          0|
    |add34_3173_fu_256                 |  32|   0|   32|          0|
    |add34_317_fu_144                  |  32|   0|   32|          0|
    |add34_419_fu_148                  |  32|   0|   32|          0|
    |add34_521_fu_152                  |  32|   0|   32|          0|
    |add34_623_fu_156                  |  32|   0|   32|          0|
    |add34_725_fu_160                  |  32|   0|   32|          0|
    |add34_827_fu_164                  |  32|   0|   32|          0|
    |add34_929_fu_168                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln230_reg_1900               |   1|   0|    1|          0|
    |idx_fu_260                        |  16|   0|   16|          0|
    |mul_10_reg_2366                   |  32|   0|   32|          0|
    |mul_11_reg_2371                   |  32|   0|   32|          0|
    |mul_12_reg_2376                   |  32|   0|   32|          0|
    |mul_13_reg_2381                   |  32|   0|   32|          0|
    |mul_14_reg_2386                   |  32|   0|   32|          0|
    |mul_15_reg_2391                   |  32|   0|   32|          0|
    |mul_16_reg_2396                   |  32|   0|   32|          0|
    |mul_17_reg_2401                   |  32|   0|   32|          0|
    |mul_18_reg_2406                   |  32|   0|   32|          0|
    |mul_19_reg_2411                   |  32|   0|   32|          0|
    |mul_1_reg_2261                    |  32|   0|   32|          0|
    |mul_20_reg_2416                   |  32|   0|   32|          0|
    |mul_21_reg_2476                   |  32|   0|   32|          0|
    |mul_22_reg_2481                   |  32|   0|   32|          0|
    |mul_23_reg_2486                   |  32|   0|   32|          0|
    |mul_24_reg_2491                   |  32|   0|   32|          0|
    |mul_25_reg_2496                   |  32|   0|   32|          0|
    |mul_26_reg_2501                   |  32|   0|   32|          0|
    |mul_27_reg_2506                   |  32|   0|   32|          0|
    |mul_28_reg_2511                   |  32|   0|   32|          0|
    |mul_29_reg_2516                   |  32|   0|   32|          0|
    |mul_2_reg_2266                    |  32|   0|   32|          0|
    |mul_30_reg_2521                   |  32|   0|   32|          0|
    |mul_3_reg_2271                    |  32|   0|   32|          0|
    |mul_4_reg_2276                    |  32|   0|   32|          0|
    |mul_5_reg_2281                    |  32|   0|   32|          0|
    |mul_6_reg_2286                    |  32|   0|   32|          0|
    |mul_7_reg_2291                    |  32|   0|   32|          0|
    |mul_8_reg_2296                    |  32|   0|   32|          0|
    |mul_9_reg_2301                    |  32|   0|   32|          0|
    |mul_reg_2256                      |  32|   0|   32|          0|
    |mul_s_reg_2306                    |  32|   0|   32|          0|
    |x_0_load_4_reg_2160               |  32|   0|   32|          0|
    |x_0_load_reg_2064                 |  32|   0|   32|          0|
    |x_10_load_4_reg_2220              |  32|   0|   32|          0|
    |x_10_load_reg_2124                |  32|   0|   32|          0|
    |x_11_load_4_reg_2226              |  32|   0|   32|          0|
    |x_11_load_reg_2130                |  32|   0|   32|          0|
    |x_12_load_4_reg_2232              |  32|   0|   32|          0|
    |x_12_load_reg_2136                |  32|   0|   32|          0|
    |x_13_load_4_reg_2238              |  32|   0|   32|          0|
    |x_13_load_reg_2142                |  32|   0|   32|          0|
    |x_14_load_4_reg_2244              |  32|   0|   32|          0|
    |x_14_load_reg_2148                |  32|   0|   32|          0|
    |x_15_load_4_reg_2250              |  32|   0|   32|          0|
    |x_15_load_reg_2154                |  32|   0|   32|          0|
    |x_1_load_4_reg_2166               |  32|   0|   32|          0|
    |x_1_load_reg_2070                 |  32|   0|   32|          0|
    |x_2_load_4_reg_2172               |  32|   0|   32|          0|
    |x_2_load_reg_2076                 |  32|   0|   32|          0|
    |x_3_load_4_reg_2178               |  32|   0|   32|          0|
    |x_3_load_reg_2082                 |  32|   0|   32|          0|
    |x_4_load_4_reg_2184               |  32|   0|   32|          0|
    |x_4_load_reg_2088                 |  32|   0|   32|          0|
    |x_5_load_4_reg_2190               |  32|   0|   32|          0|
    |x_5_load_reg_2094                 |  32|   0|   32|          0|
    |x_6_load_4_reg_2196               |  32|   0|   32|          0|
    |x_6_load_reg_2100                 |  32|   0|   32|          0|
    |x_7_load_4_reg_2202               |  32|   0|   32|          0|
    |x_7_load_reg_2106                 |  32|   0|   32|          0|
    |x_8_load_4_reg_2208               |  32|   0|   32|          0|
    |x_8_load_reg_2112                 |  32|   0|   32|          0|
    |x_9_load_4_reg_2214               |  32|   0|   32|          0|
    |x_9_load_reg_2118                 |  32|   0|   32|          0|
    |icmp_ln230_reg_1900               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3163|  32| 3100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|grp_fu_343_p_din0      |  out|   32|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|grp_fu_343_p_din1      |  out|   32|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|grp_fu_343_p_opcode    |  out|    2|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|grp_fu_343_p_dout0     |   in|   32|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|grp_fu_343_p_ce        |  out|    1|  ap_ctrl_hs|  float_rms_norm2_Pipeline_sum_sq_blocks|  return value|
|x_0_address0           |  out|   12|   ap_memory|                                     x_0|         array|
|x_0_ce0                |  out|    1|   ap_memory|                                     x_0|         array|
|x_0_q0                 |   in|   32|   ap_memory|                                     x_0|         array|
|x_0_address1           |  out|   12|   ap_memory|                                     x_0|         array|
|x_0_ce1                |  out|    1|   ap_memory|                                     x_0|         array|
|x_0_q1                 |   in|   32|   ap_memory|                                     x_0|         array|
|x_1_address0           |  out|   12|   ap_memory|                                     x_1|         array|
|x_1_ce0                |  out|    1|   ap_memory|                                     x_1|         array|
|x_1_q0                 |   in|   32|   ap_memory|                                     x_1|         array|
|x_1_address1           |  out|   12|   ap_memory|                                     x_1|         array|
|x_1_ce1                |  out|    1|   ap_memory|                                     x_1|         array|
|x_1_q1                 |   in|   32|   ap_memory|                                     x_1|         array|
|x_2_address0           |  out|   12|   ap_memory|                                     x_2|         array|
|x_2_ce0                |  out|    1|   ap_memory|                                     x_2|         array|
|x_2_q0                 |   in|   32|   ap_memory|                                     x_2|         array|
|x_2_address1           |  out|   12|   ap_memory|                                     x_2|         array|
|x_2_ce1                |  out|    1|   ap_memory|                                     x_2|         array|
|x_2_q1                 |   in|   32|   ap_memory|                                     x_2|         array|
|x_3_address0           |  out|   12|   ap_memory|                                     x_3|         array|
|x_3_ce0                |  out|    1|   ap_memory|                                     x_3|         array|
|x_3_q0                 |   in|   32|   ap_memory|                                     x_3|         array|
|x_3_address1           |  out|   12|   ap_memory|                                     x_3|         array|
|x_3_ce1                |  out|    1|   ap_memory|                                     x_3|         array|
|x_3_q1                 |   in|   32|   ap_memory|                                     x_3|         array|
|x_4_address0           |  out|   12|   ap_memory|                                     x_4|         array|
|x_4_ce0                |  out|    1|   ap_memory|                                     x_4|         array|
|x_4_q0                 |   in|   32|   ap_memory|                                     x_4|         array|
|x_4_address1           |  out|   12|   ap_memory|                                     x_4|         array|
|x_4_ce1                |  out|    1|   ap_memory|                                     x_4|         array|
|x_4_q1                 |   in|   32|   ap_memory|                                     x_4|         array|
|x_5_address0           |  out|   12|   ap_memory|                                     x_5|         array|
|x_5_ce0                |  out|    1|   ap_memory|                                     x_5|         array|
|x_5_q0                 |   in|   32|   ap_memory|                                     x_5|         array|
|x_5_address1           |  out|   12|   ap_memory|                                     x_5|         array|
|x_5_ce1                |  out|    1|   ap_memory|                                     x_5|         array|
|x_5_q1                 |   in|   32|   ap_memory|                                     x_5|         array|
|x_6_address0           |  out|   12|   ap_memory|                                     x_6|         array|
|x_6_ce0                |  out|    1|   ap_memory|                                     x_6|         array|
|x_6_q0                 |   in|   32|   ap_memory|                                     x_6|         array|
|x_6_address1           |  out|   12|   ap_memory|                                     x_6|         array|
|x_6_ce1                |  out|    1|   ap_memory|                                     x_6|         array|
|x_6_q1                 |   in|   32|   ap_memory|                                     x_6|         array|
|x_7_address0           |  out|   12|   ap_memory|                                     x_7|         array|
|x_7_ce0                |  out|    1|   ap_memory|                                     x_7|         array|
|x_7_q0                 |   in|   32|   ap_memory|                                     x_7|         array|
|x_7_address1           |  out|   12|   ap_memory|                                     x_7|         array|
|x_7_ce1                |  out|    1|   ap_memory|                                     x_7|         array|
|x_7_q1                 |   in|   32|   ap_memory|                                     x_7|         array|
|x_8_address0           |  out|   12|   ap_memory|                                     x_8|         array|
|x_8_ce0                |  out|    1|   ap_memory|                                     x_8|         array|
|x_8_q0                 |   in|   32|   ap_memory|                                     x_8|         array|
|x_8_address1           |  out|   12|   ap_memory|                                     x_8|         array|
|x_8_ce1                |  out|    1|   ap_memory|                                     x_8|         array|
|x_8_q1                 |   in|   32|   ap_memory|                                     x_8|         array|
|x_9_address0           |  out|   12|   ap_memory|                                     x_9|         array|
|x_9_ce0                |  out|    1|   ap_memory|                                     x_9|         array|
|x_9_q0                 |   in|   32|   ap_memory|                                     x_9|         array|
|x_9_address1           |  out|   12|   ap_memory|                                     x_9|         array|
|x_9_ce1                |  out|    1|   ap_memory|                                     x_9|         array|
|x_9_q1                 |   in|   32|   ap_memory|                                     x_9|         array|
|x_10_address0          |  out|   12|   ap_memory|                                    x_10|         array|
|x_10_ce0               |  out|    1|   ap_memory|                                    x_10|         array|
|x_10_q0                |   in|   32|   ap_memory|                                    x_10|         array|
|x_10_address1          |  out|   12|   ap_memory|                                    x_10|         array|
|x_10_ce1               |  out|    1|   ap_memory|                                    x_10|         array|
|x_10_q1                |   in|   32|   ap_memory|                                    x_10|         array|
|x_11_address0          |  out|   12|   ap_memory|                                    x_11|         array|
|x_11_ce0               |  out|    1|   ap_memory|                                    x_11|         array|
|x_11_q0                |   in|   32|   ap_memory|                                    x_11|         array|
|x_11_address1          |  out|   12|   ap_memory|                                    x_11|         array|
|x_11_ce1               |  out|    1|   ap_memory|                                    x_11|         array|
|x_11_q1                |   in|   32|   ap_memory|                                    x_11|         array|
|x_12_address0          |  out|   12|   ap_memory|                                    x_12|         array|
|x_12_ce0               |  out|    1|   ap_memory|                                    x_12|         array|
|x_12_q0                |   in|   32|   ap_memory|                                    x_12|         array|
|x_12_address1          |  out|   12|   ap_memory|                                    x_12|         array|
|x_12_ce1               |  out|    1|   ap_memory|                                    x_12|         array|
|x_12_q1                |   in|   32|   ap_memory|                                    x_12|         array|
|x_13_address0          |  out|   12|   ap_memory|                                    x_13|         array|
|x_13_ce0               |  out|    1|   ap_memory|                                    x_13|         array|
|x_13_q0                |   in|   32|   ap_memory|                                    x_13|         array|
|x_13_address1          |  out|   12|   ap_memory|                                    x_13|         array|
|x_13_ce1               |  out|    1|   ap_memory|                                    x_13|         array|
|x_13_q1                |   in|   32|   ap_memory|                                    x_13|         array|
|x_14_address0          |  out|   12|   ap_memory|                                    x_14|         array|
|x_14_ce0               |  out|    1|   ap_memory|                                    x_14|         array|
|x_14_q0                |   in|   32|   ap_memory|                                    x_14|         array|
|x_14_address1          |  out|   12|   ap_memory|                                    x_14|         array|
|x_14_ce1               |  out|    1|   ap_memory|                                    x_14|         array|
|x_14_q1                |   in|   32|   ap_memory|                                    x_14|         array|
|x_15_address0          |  out|   12|   ap_memory|                                    x_15|         array|
|x_15_ce0               |  out|    1|   ap_memory|                                    x_15|         array|
|x_15_q0                |   in|   32|   ap_memory|                                    x_15|         array|
|x_15_address1          |  out|   12|   ap_memory|                                    x_15|         array|
|x_15_ce1               |  out|    1|   ap_memory|                                    x_15|         array|
|x_15_q1                |   in|   32|   ap_memory|                                    x_15|         array|
|add34_3173_out         |  out|   32|      ap_vld|                          add34_3173_out|       pointer|
|add34_3173_out_ap_vld  |  out|    1|      ap_vld|                          add34_3173_out|       pointer|
|add34_3071_out         |  out|   32|      ap_vld|                          add34_3071_out|       pointer|
|add34_3071_out_ap_vld  |  out|    1|      ap_vld|                          add34_3071_out|       pointer|
|add34_2969_out         |  out|   32|      ap_vld|                          add34_2969_out|       pointer|
|add34_2969_out_ap_vld  |  out|    1|      ap_vld|                          add34_2969_out|       pointer|
|add34_2867_out         |  out|   32|      ap_vld|                          add34_2867_out|       pointer|
|add34_2867_out_ap_vld  |  out|    1|      ap_vld|                          add34_2867_out|       pointer|
|add34_2765_out         |  out|   32|      ap_vld|                          add34_2765_out|       pointer|
|add34_2765_out_ap_vld  |  out|    1|      ap_vld|                          add34_2765_out|       pointer|
|add34_2663_out         |  out|   32|      ap_vld|                          add34_2663_out|       pointer|
|add34_2663_out_ap_vld  |  out|    1|      ap_vld|                          add34_2663_out|       pointer|
|add34_2561_out         |  out|   32|      ap_vld|                          add34_2561_out|       pointer|
|add34_2561_out_ap_vld  |  out|    1|      ap_vld|                          add34_2561_out|       pointer|
|add34_2459_out         |  out|   32|      ap_vld|                          add34_2459_out|       pointer|
|add34_2459_out_ap_vld  |  out|    1|      ap_vld|                          add34_2459_out|       pointer|
|add34_2357_out         |  out|   32|      ap_vld|                          add34_2357_out|       pointer|
|add34_2357_out_ap_vld  |  out|    1|      ap_vld|                          add34_2357_out|       pointer|
|add34_2255_out         |  out|   32|      ap_vld|                          add34_2255_out|       pointer|
|add34_2255_out_ap_vld  |  out|    1|      ap_vld|                          add34_2255_out|       pointer|
|add34_2153_out         |  out|   32|      ap_vld|                          add34_2153_out|       pointer|
|add34_2153_out_ap_vld  |  out|    1|      ap_vld|                          add34_2153_out|       pointer|
|add34_2051_out         |  out|   32|      ap_vld|                          add34_2051_out|       pointer|
|add34_2051_out_ap_vld  |  out|    1|      ap_vld|                          add34_2051_out|       pointer|
|add34_1949_out         |  out|   32|      ap_vld|                          add34_1949_out|       pointer|
|add34_1949_out_ap_vld  |  out|    1|      ap_vld|                          add34_1949_out|       pointer|
|add34_1847_out         |  out|   32|      ap_vld|                          add34_1847_out|       pointer|
|add34_1847_out_ap_vld  |  out|    1|      ap_vld|                          add34_1847_out|       pointer|
|add34_1745_out         |  out|   32|      ap_vld|                          add34_1745_out|       pointer|
|add34_1745_out_ap_vld  |  out|    1|      ap_vld|                          add34_1745_out|       pointer|
|add34_1643_out         |  out|   32|      ap_vld|                          add34_1643_out|       pointer|
|add34_1643_out_ap_vld  |  out|    1|      ap_vld|                          add34_1643_out|       pointer|
|add34_1541_out         |  out|   32|      ap_vld|                          add34_1541_out|       pointer|
|add34_1541_out_ap_vld  |  out|    1|      ap_vld|                          add34_1541_out|       pointer|
|add34_1439_out         |  out|   32|      ap_vld|                          add34_1439_out|       pointer|
|add34_1439_out_ap_vld  |  out|    1|      ap_vld|                          add34_1439_out|       pointer|
|add34_1337_out         |  out|   32|      ap_vld|                          add34_1337_out|       pointer|
|add34_1337_out_ap_vld  |  out|    1|      ap_vld|                          add34_1337_out|       pointer|
|add34_1235_out         |  out|   32|      ap_vld|                          add34_1235_out|       pointer|
|add34_1235_out_ap_vld  |  out|    1|      ap_vld|                          add34_1235_out|       pointer|
|add34_1133_out         |  out|   32|      ap_vld|                          add34_1133_out|       pointer|
|add34_1133_out_ap_vld  |  out|    1|      ap_vld|                          add34_1133_out|       pointer|
|add34_1031_out         |  out|   32|      ap_vld|                          add34_1031_out|       pointer|
|add34_1031_out_ap_vld  |  out|    1|      ap_vld|                          add34_1031_out|       pointer|
|add34_929_out          |  out|   32|      ap_vld|                           add34_929_out|       pointer|
|add34_929_out_ap_vld   |  out|    1|      ap_vld|                           add34_929_out|       pointer|
|add34_827_out          |  out|   32|      ap_vld|                           add34_827_out|       pointer|
|add34_827_out_ap_vld   |  out|    1|      ap_vld|                           add34_827_out|       pointer|
|add34_725_out          |  out|   32|      ap_vld|                           add34_725_out|       pointer|
|add34_725_out_ap_vld   |  out|    1|      ap_vld|                           add34_725_out|       pointer|
|add34_623_out          |  out|   32|      ap_vld|                           add34_623_out|       pointer|
|add34_623_out_ap_vld   |  out|    1|      ap_vld|                           add34_623_out|       pointer|
|add34_521_out          |  out|   32|      ap_vld|                           add34_521_out|       pointer|
|add34_521_out_ap_vld   |  out|    1|      ap_vld|                           add34_521_out|       pointer|
|add34_419_out          |  out|   32|      ap_vld|                           add34_419_out|       pointer|
|add34_419_out_ap_vld   |  out|    1|      ap_vld|                           add34_419_out|       pointer|
|add34_317_out          |  out|   32|      ap_vld|                           add34_317_out|       pointer|
|add34_317_out_ap_vld   |  out|    1|      ap_vld|                           add34_317_out|       pointer|
|add34_215_out          |  out|   32|      ap_vld|                           add34_215_out|       pointer|
|add34_215_out_ap_vld   |  out|    1|      ap_vld|                           add34_215_out|       pointer|
|add34_113_out          |  out|   32|      ap_vld|                           add34_113_out|       pointer|
|add34_113_out_ap_vld   |  out|    1|      ap_vld|                           add34_113_out|       pointer|
|add3411_out            |  out|   32|      ap_vld|                             add3411_out|       pointer|
|add3411_out_ap_vld     |  out|    1|      ap_vld|                             add3411_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

