xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
gen_clk25_clk_wiz.v,verilog,xil_defaultlib,../../../../Mini_Piano.srcs/sources_1/ip/gen_clk25/gen_clk25_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
gen_clk25.v,verilog,xil_defaultlib,../../../../Mini_Piano.srcs/sources_1/ip/gen_clk25/gen_clk25.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
