digraph "func" {
"156524" [label = "cmp x0 , x1" ]
"156528" [label = "b.eq address" ]
"156608" [label = "mov w0 , wzr" ]
"156532" [label = "ldrb w8 , [ x0 ]" ]
"156612" [label = "ret" ]
"156536" [label = "ldrb w9 , [ x1 ]" ]
"156540" [label = "sub w10 , w8 , # address" ]
"156544" [label = "add w11 , w8 , # address" ]
"156548" [label = "sub w12 , w9 , # address" ]
"156552" [label = "cmp w10 , # address" ]
"156556" [label = "add w13 , w9 , # address" ]
"156560" [label = "csel w8 , w11 , w8 , cc" ]
"156564" [label = "cmp w12 , # address" ]
"156568" [label = "csel w9 , w13 , w9 , cc" ]
"156572" [label = "ands w8 , w8 , # address" ]
"156576" [label = "b.eq address" ]
"156616" [label = "and w9 , w9 , # address" ]
"156580" [label = "and w9 , w9 , # address" ]
"156620" [label = "sub w0 , w8 , w9" ]
"156624" [label = "ret" ]
"156584" [label = "add x0 , x0 , # address" ]
"156588" [label = "cmp w8 , w9" ]
"156592" [label = "add x1 , x1 , # address" ]
"156596" [label = "b.eq address" ]
"156600" [label = "sub w0 , w8 , w9" ]
"156604" [label = "ret" ]
"156524" -> "156528" [ label = "CFG" ]
"156528" -> "156608" [ label = "CFG" ]
"156528" -> "156532" [ label = "CFG" ]
"156608" -> "156612" [ label = "CFG" ]
"156532" -> "156536" [ label = "CFG" ]
"156532" -> "156540" [ label = "DFG" ]
"156532" -> "156544" [ label = "DFG" ]
"156532" -> "156560" [ label = "DFG" ]
"156536" -> "156540" [ label = "CFG" ]
"156536" -> "156548" [ label = "DFG" ]
"156536" -> "156556" [ label = "DFG" ]
"156536" -> "156568" [ label = "DFG" ]
"156540" -> "156544" [ label = "CFG" ]
"156540" -> "156552" [ label = "DFG" ]
"156544" -> "156548" [ label = "CFG" ]
"156544" -> "156560" [ label = "DFG" ]
"156548" -> "156552" [ label = "CFG" ]
"156548" -> "156568" [ label = "DFG" ]
"156552" -> "156556" [ label = "CFG" ]
"156552" -> "156560" [ label = "DFG" ]
"156556" -> "156560" [ label = "CFG" ]
"156556" -> "156568" [ label = "DFG" ]
"156560" -> "156564" [ label = "CFG" ]
"156560" -> "156572" [ label = "DFG" ]
"156564" -> "156568" [ label = "CFG" ]
"156568" -> "156572" [ label = "CFG" ]
"156568" -> "156616" [ label = "DFG" ]
"156568" -> "156580" [ label = "DFG" ]
"156572" -> "156576" [ label = "DFG" ]
"156572" -> "156620" [ label = "DFG" ]
"156572" -> "156588" [ label = "DFG" ]
"156572" -> "156600" [ label = "DFG" ]
"156576" -> "156616" [ label = "CFG" ]
"156576" -> "156580" [ label = "CFG" ]
"156616" -> "156620" [ label = "DFG" ]
"156580" -> "156584" [ label = "CFG" ]
"156580" -> "156588" [ label = "DFG" ]
"156580" -> "156600" [ label = "DFG" ]
"156620" -> "156624" [ label = "DFG" ]
"156584" -> "156588" [ label = "CFG" ]
"156584" -> "156532" [ label = "DFG" ]
"156584" -> "156528" [ label = "DFG" ]
"156588" -> "156592" [ label = "CFG" ]
"156588" -> "156596" [ label = "DFG" ]
"156592" -> "156596" [ label = "CFG" ]
"156592" -> "156528" [ label = "DFG" ]
"156592" -> "156536" [ label = "DFG" ]
"156596" -> "156532" [ label = "CFG" ]
"156596" -> "156600" [ label = "CFG" ]
"156600" -> "156604" [ label = "DFG" ]
}
