{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "tt_insn_vec":
            {
              "type": "tooltip",
              "help": "Portion of vector registers that is actually used. Available only for instructions belonging to a SIMD/vector instructions set (like x86 AVX)",
              "text": "Vectorization"
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "tt_Recip_throughput":
            {
              "type": "tooltip",
              "help": "Average number of cycles to retire that instruction if repeated (assuming independent instructions, with no read-after-write dependency)",
              "text": "Recip. throughput"
            },
          "tt_Nb_FU":
            {
              "type": "tooltip",
              "help": "Number of Fused (Front-end) uops",
              "text": "Nb FU"
            },
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_complex_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1190",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1190",
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1190"
                ],
              "header": ""
            },
          "list_path_1_vec_align_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1182"
                ],
              "header": ""
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_cvt_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1182"
                ],
              "header": ""
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - ADD: 3 occurrences<<list_path_1_complex_1>>\n",
                "title": "Complex instructions",
                "txt": "Detected COMPLEX INSTRUCTIONS.\n"
              },
              {
                "workaround": " - Pass to your compiler a micro-architecture specialization option:\n  * Please look into your compiler manual for march=native or equivalent\n - Use vector aligned instructions:\n  1) align your arrays on 64 bytes boundaries\n  2) inform your compiler that your arrays are vector aligned: read your compiler manual.\n<<image_vec_align>>",
                "details": " - MOVUPD: 1 occurrences<<list_path_1_vec_align_1>>\n",
                "title": "Vector unaligned load/store instructions",
                "txt": "Detected 1 suboptimal vector unaligned load/store instructions.\n"
              },
              {
                "workaround": "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
                "details": " - CLTQ: 1 occurrences<<list_path_1_cvt_1>>\n",
                "title": "Conversion instructions",
                "txt": "Detected expensive conversion instructions."
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements."
              },
              {
                "title": "Matching between your loop (in the source code) and the binary loop",
                "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop is loading 160 bytes.\nThe binary loop is storing 132 bytes."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 78\nnb uops            : 79\nloop length        : 341\nused x86 registers : 13\nused mmx registers : 0\nused xmm registers : 3\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 27\n"
              },
              {
                "help": "Front-end corresponds to instructions fetching and decoding into macro/micro operations",
                "title": "Front-end",
                "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 13.17 cycles\nfront end            : 13.17 cycles\n"
              },
              {
                "help": "Back-end corresponds to macro/micro operations execution (includes allocating registers, fetching operands etc.)",
                "title": "Back-end",
                "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0  | AGU1  | AGU2  | FP0  | FP1  | FP2  | FP3  | FP4  | FP5\n----------------------------------------------------------------------------------------------------------------\nuops   | 9.50      | 9.50 | 9.25 | 9.25 | 1.50 | 11.67 | 11.67 | 11.67 | 0.00 | 0.67 | 0.67 | 0.67 | 0.00 | 0.00\ncycles | 9.50      | 9.50 | 9.25 | 9.25 | 1.50 | 11.67 | 11.67 | 11.67 | 0.00 | 0.67 | 0.67 | 0.67 | 0.00 | 0.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: NA\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 13.17\nDispatch  : 11.67\nOverall L1: 13.17\n"
              },
              {
                "help": "Proportion of vectorizable instructions that are actually vectorized. Higher is better.",
                "title": "Vectorization ratios",
                "txt": "INT\nall    : 0%\nload   : 0%\nstore  : 0%\nmul    : 0%\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 60%\nload    : 100%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\nINT+FP\nall     : 7%\nload    : 11%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 18%\n"
              },
              {
                "help": "Effective/average relative length/width used in vector/SIMD registers. Higher is better.",
                "title": "Vector efficiency ratios",
                "txt": "INT\nall    : 10%\nload   : 10%\nstore  : 12%\nmul    : 12%\nadd-sub: 10%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 8%\nFP\nall     : 20%\nload    : 25%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 18%\nINT+FP\nall     : 12%\nload    : 11%\nstore   : 12%\nmul     : 12%\nadd-sub : 10%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 12%\n"
              },
              {
                "help": "Compare the CQA-computed load/store/compute metrics with the capacity of the core. For instance if CQA computes 24 bytes in the loop in 2 cycles (that is 12 cycles per cycle) and if the core can process up to 16 bytes per cycle, that metric is 75%.",
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 13.17 cycles. At this rate:\n - 12% of peak load performance is reached (12.15 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 15% of peak store performance is reached (10.03 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "Front-end bottlenecks",
                "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 13.17 to 11.67 cycles (1.13x speedup).\n"
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the loop is: a5dc\n\nInstruction                | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1  | FP2  | FP3  | FP4 | FP5 | Latency | Recip. throughput | Vectorization\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV -0x40(%RSP),%R11       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nLEA 0x1(%R11),%RAX         | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV 0x18(%RSP),%RDX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %RDX,-0x18(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nMOV -0x5c(%RSP),%ECX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV -0x38(%RSP),%RDI       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | scal (12.5%)\nADD %ECX,%EDI              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (6.3%)\nMOV %RDI,-0x38(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %ECX,-0x6c(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (6.3%)\nADD %RDX,-0x30(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nCMP -0x20(%RSP),%R11       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (12.5%)\nMOV %RAX,-0x40(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nJE afd2 <fftz2_+0xbe2>     | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\nTEST %R8D,%R8D             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (6.3%)\nJLE a5a0 <fftz2_+0x1b0>    | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\nMOVSXD -0x38(%RSP),%R14    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (6.3%)\nIMUL %RSI,%R14             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | scal (12.5%)\nADD %RBX,%R14              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nMOVSXD -0x6c(%RSP),%R15    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (6.3%)\nDEC %R15                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nIMUL %RSI,%R15             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | scal (12.5%)\nADD %RBX,%R15              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nMOV -0x40(%RSP),%R11       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV %R11,%RAX              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | N/A\nIMUL 0x8(%RSP),%RAX        | 1     | 0         | 1    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOVSXD %EAX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RSI,%RDX              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | N/A\nIMUL %RCX,%RDX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV -0x8(%RSP),%R9         | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nLEA (%R9,%RDX,1),%RDI      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RDI,0x70(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV %RDX,%RDI              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | scal (12.5%)\nOR $0x8,%RDI               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (1.6%)\nMOV %RDI,0x68(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV (%RSP),%RDI            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | scal (12.5%)\nMOV %RDX,0x78(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %RDI,%RDX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RDX,0x60(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV 0x10(%RSP),%RDX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %EDX,%ECX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOVSXD %ECX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nDEC %RCX                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nIMUL %RSI,%RCX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nADD %RCX,%R9               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %R9,0x50(%RSP)         | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV -0x10(%RSP),%R9        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV %RCX,%R13              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | scal (12.5%)\nOR $0x8,%R13               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (1.6%)\nMOV %R13,0x48(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV %RCX,0x58(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %RDI,%RCX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RCX,0x40(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nLEA (%RDX,%RAX,1),%ECX     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOVSXD %ECX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nDEC %RCX                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nIMUL %RSI,%RCX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV %RCX,0x90(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nOR $0x8,%RCX               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RCX,0x98(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nCLTQ                       |       |           |      |      |      |      |      |      |      |     |      |      |      |     |     |         |                   | scal (12.5%)\nIMUL %RSI,%RAX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV %RAX,0x80(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nOR $0x8,%RAX               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RAX,-0x68(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV -0x28(%RSP),%RAX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %R11,%RAX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nSAL $0x4,%RAX              | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | N/A\nMOV 0xa8(%RSP),%RCX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOVUPD (%RCX,%RAX,1),%XMM0 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.50              | vect (25.0%)\nMOVAPD %XMM0,%XMM1         | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | vect (25.0%)\nUNPCKLPD %XMM0,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0   | 0   | 1       | 0.40              | scal (12.5%)\nMOVAPD %XMM0,%XMM2         | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | vect (25.0%)\nUNPCKHPD %XMM0,%XMM2       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0   | 0   | 1       | 0.40              | scal (12.5%)\nMOV -0x30(%RSP),%RDX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV -0x18(%RSP),%RAX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nXOR %R11D,%R11D            | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.25              | N/A\nNOPW %CS:(%RAX,%RAX,1)     | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.09              | N/A\nJMP a5a0 <fftz2_+0x1b0>    | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 1                 | N/A\n"
              }
            ],
          "header":
            [
            "Warnings:\nThe number of fused uops of the instruction [CLTQ] is unknown",
            "0% of peak computational performance is used (0.00 out of 48.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this loop\n",
                "title": "Code clean check",
                "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 13.17 to 3.83 cycles (3.43x speedup)."
              },
              {
                "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)<<image_col_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
                "details": "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your loop is probably not vectorized.\nOnly 12% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 13.17 to 2.15 cycles (6.14x speedup)."
              },
              {
                "title": "Execution units bottlenecks",
                "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
              }
            ],
          "potential":
            [

            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - ADD: 3 occurrences<<list_path_1_complex_1>>\n",
                  "title": "Complex instructions",
                  "txt": "Detected COMPLEX INSTRUCTIONS.\n"
                },
                {
                  "workaround": " - Pass to your compiler a micro-architecture specialization option:\n  * Please look into your compiler manual for march=native or equivalent\n - Use vector aligned instructions:\n  1) align your arrays on 64 bytes boundaries\n  2) inform your compiler that your arrays are vector aligned: read your compiler manual.\n<<image_vec_align>>",
                  "details": " - MOVUPD: 1 occurrences<<list_path_1_vec_align_1>>\n",
                  "title": "Vector unaligned load/store instructions",
                  "txt": "Detected 1 suboptimal vector unaligned load/store instructions.\n"
                },
                {
                  "workaround": "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
                  "details": " - CLTQ: 1 occurrences<<list_path_1_cvt_1>>\n",
                  "title": "Conversion instructions",
                  "txt": "Detected expensive conversion instructions."
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements."
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop is loading 160 bytes.\nThe binary loop is storing 132 bytes."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 78\nnb uops            : 79\nloop length        : 341\nused x86 registers : 13\nused mmx registers : 0\nused xmm registers : 3\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 27\n"
                },
                {
                  "help": "Front-end corresponds to instructions fetching and decoding into macro/micro operations",
                  "title": "Front-end",
                  "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 13.17 cycles\nfront end            : 13.17 cycles\n"
                },
                {
                  "help": "Back-end corresponds to macro/micro operations execution (includes allocating registers, fetching operands etc.)",
                  "title": "Back-end",
                  "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0  | AGU1  | AGU2  | FP0  | FP1  | FP2  | FP3  | FP4  | FP5\n----------------------------------------------------------------------------------------------------------------\nuops   | 9.50      | 9.50 | 9.25 | 9.25 | 1.50 | 11.67 | 11.67 | 11.67 | 0.00 | 0.67 | 0.67 | 0.67 | 0.00 | 0.00\ncycles | 9.50      | 9.50 | 9.25 | 9.25 | 1.50 | 11.67 | 11.67 | 11.67 | 0.00 | 0.67 | 0.67 | 0.67 | 0.00 | 0.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: NA\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 13.17\nDispatch  : 11.67\nOverall L1: 13.17\n"
                },
                {
                  "help": "Proportion of vectorizable instructions that are actually vectorized. Higher is better.",
                  "title": "Vectorization ratios",
                  "txt": "INT\nall    : 0%\nload   : 0%\nstore  : 0%\nmul    : 0%\nadd-sub: 0%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 60%\nload    : 100%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\nINT+FP\nall     : 7%\nload    : 11%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 18%\n"
                },
                {
                  "help": "Effective/average relative length/width used in vector/SIMD registers. Higher is better.",
                  "title": "Vector efficiency ratios",
                  "txt": "INT\nall    : 10%\nload   : 10%\nstore  : 12%\nmul    : 12%\nadd-sub: 10%\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 8%\nFP\nall     : 20%\nload    : 25%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 18%\nINT+FP\nall     : 12%\nload    : 11%\nstore   : 12%\nmul     : 12%\nadd-sub : 10%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 12%\n"
                },
                {
                  "help": "Compare the CQA-computed load/store/compute metrics with the capacity of the core. For instance if CQA computes 24 bytes in the loop in 2 cycles (that is 12 cycles per cycle) and if the core can process up to 16 bytes per cycle, that metric is 75%.",
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 13.17 cycles. At this rate:\n - 12% of peak load performance is reached (12.15 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 15% of peak store performance is reached (10.03 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 13.17 to 11.67 cycles (1.13x speedup).\n"
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: a5dc\n\nInstruction                | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1  | FP2  | FP3  | FP4 | FP5 | Latency | Recip. throughput | Vectorization\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV -0x40(%RSP),%R11       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nLEA 0x1(%R11),%RAX         | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV 0x18(%RSP),%RDX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %RDX,-0x18(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nMOV -0x5c(%RSP),%ECX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV -0x38(%RSP),%RDI       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | scal (12.5%)\nADD %ECX,%EDI              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (6.3%)\nMOV %RDI,-0x38(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %ECX,-0x6c(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (6.3%)\nADD %RDX,-0x30(%RSP)       | 2     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nCMP -0x20(%RSP),%R11       | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (12.5%)\nMOV %RAX,-0x40(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nJE afd2 <fftz2_+0xbe2>     | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\nTEST %R8D,%R8D             | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (6.3%)\nJLE a5a0 <fftz2_+0x1b0>    | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\nMOVSXD -0x38(%RSP),%R14    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (6.3%)\nIMUL %RSI,%R14             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | scal (12.5%)\nADD %RBX,%R14              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nMOVSXD -0x6c(%RSP),%R15    | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.33              | scal (6.3%)\nDEC %R15                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nIMUL %RSI,%R15             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | scal (12.5%)\nADD %RBX,%R15              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (12.5%)\nMOV -0x40(%RSP),%R11       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV %R11,%RAX              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | N/A\nIMUL 0x8(%RSP),%RAX        | 1     | 0         | 1    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOVSXD %EAX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RSI,%RDX              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | N/A\nIMUL %RCX,%RDX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV -0x8(%RSP),%R9         | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nLEA (%R9,%RDX,1),%RDI      | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RDI,0x70(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV %RDX,%RDI              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | scal (12.5%)\nOR $0x8,%RDI               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (1.6%)\nMOV %RDI,0x68(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV (%RSP),%RDI            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | scal (12.5%)\nMOV %RDX,0x78(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %RDI,%RDX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RDX,0x60(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV 0x10(%RSP),%RDX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %EDX,%ECX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOVSXD %ECX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nDEC %RCX                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nIMUL %RSI,%RCX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nADD %RCX,%R9               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %R9,0x50(%RSP)         | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV -0x10(%RSP),%R9        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV %RCX,%R13              | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | scal (12.5%)\nOR $0x8,%R13               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | scal (1.6%)\nMOV %R13,0x48(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV %RCX,0x58(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nADD %RDI,%RCX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RCX,0x40(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nLEA (%RDX,%RAX,1),%ECX     | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOVSXD %ECX,%RCX           | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nDEC %RCX                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nIMUL %RSI,%RCX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV %RCX,0x90(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nOR $0x8,%RCX               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RCX,0x98(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nCLTQ                       |       |           |      |      |      |      |      |      |      |     |      |      |      |     |     |         |                   | scal (12.5%)\nIMUL %RSI,%RAX             | 1     | 0         | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 1                 | N/A\nMOV %RAX,0x80(%RSP)        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nOR $0x8,%RAX               | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nMOV %RAX,-0x68(%RSP)       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 4       | 0.50              | scal (12.5%)\nMOV -0x28(%RSP),%RAX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nADD %R11,%RAX              | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nSAL $0x4,%RAX              | 1     | 0         | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | N/A\nMOV 0xa8(%RSP),%RCX        | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOVUPD (%RCX,%RAX,1),%XMM0 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.50              | vect (25.0%)\nMOVAPD %XMM0,%XMM1         | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | vect (25.0%)\nUNPCKLPD %XMM0,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0   | 0   | 1       | 0.40              | scal (12.5%)\nMOVAPD %XMM0,%XMM2         | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.17              | vect (25.0%)\nUNPCKHPD %XMM0,%XMM2       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0.33 | 0.33 | 0.33 | 0   | 0   | 1       | 0.40              | scal (12.5%)\nMOV -0x30(%RSP),%RDX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nMOV -0x18(%RSP),%RAX       | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0   | 0    | 0    | 0    | 0   | 0   | 3       | 0.33              | N/A\nXOR %R11D,%R11D            | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.25              | N/A\nNOPW %CS:(%RAX,%RAX,1)     | 0     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 0.09              | N/A\nJMP a5a0 <fftz2_+0x1b0>    | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0   | 0    | 0    | 0    | 0   | 0   | 0       | 1                 | N/A\n"
                }
              ],
            "header":
              [
              "Warnings:\nThe number of fused uops of the instruction [CLTQ] is unknown",
              "0% of peak computational performance is used (0.00 out of 48.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this loop\n",
                  "title": "Code clean check",
                  "txt": "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 13.17 to 3.83 cycles (3.43x speedup)."
                },
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)<<image_col_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
                  "details": "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is probably not vectorized.\nOnly 12% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 13.17 to 2.15 cycles (6.14x speedup)."
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks."
                }
              ],
            "potential":
              [

              ]
          }
        ],
      "common":
        {
          "header":
            [
            "The loop is defined in /gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1168,1182-1190.\n",
            "Analyzed code is defined in /gpfs/home/doabaul/AOC/AOC_MINI_PROJET/NPB3.4.4/NPB3.4-MPI/FT/ft.f90:1168,1182,1189-1190.\n",
            "Warnings:\n - Non-innermost loop: analyzing only self part (ignoring child loops).\n - Ignoring paths for analysis\n - Too many paths. Rerun with max-paths=15\n - RecMII not computed since number of paths is unknown or > max_paths\n - Streams not analyzed since number of paths is unknown or > max_paths\n",
            "Try to simplify control and/or increase the maximum number of paths per function/loop through the 'max-paths-nb' option.\n",
            "This loop has 15 execution paths.\n",
            "The presence of multiple execution paths is typically the main/first bottleneck.\nTry to simplify control inside loop: ideally, try to remove all conditional expressions, for example by (if applicable):\n - hoisting them (moving them outside the loop)\n - turning them into conditional moves, MIN or MAX\n\n",
            "Ex: if (x<0) x=0 => x = max(0,x) (Fortran instrinsic procedure)\n"
            ],
          "nb_paths": 15
        }
    }
}
