

================================================================
== Vitis HLS Report for 'load_params_func'
================================================================
* Date:           Fri Jul 18 13:03:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27767|    27767|  0.278 ms|  0.278 ms|  27767|  27767|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%this_weights_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_weights" [cnn_layer.cpp:23]   --->   Operation 21 'read' 'this_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_weights_read, i32 1, i32 31" [cnn_layer.cpp:26]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln" [cnn_layer.cpp:26]   --->   Operation 23 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i16 %gmem6, i32 %sext_ln26" [cnn_layer.cpp:26]   --->   Operation 24 'getelementptr' 'gmem6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 28 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem6_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln26 = call void @load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_, i16 %gmem6, i31 %trunc_ln, i16 %local_weights" [cnn_layer.cpp:26]   --->   Operation 33 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.12>
ST_10 : Operation 34 [1/2] (4.12ns)   --->   "%call_ln26 = call void @load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_, i16 %gmem6, i31 %trunc_ln, i16 %local_weights" [cnn_layer.cpp:26]   --->   Operation 34 'call' 'call_ln26' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%this_bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_bias" [cnn_layer.cpp:23]   --->   Operation 35 'read' 'this_bias_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_bias_read, i32 1, i32 31" [cnn_layer.cpp:40]   --->   Operation 36 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln9" [cnn_layer.cpp:40]   --->   Operation 37 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%gmem7_addr = getelementptr i16 %gmem7, i32 %sext_ln40" [cnn_layer.cpp:40]   --->   Operation 38 'getelementptr' 'gmem7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [8/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 39 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 40 [7/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 40 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 41 [6/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 41 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 42 [5/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 42 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 43 [4/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 43 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 44 [3/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 44 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 45 [2/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 45 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 46 [1/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem7_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 46 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln40 = call void @load_params_func_Pipeline_VITIS_LOOP_40_5, i16 %gmem7, i31 %trunc_ln9, i16 %local_bias" [cnn_layer.cpp:40]   --->   Operation 47 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem6, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem7, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_18, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 50 [1/2] (3.87ns)   --->   "%call_ln40 = call void @load_params_func_Pipeline_VITIS_LOOP_40_5, i16 %gmem7, i31 %trunc_ln9, i16 %local_bias" [cnn_layer.cpp:40]   --->   Operation 50 'call' 'call_ln40' <Predicate = true> <Delay = 3.87> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [cnn_layer.cpp:44]   --->   Operation 51 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('this_weights_read', cnn_layer.cpp:23) on port 'this_weights' (cnn_layer.cpp:23) [10]  (0.000 ns)
	'getelementptr' operation 16 bit ('gmem6_addr', cnn_layer.cpp:26) [13]  (0.000 ns)
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', cnn_layer.cpp:26) on port 'gmem6' (cnn_layer.cpp:26) [14]  (7.300 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 4.124ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', cnn_layer.cpp:26) to 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_' [15]  (4.124 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	wire read operation ('this_bias_read', cnn_layer.cpp:23) on port 'this_bias' (cnn_layer.cpp:23) [9]  (0.000 ns)
	'getelementptr' operation 16 bit ('gmem7_addr', cnn_layer.cpp:40) [18]  (0.000 ns)
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', cnn_layer.cpp:40) on port 'gmem7' (cnn_layer.cpp:40) [19]  (7.300 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 3.878ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', cnn_layer.cpp:40) to 'load_params_func_Pipeline_VITIS_LOOP_40_5' [20]  (3.878 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
