// Seed: 4284733435
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wire id_4;
  assign module_1.type_2 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    output logic id_12,
    output uwire module_1
);
  always @(posedge 1 & 1) begin : LABEL_0
    release id_8;
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_1
  );
endmodule
