Info (10281): Verilog HDL Declaration information at AND_GATE.sv(1): object "n" differs only in case from object "N" in the same scope File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/AND_GATE.sv Line: 1
