============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Apr 13 2024  05:06:10 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin N_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) N_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     123                  
     Required Time:=    1377                  
      Launch Clock:-       0                  
         Data Path:-    1377                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRX2         1  5.4    79   302     302    (-,-) 
  g4875/Y         -       A->Y  R     BUFX6          3 19.7    65   100     402    (-,-) 
  g4868__4733/Y   -       A->Y  F     NOR2X8         3 20.5    66    60     462    (-,-) 
  g4964/Y         -       A->Y  R     INVX3          2 11.9    71    59     521    (-,-) 
  g4821__1881/Y   -       A->Y  F     NOR2X4         2 10.4    65    62     583    (-,-) 
  g4803__6417/Y   -       A->Y  R     NOR2X4         2  9.5    98    80     663    (-,-) 
  g4778__6783/Y   -       A->Y  F     NAND2X4        1 10.0   114   100     762    (-,-) 
  g4775__2398/Y   -       B->Y  R     NOR2X8         3 16.1    96    83     845    (-,-) 
  g4898__5107/Y   -       A->Y  F     NOR2X2         1  5.1    65    71     916    (-,-) 
  g4754__2883/Y   -       A->Y  F     CLKAND2X4      3 16.1    88   127    1043    (-,-) 
  g4986/Y         -       A->Y  R     INVX3          1  8.6    58    59    1103    (-,-) 
  g4906__5526/Y   -       A->Y  F     NAND2X6        2 11.1   103    77    1180    (-,-) 
  g4737/Y         -       A->Y  R     INVX6          4 21.9    75    70    1250    (-,-) 
  g4732__8428/Y   -       B->Y  F     NAND2X4        1  5.6    77    68    1318    (-,-) 
  g4712__6260/Y   -       B->Y  R     NAND3X2        1  4.6    68    59    1377    (-,-) 
  N_reg[4]/D      -       -     R     DFFRHQX8       1    -     -     0    1377    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (1 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q F     DFFRHQX8       4 19.4    62   300     300    (-,-) 
  g4952/Y        -       A->Y  R     CLKINVX6       7 27.5    82    63     363    (-,-) 
  g4869__2883/Y  -       A->Y  F     NAND2X8        2 12.9    89    81     444    (-,-) 
  g4860/Y        -       A->Y  R     CLKINVX6       6 21.8    72    65     509    (-,-) 
  g4830__7410/Y  -       B->Y  F     NAND2BX1       1  5.6   210   137     647    (-,-) 
  g4785__7098/Y  -       A->Y  R     NAND2X2        1  3.9    73   102     749    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     749    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin N_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) N_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     122                  
     Required Time:=    1378                  
      Launch Clock:-       0                  
         Data Path:-    1377                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRX2         1  5.4    79   302     302    (-,-) 
  g4875/Y         -       A->Y  R     BUFX6          3 19.7    65   100     402    (-,-) 
  g4868__4733/Y   -       A->Y  F     NOR2X8         3 20.5    66    60     462    (-,-) 
  g4964/Y         -       A->Y  R     INVX3          2 11.9    71    59     521    (-,-) 
  g4821__1881/Y   -       A->Y  F     NOR2X4         2 10.4    65    62     583    (-,-) 
  g4803__6417/Y   -       A->Y  R     NOR2X4         2  9.5    98    80     663    (-,-) 
  g4778__6783/Y   -       A->Y  F     NAND2X4        1 10.0   114   100     762    (-,-) 
  g4775__2398/Y   -       B->Y  R     NOR2X8         3 16.1    96    83     845    (-,-) 
  g4898__5107/Y   -       A->Y  F     NOR2X2         1  5.1    65    71     916    (-,-) 
  g4754__2883/Y   -       A->Y  F     CLKAND2X4      3 16.1    88   127    1043    (-,-) 
  g4986/Y         -       A->Y  R     INVX3          1  8.6    58    59    1103    (-,-) 
  g4906__5526/Y   -       A->Y  F     NAND2X6        2 11.1   103    77    1180    (-,-) 
  g4737/Y         -       A->Y  R     INVX6          4 21.9    75    70    1250    (-,-) 
  g4723__1705/Y   -       B->Y  F     NAND2X4        1  5.6    77    68    1318    (-,-) 
  g4711__5107/Y   -       B->Y  R     NAND3X2        1  4.6    66    59    1377    (-,-) 
  N_reg[2]/D      -       -     R     DFFRHQX8       1    -     -     0    1377    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (2 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) N_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     748                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  N_reg[1]/CK    -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[1]/Q     -       CK->Q F     DFFRHQX8      10 38.9   101   322     322    (-,-) 
  g4865__1666/Y  -       B->Y  R     NOR2X2         1  5.1   104    87     409    (-,-) 
  g4845__2802/Y  -       B->Y  R     CLKAND2X3      2  8.7    62   115     524    (-,-) 
  g4814__9945/Y  -       B->Y  R     AND2X6         5 17.9    73   132     656    (-,-) 
  g4804__3680/Y  -       B0->Y F     AOI21X1        2  6.6   256    92     748    (-,-) 
  LED[0]         -       -     F     (port)         -    -     -     0     748    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (2 ps) Setup Check with Pin N_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) N_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     120                  
     Required Time:=    1380                  
      Launch Clock:-       0                  
         Data Path:-    1378                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4848/Y         -       A->Y  F     CLKINVX6       2 15.1    64    68     546    (-,-) 
  g4840__6131/Y   -       B->Y  R     NOR2X6         1  8.4    76    56     602    (-,-) 
  g4813__8428/Y   -       B->Y  F     NAND2X6        4 17.1   126    94     696    (-,-) 
  g4782__3680/Y   -       A1->Y R     OAI21X4        2  7.9   106    97     793    (-,-) 
  g2/Y            -       B->Y  F     NOR2BX2        1  7.1    84    79     873    (-,-) 
  g4753__4988/Y   -       A->Y  R     NAND2X4        1 10.3    64    60     933    (-,-) 
  g4749__9945/Y   -       C->Y  F     NOR3X8         1 10.0    58    46     979    (-,-) 
  g4745__9315/Y   -       B->Y  R     NOR2X8         7 29.6   139    90    1069    (-,-) 
  g4904__8428/Y   -       B->Y  F     NAND2X6        2 14.1   118   106    1176    (-,-) 
  g4727__8246/Y   -       B->Y  R     NOR2X4         1  6.8    91    79    1255    (-,-) 
  g4716__4319/Y   -       B0->Y F     AOI21X4        1  5.4   117    54    1309    (-,-) 
  g4912__4990/Y   -       B->Y  R     NAND2X2        1  4.6    58    69    1378    (-,-) 
  N_reg[1]/D      -       -     R     DFFRHQX8       1    -     -     0    1378    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin N_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) N_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     122                  
     Required Time:=    1378                  
      Launch Clock:-       0                  
         Data Path:-    1375                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4848/Y         -       A->Y  F     CLKINVX6       2 15.1    64    68     546    (-,-) 
  g4840__6131/Y   -       B->Y  R     NOR2X6         1  8.4    76    56     602    (-,-) 
  g4813__8428/Y   -       B->Y  F     NAND2X6        4 17.1   126    94     696    (-,-) 
  g4782__3680/Y   -       A1->Y R     OAI21X4        2  7.9   106    97     793    (-,-) 
  g2/Y            -       B->Y  F     NOR2BX2        1  7.1    84    79     873    (-,-) 
  g4753__4988/Y   -       A->Y  R     NAND2X4        1 10.3    64    60     933    (-,-) 
  g4749__9945/Y   -       C->Y  F     NOR3X8         1 10.0    58    46     979    (-,-) 
  g4745__9315/Y   -       B->Y  R     NOR2X8         7 29.6   139    90    1069    (-,-) 
  g4904__8428/Y   -       B->Y  F     NAND2X6        2 14.1   118   106    1176    (-,-) 
  g4736/Y         -       A->Y  R     CLKINVX8       4 19.8    63    65    1240    (-,-) 
  g4962/Y         -       B0->Y F     OAI2BB1X4      1  5.6    83    74    1314    (-,-) 
  g4710__2398/Y   -       B->Y  R     NAND3X2        1  4.6    67    61    1375    (-,-) 
  N_reg[3]/D      -       -     R     DFFRHQX8       1    -     -     0    1375    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (3 ps) Setup Check with Pin state_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     151                  
     Required Time:=    1349                  
      Launch Clock:-       0                  
         Data Path:-    1346                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4841__6417/Y   -       B->Y  F     NAND2X4        1  6.9    90    84     562    (-,-) 
  g4820__5122/Y   -       B->Y  R     NOR2X4         2  9.5   101    80     642    (-,-) 
  g4815/Y         -       A->Y  F     INVX1          2  7.2   131   105     746    (-,-) 
  g4774__7482/Y   -       B0->Y F     AO21X1         2  9.8   182   214     960    (-,-) 
  g4934__5122/Y   -       A->Y  R     NAND2X4        1  9.7    79    93    1053    (-,-) 
  g4745__9315/Y   -       A->Y  F     NOR2X8         7 29.7    88    75    1128    (-,-) 
  g4904__8428/Y   -       B->Y  R     NAND2X6        2 14.1    60    58    1186    (-,-) 
  g4736/Y         -       A->Y  F     CLKINVX8       4 19.7    56    50    1237    (-,-) 
  g4729__5122/Y   -       B0->Y R     AOI21X1        1  4.7   175   109    1346    (-,-) 
  state_reg[5]/D  -       -     R     DFFRHQX2       1    -     -     0    1346    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (5 ps) Setup Check with Pin N_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) N_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     132                  
     Required Time:=    1368                  
      Launch Clock:-       0                  
         Data Path:-    1363                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRX2         1  5.4    79   302     302    (-,-) 
  g4875/Y         -       A->Y  R     BUFX6          3 19.7    65   100     402    (-,-) 
  g4868__4733/Y   -       A->Y  F     NOR2X8         3 20.5    66    60     462    (-,-) 
  g4964/Y         -       A->Y  R     INVX3          2 11.9    71    59     521    (-,-) 
  g4821__1881/Y   -       A->Y  F     NOR2X4         2 10.4    65    62     583    (-,-) 
  g4803__6417/Y   -       A->Y  R     NOR2X4         2  9.5    98    80     663    (-,-) 
  g4778__6783/Y   -       A->Y  F     NAND2X4        1 10.0   114   100     762    (-,-) 
  g4775__2398/Y   -       B->Y  R     NOR2X8         3 16.1    96    83     845    (-,-) 
  g4898__5107/Y   -       A->Y  F     NOR2X2         1  5.1    65    71     916    (-,-) 
  g4754__2883/Y   -       A->Y  F     CLKAND2X4      3 16.1    88   127    1043    (-,-) 
  g4986/Y         -       A->Y  R     INVX3          1  8.6    58    59    1103    (-,-) 
  g4906__5526/Y   -       A->Y  F     NAND2X6        2 11.1   103    77    1180    (-,-) 
  g4717__4984/Y   -       B->Y  R     CLKXOR2X1      1  4.6    98   182    1363    (-,-) 
  N_reg[0]/D      -       -     R     DFFRHQX4       1    -     -     0    1363    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (6 ps) Setup Check with Pin state_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     173                  
     Required Time:=    1327                  
      Launch Clock:-       0                  
         Data Path:-    1321                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4848/Y         -       A->Y  F     CLKINVX6       2 15.1    64    68     546    (-,-) 
  g4840__6131/Y   -       B->Y  R     NOR2X6         1  8.4    76    56     602    (-,-) 
  g4813__8428/Y   -       B->Y  F     NAND2X6        4 17.1   126    94     696    (-,-) 
  g4794__9945/Y   -       AN->Y F     NAND2BX1       2  7.2   259   222     918    (-,-) 
  g4767__6260/Y   -       AN->Y F     NAND2BX1       2  7.2   261   261    1180    (-,-) 
  g4730__7482/Y   -       C0->Y R     OAI211X1       1  4.5   191   141    1321    (-,-) 
  state_reg[3]/D  -       -     R     DFFRX2         1    -     -     0    1321    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (7 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) N_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_10_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[3]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[3]/Q     -       CK->Q R     DFFRHQX8        7 35.0    93   324     324    (-,-) 
  g4853__7410/Y  -       B->Y  F     NOR2X6          2  9.1    56    57     381    (-,-) 
  g4846/Y        -       A->Y  R     INVX3           1  6.9    46    44     425    (-,-) 
  g4828__5107/Y  -       B->Y  F     NOR2X4          1  7.2    54    42     466    (-,-) 
  g4824__5115/Y  -       B->Y  F     CLKAND2X12      7 33.0    68   106     573    (-,-) 
  g4807__5526/Y  -       B->Y  R     NOR2X6          4 15.2   103    75     648    (-,-) 
  g4960/Y        -       B0->Y F     OAI2BB1X2       1  3.9    99    95     743    (-,-) 
  LED[5]         -       -     F     (port)          -    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (7 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) N_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_9_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[3]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[3]/Q     -       CK->Q R     DFFRHQX8        7 35.0    93   324     324    (-,-) 
  g4853__7410/Y  -       B->Y  F     NOR2X6          2  9.1    56    57     381    (-,-) 
  g4846/Y        -       A->Y  R     INVX3           1  6.9    46    44     425    (-,-) 
  g4828__5107/Y  -       B->Y  F     NOR2X4          1  7.2    54    42     466    (-,-) 
  g4824__5115/Y  -       B->Y  F     CLKAND2X12      7 33.0    68   106     573    (-,-) 
  g4807__5526/Y  -       B->Y  R     NOR2X6          4 15.2   103    75     648    (-,-) 
  g4958/Y        -       B0->Y F     OAI2BB1X2       1  3.9    99    95     743    (-,-) 
  LED[6]         -       -     F     (port)          -    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (7 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) N_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_6_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[3]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[3]/Q     -       CK->Q R     DFFRHQX8        7 35.0    93   324     324    (-,-) 
  g4853__7410/Y  -       B->Y  F     NOR2X6          2  9.1    56    57     381    (-,-) 
  g4846/Y        -       A->Y  R     INVX3           1  6.9    46    44     425    (-,-) 
  g4828__5107/Y  -       B->Y  F     NOR2X4          1  7.2    54    42     466    (-,-) 
  g4824__5115/Y  -       B->Y  F     CLKAND2X12      7 33.0    68   106     573    (-,-) 
  g4797__5107/Y  -       B->Y  R     NOR2X6          4 15.2   103    75     648    (-,-) 
  g4961/Y        -       B0->Y F     OAI2BB1X2       1  3.9    99    95     743    (-,-) 
  LED[9]         -       -     F     (port)          -    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (7 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) N_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[3]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[3]/Q     -       CK->Q R     DFFRHQX8        7 35.0    93   324     324    (-,-) 
  g4853__7410/Y  -       B->Y  F     NOR2X6          2  9.1    56    57     381    (-,-) 
  g4846/Y        -       A->Y  R     INVX3           1  6.9    46    44     425    (-,-) 
  g4828__5107/Y  -       B->Y  F     NOR2X4          1  7.2    54    42     466    (-,-) 
  g4824__5115/Y  -       B->Y  F     CLKAND2X12      7 33.0    68   106     573    (-,-) 
  g4797__5107/Y  -       B->Y  R     NOR2X6          4 15.2   103    75     648    (-,-) 
  g4959/Y        -       B0->Y F     OAI2BB1X2       1  3.9    99    95     743    (-,-) 
  LED[10]        -       -     F     (port)          -    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (7 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_2_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8        4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6        7 27.5    91    71     379    (-,-) 
  g4864__9315/Y  -       B->Y  R     NOR2X2          1  7.2   134    99     478    (-,-) 
  g4824__5115/Y  -       A->Y  R     CLKAND2X12      7 32.7    62   138     616    (-,-) 
  g4991/Y        -       B0->Y F     AOI21X4         2  8.2   115    49     665    (-,-) 
  g4799/Y        -       A->Y  R     INVX1           1  3.9    74    78     743    (-,-) 
  LED[13]        -       -     R     (port)          -    -     -     0     743    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (11 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) N_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     739                  
             Slack:=      11                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  N_reg[1]/CK    -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[1]/Q     -       CK->Q R     DFFRHQX8      10 38.9   100   328     328    (-,-) 
  g4870__2398/Y  -       B->Y  R     CLKAND2X6      5 15.0    57   109     437    (-,-) 
  g4834__7098/Y  -       B->Y  R     CLKAND2X3      2  9.0    63   100     537    (-,-) 
  g4810__6161/Y  -       A->Y  F     NAND2X2        2  7.5   151   109     646    (-,-) 
  g4802__4319/Y  -       B->Y  R     NAND2BX1       1  3.9    83    93     739    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     739    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (13 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=      13                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_3_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -      R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q  F     DFFRHQX8       4 19.4    62   300     300    (-,-) 
  g4952/Y        -       A->Y   R     CLKINVX6       7 27.5    82    63     363    (-,-) 
  g4869__2883/Y  -       A->Y   F     NAND2X8        2 12.9    89    81     444    (-,-) 
  g4833__5526/Y  -       B->Y   R     NOR2X4         3 15.7   145   103     547    (-,-) 
  g4789__4950/Y  -       A1N->Y R     OAI2BB1X2      1  3.9    70   190     737    (-,-) 
  LED[12]        -       -      R     (port)         -    -     -     0     737    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (15 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) N_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      15                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_11_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[3]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[3]/Q     -       CK->Q R     DFFRHQX8        7 35.0    93   324     324    (-,-) 
  g4853__7410/Y  -       B->Y  F     NOR2X6          2  9.1    56    57     381    (-,-) 
  g4846/Y        -       A->Y  R     INVX3           1  6.9    46    44     425    (-,-) 
  g4828__5107/Y  -       B->Y  F     NOR2X4          1  7.2    54    42     466    (-,-) 
  g4824__5115/Y  -       B->Y  F     CLKAND2X12      7 33.0    68   106     573    (-,-) 
  g4807__5526/Y  -       B->Y  R     NOR2X6          4 15.2   103    75     648    (-,-) 
  g4786__6161/Y  -       B->Y  F     NAND2X2         1  3.9    95    87     734    (-,-) 
  LED[4]         -       -     F     (port)          -    -     -     0     735    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (17 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=      17                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_4_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8        4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6        7 27.5    91    71     379    (-,-) 
  g4864__9315/Y  -       B->Y  R     NOR2X2          1  7.2   134    99     478    (-,-) 
  g4824__5115/Y  -       A->Y  R     CLKAND2X12      7 32.7    62   138     616    (-,-) 
  g4797__5107/Y  -       B->Y  F     NOR2X6          4 15.2    77    54     670    (-,-) 
  g4791/Y        -       A->Y  R     INVX1           1  3.9    68    63     733    (-,-) 
  LED[11]        -       -     R     (port)          -    -     -     0     733    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (18 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     142                  
     Required Time:=    1358                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=      18                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4841__6417/Y   -       B->Y  F     NAND2X4        1  6.9    90    84     562    (-,-) 
  g4820__5122/Y   -       B->Y  R     NOR2X4         2  9.5   101    80     642    (-,-) 
  g4815/Y         -       A->Y  F     INVX1          2  7.2   131   105     746    (-,-) 
  g4774__7482/Y   -       B0->Y F     AO21X1         2  9.8   182   214     960    (-,-) 
  g4934__5122/Y   -       A->Y  R     NAND2X4        1  9.7    79    93    1053    (-,-) 
  g4745__9315/Y   -       A->Y  F     NOR2X8         7 29.7    88    75    1128    (-,-) 
  g4944/Y         -       A->Y  R     CLKINVX4       5 19.2    87    73    1201    (-,-) 
  g4731__7098/Y   -       A1->Y F     OAI21X1        1  4.6   205   139    1340    (-,-) 
  state_reg[0]/D  -       -     F     DFFSHQX1       1    -     -     0    1340    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (18 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=      18                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8       4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6       7 27.5    91    71     379    (-,-) 
  g4837__7482/Y  -       B0->Y F     OA21X1         1  8.5   163   158     537    (-,-) 
  g4806__2398/Y  -       A->Y  R     NOR2X6         3 11.6    91   103     640    (-,-) 
  g4780__5115/Y  -       B0->Y F     OAI21X2        1  3.9   105    92     732    (-,-) 
  LED[2]         -       -     F     (port)         -    -     -     0     732    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (18 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=      18                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8       4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6       7 27.5    91    71     379    (-,-) 
  g4837__7482/Y  -       B0->Y F     OA21X1         1  8.5   163   158     537    (-,-) 
  g4806__2398/Y  -       A->Y  R     NOR2X6         3 11.6    91   103     640    (-,-) 
  g4779__6131/Y  -       B0->Y F     OAI2BB1X2      1  3.9    99    91     732    (-,-) 
  LED[1]         -       -     F     (port)         -    -     -     0     732    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (21 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=      21                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_8_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8        4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6        7 27.5    91    71     379    (-,-) 
  g4864__9315/Y  -       B->Y  R     NOR2X2          1  7.2   134    99     478    (-,-) 
  g4824__5115/Y  -       A->Y  R     CLKAND2X12      7 32.7    62   138     616    (-,-) 
  g4807__5526/Y  -       B->Y  F     NOR2X6          4 15.2    65    54     670    (-,-) 
  g4801/Y        -       A->Y  R     INVX1           1  3.9    68    58     729    (-,-) 
  LED[7]         -       -     R     (port)          -    -     -     0     729    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (25 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_12_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8        4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6        7 27.5    91    71     379    (-,-) 
  g4864__9315/Y  -       B->Y  R     NOR2X2          1  7.2   134    99     478    (-,-) 
  g4824__5115/Y  -       A->Y  R     CLKAND2X12      7 32.7    62   138     616    (-,-) 
  g4806__2398/Y  -       B->Y  F     NOR2X6          3 11.6    68    49     665    (-,-) 
  g4800/Y        -       A->Y  R     INVX1           1  3.9    68    60     724    (-,-) 
  LED[3]         -       -     R     (port)          -    -     -     0     725    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (56 ps) Setup Check with Pin state_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     151                  
     Required Time:=    1349                  
      Launch Clock:-       0                  
         Data Path:-    1293                  
             Slack:=      56                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4848/Y         -       A->Y  F     CLKINVX6       2 15.1    64    68     546    (-,-) 
  g4840__6131/Y   -       B->Y  R     NOR2X6         1  8.4    76    56     602    (-,-) 
  g4813__8428/Y   -       B->Y  F     NAND2X6        4 17.1   126    94     696    (-,-) 
  g4782__3680/Y   -       A1->Y R     OAI21X4        2  7.9   106    97     793    (-,-) 
  g2/Y            -       B->Y  F     NOR2BX2        1  7.1    84    79     873    (-,-) 
  g4753__4988/Y   -       A->Y  R     NAND2X4        1 10.3    64    60     933    (-,-) 
  g4749__9945/Y   -       C->Y  F     NOR3X8         1 10.0    58    46     979    (-,-) 
  g4745__9315/Y   -       B->Y  R     NOR2X8         7 29.6   139    90    1069    (-,-) 
  g4944/Y         -       A->Y  F     CLKINVX4       5 19.3   104    99    1168    (-,-) 
  g4936__4982/Y   -       B0->Y R     AOI21X1        1  4.7   175   125    1293    (-,-) 
  state_reg[4]/D  -       -     R     DFFRHQX1       1    -     -     0    1293    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (63 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     176                  
     Required Time:=    1324                  
      Launch Clock:-       0                  
         Data Path:-    1261                  
             Slack:=      63                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4841__6417/Y   -       B->Y  F     NAND2X4        1  6.9    90    84     562    (-,-) 
  g4820__5122/Y   -       B->Y  R     NOR2X4         2  9.5   101    80     642    (-,-) 
  g4815/Y         -       A->Y  F     INVX1          2  7.2   131   105     746    (-,-) 
  g4774__7482/Y   -       B0->Y F     AO21X1         2  9.8   182   214     960    (-,-) 
  g4934__5122/Y   -       A->Y  R     NAND2X4        1  9.7    79    93    1053    (-,-) 
  g4745__9315/Y   -       A->Y  F     NOR2X8         7 29.7    88    75    1128    (-,-) 
  g4726__1881/Y   -       A1->Y R     OAI22X1        1  4.5   205   133    1261    (-,-) 
  state_reg[1]/D  -       -     R     DFFRX2         1    -     -     0    1261    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (122 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     136                  
     Required Time:=    1364                  
      Launch Clock:-       0                  
         Data Path:-    1242                  
             Slack:=     122                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[4]/CK -       -     R     (arrival)     11    -     0     -       0    (-,-) 
  state_reg[4]/Q  -       CK->Q F     DFFRHQX1       1  5.4   103   286     286    (-,-) 
  g4878/Y         -       A->Y  F     BUFX6          3 19.9    73   111     397    (-,-) 
  g4856__6131/Y   -       A->Y  R     NOR2X8         3 18.0   106    81     478    (-,-) 
  g4848/Y         -       A->Y  F     CLKINVX6       2 15.1    64    68     546    (-,-) 
  g4840__6131/Y   -       B->Y  R     NOR2X6         1  8.4    76    56     602    (-,-) 
  g4813__8428/Y   -       B->Y  F     NAND2X6        4 17.1   126    94     696    (-,-) 
  g4782__3680/Y   -       A1->Y R     OAI21X4        2  7.9   106    97     793    (-,-) 
  g2/Y            -       B->Y  F     NOR2BX2        1  7.1    84    79     873    (-,-) 
  g4753__4988/Y   -       A->Y  R     NAND2X4        1 10.3    64    60     933    (-,-) 
  g4749__9945/Y   -       C->Y  F     NOR3X8         1 10.0    58    46     979    (-,-) 
  g4745__9315/Y   -       B->Y  R     NOR2X8         7 29.6   139    90    1069    (-,-) 
  g4735__6161/Y   -       B->Y  R     AND2X1         1  4.5    89   173    1242    (-,-) 
  state_reg[2]/D  -       -     R     DFFRX2         1    -     -     0    1242    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (134 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) N_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     616                  
             Slack:=     134                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  N_reg[4]/CK    -       -     R     (arrival)      11    -     0     -       0    (-,-) 
  N_reg[4]/Q     -       CK->Q R     DFFRHQX8        4 19.4    67   308     308    (-,-) 
  g4952/Y        -       A->Y  F     CLKINVX6        7 27.5    91    71     379    (-,-) 
  g4864__9315/Y  -       B->Y  R     NOR2X2          1  7.2   134    99     478    (-,-) 
  g4824__5115/Y  -       A->Y  R     CLKAND2X12      7 32.7    62   138     616    (-,-) 
  LED[15]        -       -     R     (port)          -    -     -     0     616    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

