#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00787C00 .scope module, "BancoPruebas" "BancoPruebas" 2 13;
 .timescale -9 -12;
v007D05A8_0 .net "A", 7 0, L_007D3328; 1 drivers
v007D0708_0 .net "B", 7 0, L_007D33D8; 1 drivers
v007D0600_0 .net "Clock", 0 0, v007D0448_0; 1 drivers
v007D0760_0 .net "ReadA", 0 0, v007CF8D8_0; 1 drivers
v007D0BD8_0 .net "ReadAtoRam", 0 0, v007CDE28_0; 1 drivers
v007D0A20_0 .net "ReadAtoWB", 0 0, v007CE458_0; 1 drivers
v007D0AD0_0 .net "ReadB", 0 0, v007CF930_0; 1 drivers
v007D0E40_0 .net "ReadBtoRam", 0 0, v007CDCC8_0; 1 drivers
v007D0CE0_0 .net "ReadBtoWB", 0 0, v007CDC18_0; 1 drivers
v007D0B80_0 .net "Reset", 0 0, v007D04A0_0; 1 drivers
v007D0A78_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v007D0D38_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v007D0C30_0 .net "a_sel", 0 0, v007CF300_0; 1 drivers
v007D0C88_0 .net "b_sel", 0 0, v007CF4B8_0; 1 drivers
v007D0D90_0 .net "oRamAddress", 9 0, v007CD660_0; 1 drivers
v007D0DE8_0 .net "oRamEnableWrite", 0 0, v007CD6B8_0; 1 drivers
v007D0E98_0 .net "outAlu", 7 0, L_007D1E48; 1 drivers
v007D0B28_0 .net "outAlutoRam", 7 0, v007CE140_0; 1 drivers
v007D1348_0 .net "outAlutoWB", 7 0, v007CE560_0; 1 drivers
v007D1138_0 .net "rConstant", 7 0, v007CF460_0; 1 drivers
v007D1608_0 .net "ramA", 7 0, v007CD2F0_0; 1 drivers
v007D1450_0 .net "ramB", 7 0, v007CCE78_0; 1 drivers
v007D1558_0 .net "wAddress", 9 0, L_007D1978; 1 drivers
v007D16B8_0 .net "wAreg", 7 0, v007CCCC0_0; 1 drivers
v007D1190_0 .net "wBranchAddress", 9 0, v007CEF38_0; 1 drivers
v007D11E8_0 .net "wBranchTaken", 0 0, v007CF148_0; 1 drivers
v007D18C8_0 .net "wBreg", 7 0, v00790638_0; 1 drivers
v007D13A0_0 .net "wCa", 0 0, v007CF720_0; 1 drivers
v007D10E0_0 .net "wCb", 0 0, v007CF880_0; 1 drivers
v007D1240_0 .net "wInstruction", 15 0, v007D03F0_0; 1 drivers
v007D17C0_0 .net "wInstructionToAlu", 15 0, v007CECD0_0; 1 drivers
v007D1870_0 .net "wJumpTaken", 0 0, v007CEC78_0; 1 drivers
v007D1298_0 .net "wOut_Mux_A", 7 0, v007CEC20_0; 1 drivers
v007D14A8_0 .net "wOut_Mux_B", 7 0, v007CF9E0_0; 1 drivers
v007D12F0_0 .net "wRamAddress", 9 0, v007CF7D0_0; 1 drivers
v007D1500_0 .net "wRamEnable", 0 0, v007CF778_0; 1 drivers
v007D0FD8_0 .net "wWriteA", 0 0, v007CF618_0; 1 drivers
v007D1920_0 .net "wWriteABUF", 0 0, v007CEA30_0; 1 drivers
v007D1818_0 .net "wWriteAtoWB", 0 0, v007CE820_0; 1 drivers
v007D15B0_0 .net "wWriteB", 0 0, v007CF828_0; 1 drivers
v007D1710_0 .net "wWriteBBUF", 0 0, v007CE770_0; 1 drivers
v007D1660_0 .net "wWriteBtoWB", 0 0, v007CD978_0; 1 drivers
L_007D1BE0 .cmp/eq 8, v007CCCC0_0, C4<00000000>;
L_007D1D98 .cmp/eq 8, v00790638_0, C4<00000000>;
L_007D1C38 .part v007CCCC0_0, 7, 1;
L_007D1DF0 .part v00790638_0, 7, 1;
S_007865B0 .scope module, "g1" "generator" 2 22, 3 1, S_00787C00;
 .timescale -9 -12;
v007D0810_0 .alias "clock", 0 0, v007D0600_0;
v007D04A0_0 .var "reset", 0 0;
S_007867D0 .scope module, "reloj" "clk" 3 4, 3 14, S_007865B0;
 .timescale -9 -12;
v007D0448_0 .var "clk", 0 0;
S_00786C98 .scope module, "r1" "ROM" 2 24, 4 3, S_00787C00;
 .timescale -9 -12;
v007D0340 .array "Memory", 0 10, 15 0;
v007D02E8_0 .alias "iAddress", 9 0, v007D1558_0;
v007D03F0_0 .var "oInstruction", 15 0;
E_00768C50 .event edge, v007D0238_0;
S_00786748 .scope module, "pc1" "pc_Decider" 2 32, 5 1, S_00787C00;
 .timescale -9 -12;
L_007D22D8 .functor OR 1, v007CF148_0, v007CEC78_0, C4<0>, C4<0>;
L_007D2118 .functor OR 1, v007D04A0_0, v007CF148_0, C4<0>, C4<0>;
v007CF358_0 .alias "Clock", 0 0, v007D0600_0;
v007CEB18_0 .alias "Reset", 0 0, v007D0B80_0;
v007CEB70_0 .net *"_s0", 9 0, C4<0000000000>; 1 drivers
v007CEBC8_0 .net *"_s11", 0 0, L_007D19D0; 1 drivers
v007D0550_0 .net *"_s13", 0 0, L_007D1030; 1 drivers
v007D0080_0 .net *"_s15", 0 0, L_007D1768; 1 drivers
v007D00D8_0 .net *"_s17", 0 0, L_007D0F28; 1 drivers
v007D09C8_0 .net *"_s19", 0 0, L_007D0F80; 1 drivers
v007D0398_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v007D0658_0 .net *"_s25", 0 0, L_007D1A80; 1 drivers
v007CFF20_0 .net *"_s27", 0 0, L_007D1B30; 1 drivers
v007D0130_0 .net *"_s29", 0 0, L_007D1EA0; 1 drivers
v007D07B8_0 .net *"_s31", 0 0, L_007D1A28; 1 drivers
v007D06B0_0 .net *"_s33", 0 0, L_007D1D40; 1 drivers
v007D04F8_0 .net *"_s38", 9 0, C4<0000000000>; 1 drivers
v007CFF78_0 .net *"_s4", 0 0, L_007D22D8; 1 drivers
v007D0028_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v007D0868_0 .net "concatenation1", 9 0, L_007D1088; 1 drivers
v007D0188_0 .net "concatenation2", 9 0, L_007D1B88; 1 drivers
v007D01E0_0 .alias "wBranchAddress", 9 0, v007D1190_0;
v007D08C0_0 .alias "wBranchTaken", 0 0, v007D11E8_0;
v007D0970_0 .var "wDestination", 9 0;
v007D0238_0 .alias "wIP", 9 0, v007D1558_0;
v007D0290_0 .net "wIP_temp", 9 0, v007CF040_0; 1 drivers
v007D0918_0 .net "wInitialIP", 9 0, L_007D13F8; 1 drivers
v007CFFD0_0 .alias "wJumpTaken", 0 0, v007D1870_0;
L_007D13F8 .functor MUXZ 10, v007D0970_0, C4<0000000000>, v007D04A0_0, C4<>;
L_007D1978 .functor MUXZ 10, v007CF040_0, L_007D13F8, L_007D22D8, C4<>;
L_007D19D0 .part v007CEF38_0, 4, 1;
L_007D1030 .part v007CEF38_0, 3, 1;
L_007D1768 .part v007CEF38_0, 2, 1;
L_007D0F28 .part v007CEF38_0, 1, 1;
L_007D0F80 .part v007CEF38_0, 0, 1;
LS_007D1088_0_0 .concat [ 1 1 1 1], L_007D0F80, L_007D0F28, L_007D1768, L_007D1030;
LS_007D1088_0_4 .concat [ 1 5 0 0], L_007D19D0, C4<00000>;
L_007D1088 .concat [ 4 6 0 0], LS_007D1088_0_0, LS_007D1088_0_4;
L_007D1A80 .part v007CEF38_0, 4, 1;
L_007D1B30 .part v007CEF38_0, 3, 1;
L_007D1EA0 .part v007CEF38_0, 2, 1;
L_007D1A28 .part v007CEF38_0, 1, 1;
L_007D1D40 .part v007CEF38_0, 0, 1;
LS_007D1B88_0_0 .concat [ 1 1 1 1], L_007D1D40, L_007D1A28, L_007D1EA0, L_007D1B30;
LS_007D1B88_0_4 .concat [ 1 5 0 0], L_007D1A80, C4<00000>;
L_007D1B88 .concat [ 4 6 0 0], LS_007D1B88_0_0, LS_007D1B88_0_4;
L_007D1AD8 .arith/sum 10, L_007D13F8, C4<0000000000>;
S_00786280 .scope module, "IP" "UPCOUNTER_POSEDGE" 5 19, 5 44, S_00786748;
 .timescale -9 -12;
v007CEEE0_0 .alias "Clock", 0 0, v007D0600_0;
v007CF510_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CF5C0_0 .net "Initial", 9 0, L_007D1AD8; 1 drivers
v007CF040_0 .var "Q", 9 0;
v007CF250_0 .net "Reset", 0 0, L_007D2118; 1 drivers
S_00786D20 .scope module, "dec1" "decodificador" 2 42, 6 2, S_00787C00;
 .timescale -9 -12;
v007CF408_0 .alias "Clock", 0 0, v007D0600_0;
v007CEF38_0 .var "rBranch_dir", 9 0;
v007CF148_0 .var "rBranch_taken", 0 0;
v007CF460_0 .var "rC", 7 0;
v007CEC78_0 .var "rJumpTaken", 0 0;
v007CF300_0 .var "rMux_a_sel", 0 0;
v007CF4B8_0 .var "rMux_b_sel", 0 0;
v007CF1F8_0 .alias "wCa", 0 0, v007D13A0_0;
v007CF568_0 .alias "wCb", 0 0, v007D10E0_0;
v007CED28_0 .alias "wInstruction", 15 0, v007D1240_0;
v007CEDD8_0 .net "wNa", 0 0, L_007D1C38; 1 drivers
v007CEFE8_0 .net "wNb", 0 0, L_007D1DF0; 1 drivers
v007CEE30_0 .net "wZa", 0 0, L_007D1BE0; 1 drivers
v007CEE88_0 .net "wZb", 0 0, L_007D1D98; 1 drivers
S_007876B0 .scope module, "muxa" "Mux2" 2 59, 7 2, S_00787C00;
 .timescale -9 -12;
P_0077E1F4 .param/l "SIZE" 7 2, +C4<01000>;
v007CEC20_0 .var "rOut", 7 0;
v007CED80_0 .alias "wA", 7 0, v007D16B8_0;
v007CF1A0_0 .alias "wB", 7 0, v007D1138_0;
v007CF0F0_0 .alias "wSelect", 0 0, v007D0C30_0;
E_0077E370 .event edge, v007CF0F0_0;
S_00787380 .scope module, "FFDInstruciton" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 66, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077E214 .param/l "SIZE" 8 1, +C4<010000>;
v007CEF90_0 .alias "Clock", 0 0, v007D0600_0;
v007CF098_0 .alias "D", 15 0, v007D1240_0;
v007CF2A8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CECD0_0 .var "Q", 15 0;
v007CF3B0_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787F30 .scope module, "muxb" "Mux2" 2 76, 7 2, S_00787C00;
 .timescale -9 -12;
P_0077E034 .param/l "SIZE" 7 2, +C4<01000>;
v007CF9E0_0 .var "rOut", 7 0;
v007CF670_0 .alias "wA", 7 0, v007D18C8_0;
v007CFA38_0 .alias "wB", 7 0, v007D1138_0;
v007CFA90_0 .alias "wSelect", 0 0, v007D0C88_0;
E_0077E010 .event edge, v007CFA90_0;
S_00787B78 .scope module, "alu" "ALU" 2 92, 9 5, S_00787C00;
 .timescale -9 -12;
v007CE2A0_0 .alias "iA", 7 0, v007D1298_0;
v007CE2F8_0 .alias "iB", 7 0, v007D14A8_0;
v007CE350_0 .alias "oData", 7 0, v007D0E98_0;
v007CF7D0_0 .var "oRamAddress", 9 0;
v007CF778_0 .var "oRamEnableWrite", 0 0;
v007CF8D8_0 .var "oReadA", 0 0;
v007CF930_0 .var "oReadB", 0 0;
v007CF618_0 .var "oWriteA", 0 0;
v007CF828_0 .var "oWriteB", 0 0;
v007CF6C8_0 .var "rEx", 8 0;
v007CF720_0 .var "wCa", 0 0;
v007CF880_0 .var "wCb", 0 0;
v007CF988_0 .alias "wInstruction", 15 0, v007D17C0_0;
E_0077DD10/0 .event edge, v007CF988_0, v007CE2A0_0, v007CE2F8_0, v007CF6C8_0;
E_0077DD10/1 .event edge, v007CF720_0, v007CF880_0;
E_0077DD10 .event/or E_0077DD10/0, E_0077DD10/1;
L_007D1E48 .part v007CF6C8_0, 0, 8;
S_00787490 .scope module, "FFDalutoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 108, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077DB14 .param/l "SIZE" 8 1, +C4<01000>;
v007CDF88_0 .alias "Clock", 0 0, v007D0600_0;
v007CE0E8_0 .alias "D", 7 0, v007D0E98_0;
v007CDBC0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CE140_0 .var "Q", 7 0;
v007CE198_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787A68 .scope module, "FFDalutowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 117, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077DAB4 .param/l "SIZE" 8 1, +C4<01000>;
v007CE090_0 .alias "Clock", 0 0, v007D0600_0;
v007CDED8_0 .alias "D", 7 0, v007D0B28_0;
v007CDF30_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CE560_0 .var "Q", 7 0;
v007CDB68_0 .alias "Reset", 0 0, v007D0B80_0;
S_007879E0 .scope module, "FFDReadAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 129, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077DA74 .param/l "SIZE" 8 1, +C4<01>;
v007CE038_0 .alias "Clock", 0 0, v007D0600_0;
v007CDD78_0 .alias "D", 0 0, v007D0760_0;
v007CE508_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CDE28_0 .var "Q", 0 0;
v007CDE80_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787D98 .scope module, "FFDReadAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 138, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077D9F4 .param/l "SIZE" 8 1, +C4<01>;
v007CE400_0 .alias "Clock", 0 0, v007D0600_0;
v007CDB10_0 .alias "D", 0 0, v007D0BD8_0;
v007CDD20_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CE458_0 .var "Q", 0 0;
v007CE248_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787270 .scope module, "FFDReadBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 149, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077D894 .param/l "SIZE" 8 1, +C4<01>;
v007CE3A8_0 .alias "Clock", 0 0, v007D0600_0;
v007CE4B0_0 .alias "D", 0 0, v007D0AD0_0;
v007CE1F0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CDCC8_0 .var "Q", 0 0;
v007CE5B8_0 .alias "Reset", 0 0, v007D0B80_0;
S_007872F8 .scope module, "FFDReadBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 158, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077DBF4 .param/l "SIZE" 8 1, +C4<01>;
v007CE6C0_0 .alias "Clock", 0 0, v007D0600_0;
v007CDFE0_0 .alias "D", 0 0, v007D0E40_0;
v007CDC70_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CDC18_0 .var "Q", 0 0;
v007CDDD0_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787408 .scope module, "FFDWriteAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 169, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077DBD4 .param/l "SIZE" 8 1, +C4<01>;
v007CE8D0_0 .alias "Clock", 0 0, v007D0600_0;
v007CE928_0 .alias "D", 0 0, v007D0FD8_0;
v007CE980_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CEA30_0 .var "Q", 0 0;
v007CE718_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787EA8 .scope module, "FFDWriteAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 178, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077D7B4 .param/l "SIZE" 8 1, +C4<01>;
v007CE7C8_0 .alias "Clock", 0 0, v007D0600_0;
v007CE668_0 .alias "D", 0 0, v007D1920_0;
v007CEA88_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CE820_0 .var "Q", 0 0;
v007CE610_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787D10 .scope module, "FFDWriteBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 190, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077D694 .param/l "SIZE" 8 1, +C4<01>;
v007CDA80_0 .alias "Clock", 0 0, v007D0600_0;
v007CD608_0 .alias "D", 0 0, v007D15B0_0;
v007CE9D8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CE770_0 .var "Q", 0 0;
v007CE878_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787958 .scope module, "FFDWriteBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 199, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077D454 .param/l "SIZE" 8 1, +C4<01>;
v007CD768_0 .alias "Clock", 0 0, v007D0600_0;
v007CD8C8_0 .alias "D", 0 0, v007D1710_0;
v007CDA28_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CD978_0 .var "Q", 0 0;
v007CD9D0_0 .alias "Reset", 0 0, v007D0B80_0;
S_007871E8 .scope module, "FFDramenable" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 213, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077B674 .param/l "SIZE" 8 1, +C4<01>;
v007CD818_0 .alias "Clock", 0 0, v007D0600_0;
v007CD870_0 .alias "D", 0 0, v007D1500_0;
v007CD920_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CD6B8_0 .var "Q", 0 0;
v007CD710_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787848 .scope module, "FFDRamaddress" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 222, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077B6D4 .param/l "SIZE" 8 1, +C4<01010>;
v007CD348_0 .alias "Clock", 0 0, v007D0600_0;
v007CD3F8_0 .alias "D", 9 0, v007D12F0_0;
v007CCED0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CD660_0 .var "Q", 9 0;
v007CD7C0_0 .alias "Reset", 0 0, v007D0B80_0;
S_00787628 .scope module, "ram_memory" "MEMORY" 2 235, 10 3, S_00787C00;
 .timescale -9 -12;
P_007813C4 .param/l "ADDR_WIDTH" 10 3, +C4<01010>;
P_007813D8 .param/l "DATA_WIDTH" 10 3, +C4<01000>;
P_007813EC .param/l "MEM_SIZE" 10 3, +C4<010000000000>;
v007CD190_0 .alias "Clock", 0 0, v007D0600_0;
v007CD1E8 .array "Memory", 0 1024, 7 0;
v007CD240_0 .alias "iAddress", 9 0, v007D0D90_0;
v007CD500_0 .alias "iDataIn", 7 0, v007D0B28_0;
v007CCD70_0 .alias "iReadtoa", 0 0, v007D0BD8_0;
v007CCFD8_0 .alias "iReadtob", 0 0, v007D0E40_0;
v007CCDC8_0 .alias "iWriteEnable", 0 0, v007D0DE8_0;
v007CD2F0_0 .var "oDataOuta", 7 0;
v007CCE78_0 .var "oDataOutb", 7 0;
S_00787C88 .scope module, "WBA" "WBX" 2 246, 11 1, S_00787C00;
 .timescale -9 -12;
L_007D2000 .functor OR 1, v007CE458_0, v007CE820_0, C4<0>, C4<0>;
v007CCC68_0 .net *"_s0", 0 0, L_007D2000; 1 drivers
v007CD450_0 .net *"_s2", 7 0, L_007D1CE8; 1 drivers
v007CCB60_0 .alias "iDataALU", 7 0, v007D1348_0;
v007CD298_0 .alias "iDataRAM", 7 0, v007D1608_0;
v007CCBB8_0 .alias "iRead", 0 0, v007D0A20_0;
v007CCC10_0 .alias "iRegister", 7 0, v007D05A8_0;
v007CCD18_0 .alias "iWrite", 0 0, v007D1818_0;
v007CCE20_0 .alias "oRegister", 7 0, v007D05A8_0;
L_007D1CE8 .functor MUXZ 8, v007CE560_0, v007CD2F0_0, v007CE458_0, C4<>;
L_007D3328 .functor MUXZ 8, L_007D3328, L_007D1CE8, L_007D2000, C4<>;
S_00787E20 .scope module, "WBB" "WBX" 2 255, 11 1, S_00787C00;
 .timescale -9 -12;
L_007D2700 .functor OR 1, v007CDC18_0, v007CD978_0, C4<0>, C4<0>;
v007CCF28_0 .net *"_s0", 0 0, L_007D2700; 1 drivers
v007CD138_0 .net *"_s2", 7 0, L_007D34E0; 1 drivers
v007CD3A0_0 .alias "iDataALU", 7 0, v007D1348_0;
v007CCB08_0 .alias "iDataRAM", 7 0, v007D1450_0;
v007CCF80_0 .alias "iRead", 0 0, v007D0CE0_0;
v007CD030_0 .alias "iRegister", 7 0, v007D0708_0;
v007CD5B0_0 .alias "iWrite", 0 0, v007D1660_0;
v007CD558_0 .alias "oRegister", 7 0, v007D0708_0;
L_007D34E0 .functor MUXZ 8, v007CE560_0, v007CCE78_0, v007CDC18_0, C4<>;
L_007D33D8 .functor MUXZ 8, L_007D33D8, L_007D34E0, L_007D2700, C4<>;
S_00787FB8 .scope module, "FFDA" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 263, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077B7F4 .param/l "SIZE" 8 1, +C4<01000>;
v00790690_0 .alias "Clock", 0 0, v007D0600_0;
v007CD088_0 .alias "D", 7 0, v007D05A8_0;
v007CD4A8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007CCCC0_0 .var "Q", 7 0;
v007CD0E0_0 .alias "Reset", 0 0, v007D0B80_0;
S_007878D0 .scope module, "FFDB" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 273, 8 1, S_00787C00;
 .timescale -9 -12;
P_0077B0F4 .param/l "SIZE" 8 1, +C4<01000>;
v007903D0_0 .alias "Clock", 0 0, v007D0600_0;
v00790378_0 .alias "D", 7 0, v007D0708_0;
v00790428_0 .net "Enable", 0 0, C4<1>; 1 drivers
v00790638_0 .var "Q", 7 0;
v007907F0_0 .alias "Reset", 0 0, v007D0B80_0;
E_0077B250 .event posedge, v007903D0_0;
    .scope S_007867D0;
T_0 ;
    %delay 250000, 0;
    %set/v v007D0448_0, 0, 1;
    %delay 250000, 0;
    %set/v v007D0448_0, 1, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_007865B0;
T_1 ;
    %set/v v007D04A0_0, 1, 1;
    %delay 1000000, 0;
    %set/v v007D04A0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00786C98;
T_2 ;
    %vpi_call 4 9 "$readmemh", "instructions.txt", v007D0340;
    %end;
    .thread T_2;
    .scope S_00786C98;
T_3 ;
    %wait E_00768C50;
    %ix/getv 3, v007D02E8_0;
    %load/av 8, v007D0340, 16;
    %set/v v007D03F0_0, 8, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00786280;
T_4 ;
    %wait E_0077B250;
    %load/v 8, v007CF250_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v007CF5C0_0, 10;
    %set/v v007CF040_0, 8, 10;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007CF510_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v007CF040_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %set/v v007CF040_0, 8, 10;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00786748;
T_5 ;
    %wait E_0077B250;
    %load/v 8, v007CFFD0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v007D01E0_0, 10;
    %set/v v007D0970_0, 8, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007D08C0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v007D01E0_0, 1;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 1;
T_5.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v007D0238_0, 10;
    %load/v 18, v007D0868_0, 10;
    %sub 8, 18, 10;
    %set/v v007D0970_0, 8, 10;
T_5.6 ;
T_5.2 ;
T_5.1 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 8, v007D01E0_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 8, 2, 1;
T_5.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v007D0238_0, 10;
    %load/v 18, v007D0188_0, 10;
    %add 8, 18, 10;
    %set/v v007D0970_0, 8, 10;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00786D20;
T_6 ;
    %wait E_0077B250;
    %load/v 8, v007CED28_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 16;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 5, 16;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 6, 16;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 7, 16;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 10, 16;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 11, 16;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 14, 16;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 15, 16;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 18, 16;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 19, 16;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 22, 16;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 23, 16;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 3, 16;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 8, 16;
    %jmp/1 T_6.16, 6;
    %cmpi/u 8, 9, 16;
    %jmp/1 T_6.17, 6;
    %cmpi/u 8, 12, 16;
    %jmp/1 T_6.18, 6;
    %cmpi/u 8, 13, 16;
    %jmp/1 T_6.19, 6;
    %cmpi/u 8, 16, 16;
    %jmp/1 T_6.20, 6;
    %cmpi/u 8, 17, 16;
    %jmp/1 T_6.21, 6;
    %cmpi/u 8, 20, 16;
    %jmp/1 T_6.22, 6;
    %cmpi/u 8, 21, 16;
    %jmp/1 T_6.23, 6;
    %cmpi/u 8, 24, 16;
    %jmp/1 T_6.24, 6;
    %cmpi/u 8, 25, 16;
    %jmp/1 T_6.25, 6;
    %cmpi/u 8, 26, 16;
    %jmp/1 T_6.26, 6;
    %cmpi/u 8, 27, 16;
    %jmp/1 T_6.27, 6;
    %cmpi/u 8, 28, 16;
    %jmp/1 T_6.28, 6;
    %cmpi/u 8, 29, 16;
    %jmp/1 T_6.29, 6;
    %cmpi/u 8, 30, 16;
    %jmp/1 T_6.30, 6;
    %cmpi/u 8, 31, 16;
    %jmp/1 T_6.31, 6;
    %cmpi/u 8, 32, 16;
    %jmp/1 T_6.32, 6;
    %cmpi/u 8, 33, 16;
    %jmp/1 T_6.33, 6;
    %cmpi/u 8, 34, 16;
    %jmp/1 T_6.34, 6;
    %cmpi/u 8, 35, 16;
    %jmp/1 T_6.35, 6;
    %cmpi/u 8, 36, 16;
    %jmp/1 T_6.36, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %set/v v007CF460_0, 0, 8;
    %jmp T_6.38;
T_6.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 0;
    %load/v 8, v007CED28_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007CF460_0, 8, 8;
    %jmp T_6.38;
T_6.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 1;
    %load/v 8, v007CED28_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %jmp T_6.38;
T_6.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEE30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.39, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.40;
T_6.39 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.40 ;
    %jmp T_6.38;
T_6.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEE30_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.41, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.42;
T_6.41 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.42 ;
    %jmp T_6.38;
T_6.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CF1F8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.43, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.44;
T_6.43 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.44 ;
    %jmp T_6.38;
T_6.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CF1F8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.45, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.46;
T_6.45 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.46 ;
    %jmp T_6.38;
T_6.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEDD8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.47, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.48;
T_6.47 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.48 ;
    %jmp T_6.38;
T_6.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEDD8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.49, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.50;
T_6.49 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.50 ;
    %jmp T_6.38;
T_6.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEE88_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.51, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.52;
T_6.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.52 ;
    %jmp T_6.38;
T_6.32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEE88_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.53, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.54;
T_6.53 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.54 ;
    %jmp T_6.38;
T_6.33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CF568_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.55, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.56;
T_6.55 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.56 ;
    %jmp T_6.38;
T_6.34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CF568_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.57, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.58;
T_6.57 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.58 ;
    %jmp T_6.38;
T_6.35 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEFE8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.59, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.60;
T_6.59 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.60 ;
    %jmp T_6.38;
T_6.36 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEC78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4B8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF460_0, 0, 0;
    %load/v 8, v007CEFE8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.61, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 1;
    %load/v 8, v007CED28_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007CEF38_0, 0, 8;
    %jmp T_6.62;
T_6.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF148_0, 0, 0;
T_6.62 ;
    %jmp T_6.38;
T_6.38 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007876B0;
T_7 ;
    %wait E_0077E370;
    %load/v 8, v007CF0F0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v007CF1A0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CEC20_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007CED80_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CEC20_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00787380;
T_8 ;
    %wait E_0077B250;
    %load/v 8, v007CF2A8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v007CF098_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007CECD0_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00787F30;
T_9 ;
    %wait E_0077E010;
    %load/v 8, v007CFA90_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v007CFA38_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF9E0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007CF670_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CF9E0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00787B78;
T_10 ;
    %wait E_0077DD10;
    %load/v 8, v007CF988_0, 16;
    %cmpi/u 8, 6, 16;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 7, 16;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 8, 16;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 9, 16;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 10, 16;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 11, 16;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 12, 16;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 13, 16;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 14, 16;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 15, 16;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 16, 16;
    %jmp/1 T_10.10, 6;
    %cmpi/u 8, 17, 16;
    %jmp/1 T_10.11, 6;
    %cmpi/u 8, 18, 16;
    %jmp/1 T_10.12, 6;
    %cmpi/u 8, 19, 16;
    %jmp/1 T_10.13, 6;
    %cmpi/u 8, 20, 16;
    %jmp/1 T_10.14, 6;
    %cmpi/u 8, 21, 16;
    %jmp/1 T_10.15, 6;
    %cmpi/u 8, 22, 16;
    %jmp/1 T_10.16, 6;
    %cmpi/u 8, 23, 16;
    %jmp/1 T_10.17, 6;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_10.18, 6;
    %cmpi/u 8, 1, 16;
    %jmp/1 T_10.19, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_10.20, 6;
    %cmpi/u 8, 5, 16;
    %jmp/1 T_10.21, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_10.22, 6;
    %cmpi/u 8, 3, 16;
    %jmp/1 T_10.23, 6;
    %load/v 8, v007CF6C8_0, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.0 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.26, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.27;
T_10.26 ;
    %mov 8, 2, 1;
T_10.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.1 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.28, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.29;
T_10.28 ;
    %mov 8, 2, 1;
T_10.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.2 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.30, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.31;
T_10.30 ;
    %mov 8, 2, 1;
T_10.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.3 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.32, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.33;
T_10.32 ;
    %mov 8, 2, 1;
T_10.33 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.4 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.34, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.35;
T_10.34 ;
    %mov 8, 2, 1;
T_10.35 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.5 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.36, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.37;
T_10.36 ;
    %mov 8, 2, 1;
T_10.37 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.6 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.38, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.39;
T_10.38 ;
    %mov 8, 2, 1;
T_10.39 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.7 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.40, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.41;
T_10.40 ;
    %mov 8, 2, 1;
T_10.41 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.8 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.9 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.10 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.11 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %jmp T_10.25;
T_10.12 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.13 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.14 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2F8_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.15 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007CE2A0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.16 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.42, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.43;
T_10.42 ;
    %mov 8, 2, 1;
T_10.43 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.17 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 9;
    %set/v v007CF6C8_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.44, 4;
    %load/x1p 8, v007CF6C8_0, 1;
    %jmp T_10.45;
T_10.44 ;
    %mov 8, 2, 1;
T_10.45 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %jmp T_10.25;
T_10.18 ;
    %load/v 8, v007CF6C8_0, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.19 ;
    %load/v 8, v007CF6C8_0, 9;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.20 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.21 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.22 ;
    %load/v 8, v007CE2A0_0, 8;
    %mov 16, 0, 1;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.23 ;
    %load/v 8, v007CE2F8_0, 8;
    %mov 16, 0, 1;
    %set/v v007CF6C8_0, 8, 9;
    %load/v 8, v007CF720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF720_0, 0, 8;
    %load/v 8, v007CF988_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007CF7D0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF778_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF828_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF8D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF930_0, 0, 0;
    %load/v 8, v007CF880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF880_0, 0, 8;
    %jmp T_10.25;
T_10.25 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00787490;
T_11 ;
    %wait E_0077B250;
    %load/v 8, v007CDBC0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v007CE0E8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CE140_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00787A68;
T_12 ;
    %wait E_0077B250;
    %load/v 8, v007CDF30_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v007CDED8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CE560_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_007879E0;
T_13 ;
    %wait E_0077B250;
    %load/v 8, v007CE508_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v007CDD78_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDE28_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00787D98;
T_14 ;
    %wait E_0077B250;
    %load/v 8, v007CDD20_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v007CDB10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE458_0, 0, 8;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00787270;
T_15 ;
    %wait E_0077B250;
    %load/v 8, v007CE1F0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v007CE4B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDCC8_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_007872F8;
T_16 ;
    %wait E_0077B250;
    %load/v 8, v007CDC70_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v007CDFE0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDC18_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00787408;
T_17 ;
    %wait E_0077B250;
    %load/v 8, v007CE980_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v007CE928_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEA30_0, 0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00787EA8;
T_18 ;
    %wait E_0077B250;
    %load/v 8, v007CEA88_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v007CE668_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE820_0, 0, 8;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00787D10;
T_19 ;
    %wait E_0077B250;
    %load/v 8, v007CE9D8_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v007CD608_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE770_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00787958;
T_20 ;
    %wait E_0077B250;
    %load/v 8, v007CDA28_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v007CD8C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD978_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_007871E8;
T_21 ;
    %wait E_0077B250;
    %load/v 8, v007CD920_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v007CD870_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD6B8_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00787848;
T_22 ;
    %wait E_0077B250;
    %load/v 8, v007CCED0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v007CD3F8_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007CD660_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00787628;
T_23 ;
    %wait E_0077B250;
    %load/v 8, v007CCDC8_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v007CD500_0, 8;
    %ix/getv 3, v007CD240_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v007CD1E8, 0, 8;
t_0 ;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v007CCDC8_0, 1;
    %inv 8, 1;
    %load/v 9, v007CCD70_0, 1;
    %and 8, 9, 1;
    %load/v 9, v007CCFD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/getv 3, v007CD240_0;
    %load/av 8, v007CD1E8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CD2F0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v007CCDC8_0, 1;
    %inv 8, 1;
    %load/v 9, v007CCD70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007CCFD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %ix/getv 3, v007CD240_0;
    %load/av 8, v007CD1E8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CCE78_0, 0, 8;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007CD2F0_0, 0, 3;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007CCE78_0, 0, 3;
    %jmp T_23;
    .thread T_23;
    .scope S_00787FB8;
T_24 ;
    %wait E_0077B250;
    %load/v 8, v007CD4A8_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v007CD088_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007CCCC0_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_007878D0;
T_25 ;
    %wait E_0077B250;
    %load/v 8, v00790428_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v00790378_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00790638_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00787C00;
T_26 ;
    %vpi_call 2 285 "$dumpfile", "signals.vcd";
    %vpi_call 2 286 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 288 "$display", "Test finished";
    %vpi_call 2 289 "$finish";
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./generator.v";
    "./Module_ROM.v";
    "./pc_decider.v";
    "./decodificador.v";
    "./Mux.v";
    "./FFD.v";
    "./ALU.v";
    "./memory.v";
    "./WB.v";
