
skyArm_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b36c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006e50  0801b500  0801b500  0002b500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022350  08022350  00040f40  2**0
                  CONTENTS
  4 .ARM          00000008  08022350  08022350  00032350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022358  08022358  00040f40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08022358  08022358  00032358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022360  08022360  00032360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000f40  20000000  08022364  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000caf0  20000f40  080232a4  00040f40  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000da30  080232a4  0004da30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040f40  2**0
                  CONTENTS, READONLY
 12 .debug_info   0006833b  00000000  00000000  00040f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a7dc  00000000  00000000  000a92ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00055892  00000000  00000000  000b3a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002248  00000000  00000000  00109320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 0000c1b8  00000000  00000000  0010b568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d156  00000000  00000000  00117720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000568b4  00000000  00000000  00144876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2e91  00000000  00000000  0019b12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0028dfbb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000092f4  00000000  00000000  0028e00c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000003c  00000000  00000000  00297300  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000076  00000000  00000000  0029733c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000f40 	.word	0x20000f40
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801b4e4 	.word	0x0801b4e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000f44 	.word	0x20000f44
 80001cc:	0801b4e4 	.word	0x0801b4e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <msgPrinter>:
    //        rc = inv_device_poll(device);
    //        check_rc(rc);
    //    }
}

static void msgPrinter(int level, const char * str, va_list ap){
 8000f8c:	b508      	push	{r3, lr}
 8000f8e:	4608      	mov	r0, r1
    vprintf(str, ap);
 8000f90:	4611      	mov	r1, r2
 8000f92:	f017 f8d7 	bl	8018144 <vprintf>
    printf("\r\n");
}
 8000f96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    printf("\r\n");
 8000f9a:	4801      	ldr	r0, [pc, #4]	; (8000fa0 <msgPrinter+0x14>)
 8000f9c:	f013 bca0 	b.w	80148e0 <puts>
 8000fa0:	0801b5b0 	.word	0x0801b5b0
 8000fa4:	00000000 	.word	0x00000000

08000fa8 <sensor_event_cb>:
    uint8_t quatUpdated = 0;
    float rx = 0.0;
    float ry = 0.0;
    float rz = 0.0;

    if(event->status == INV_SENSOR_STATUS_DATA_UPDATED){
 8000fa8:	6843      	ldr	r3, [r0, #4]
 8000faa:	b9bb      	cbnz	r3, 8000fdc <sensor_event_cb+0x34>
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg){
 8000fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        switch(INV_SENSOR_ID_TO_TYPE(event->sensor)){
 8000fb0:	6803      	ldr	r3, [r0, #0]
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg){
 8000fb2:	ed2d 8b08 	vpush	{d8-d11}
        switch(INV_SENSOR_ID_TO_TYPE(event->sensor)){
 8000fb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000fba:	3b01      	subs	r3, #1
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg){
 8000fbc:	b083      	sub	sp, #12
        switch(INV_SENSOR_ID_TO_TYPE(event->sensor)){
 8000fbe:	2b0a      	cmp	r3, #10
 8000fc0:	d80d      	bhi.n	8000fde <sensor_event_cb+0x36>
 8000fc2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000fc6:	009b      	.short	0x009b
 8000fc8:	000c016d 	.word	0x000c016d
 8000fcc:	000c01bd 	.word	0x000c01bd
 8000fd0:	000c000c 	.word	0x000c000c
 8000fd4:	000c000c 	.word	0x000c000c
 8000fd8:	01d1000c 	.word	0x01d1000c
 8000fdc:	4770      	bx	lr
 8000fde:	4dc6      	ldr	r5, [pc, #792]	; (80012f8 <sensor_event_cb+0x350>)
 8000fe0:	4cc6      	ldr	r4, [pc, #792]	; (80012fc <sensor_event_cb+0x354>)
            phiRel = phi - phiZero;

            quatUpdated = 0;
        }

        if(thetaRel <= -M_PI_2)
 8000fe2:	6828      	ldr	r0, [r5, #0]
 8000fe4:	f7ff fab0 	bl	8000548 <__aeabi_f2d>
 8000fe8:	a3b5      	add	r3, pc, #724	; (adr r3, 80012c0 <sensor_event_cb+0x318>)
 8000fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fee:	f7ff fd7f 	bl	8000af0 <__aeabi_dcmple>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d043      	beq.n	800107e <sensor_event_cb+0xd6>
            angToDAC[THETA_IDX] = 0;
 8000ff6:	4ec2      	ldr	r6, [pc, #776]	; (8001300 <sensor_event_cb+0x358>)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	6033      	str	r3, [r6, #0]
        else if(thetaRel >= M_PI_2)
            angToDAC[THETA_IDX] = DAC_MAX;
        else
            angToDAC[THETA_IDX] = (thetaRel+M_PI_2)*DAC_MAX*M_1_PI;

        if(phiRel <= -M_PI)
 8000ffc:	6820      	ldr	r0, [r4, #0]
 8000ffe:	f7ff faa3 	bl	8000548 <__aeabi_f2d>
 8001002:	a3b1      	add	r3, pc, #708	; (adr r3, 80012c8 <sensor_event_cb+0x320>)
 8001004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001008:	f7ff fd72 	bl	8000af0 <__aeabi_dcmple>
 800100c:	b350      	cbz	r0, 8001064 <sensor_event_cb+0xbc>
            angToDAC[PHI_IDX] = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	6073      	str	r3, [r6, #4]
        else if(phiRel >= M_PI)
            angToDAC[PHI_IDX] = DAC_MAX;
        else
            angToDAC[PHI_IDX] = (phiRel+(M_PI))*0.5*M_1_PI*DAC_MAX;

        angToLCD[THETA_IDX] = -thetaRel*M_2_PI*90;
 8001012:	6828      	ldr	r0, [r5, #0]
 8001014:	4dbb      	ldr	r5, [pc, #748]	; (8001304 <sensor_event_cb+0x35c>)
 8001016:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800101a:	f7ff fa95 	bl	8000548 <__aeabi_f2d>
 800101e:	a3ac      	add	r3, pc, #688	; (adr r3, 80012d0 <sensor_event_cb+0x328>)
 8001020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001024:	f7ff fae8 	bl	80005f8 <__aeabi_dmul>
 8001028:	4bb7      	ldr	r3, [pc, #732]	; (8001308 <sensor_event_cb+0x360>)
 800102a:	2200      	movs	r2, #0
 800102c:	f7ff fae4 	bl	80005f8 <__aeabi_dmul>
 8001030:	f7ff fdda 	bl	8000be8 <__aeabi_d2f>
 8001034:	6028      	str	r0, [r5, #0]
        angToLCD[PHI_IDX] = phiRel*180*M_1_PI;
 8001036:	ed94 7a00 	vldr	s14, [r4]
 800103a:	eddf 7ab4 	vldr	s15, [pc, #720]	; 800130c <sensor_event_cb+0x364>
 800103e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001042:	ee17 0a90 	vmov	r0, s15
 8001046:	f7ff fa7f 	bl	8000548 <__aeabi_f2d>
 800104a:	a3a3      	add	r3, pc, #652	; (adr r3, 80012d8 <sensor_event_cb+0x330>)
 800104c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001050:	f7ff fad2 	bl	80005f8 <__aeabi_dmul>
 8001054:	f7ff fdc8 	bl	8000be8 <__aeabi_d2f>
 8001058:	6068      	str	r0, [r5, #4]
    }
}
 800105a:	b003      	add	sp, #12
 800105c:	ecbd 8b08 	vpop	{d8-d11}
 8001060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if(phiRel >= M_PI)
 8001064:	6820      	ldr	r0, [r4, #0]
 8001066:	f7ff fa6f 	bl	8000548 <__aeabi_f2d>
 800106a:	a39d      	add	r3, pc, #628	; (adr r3, 80012e0 <sensor_event_cb+0x338>)
 800106c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001070:	f7ff fd48 	bl	8000b04 <__aeabi_dcmpge>
 8001074:	b340      	cbz	r0, 80010c8 <sensor_event_cb+0x120>
            angToDAC[PHI_IDX] = DAC_MAX;
 8001076:	f640 6374 	movw	r3, #3700	; 0xe74
 800107a:	6073      	str	r3, [r6, #4]
 800107c:	e7c9      	b.n	8001012 <sensor_event_cb+0x6a>
        else if(thetaRel >= M_PI_2)
 800107e:	6828      	ldr	r0, [r5, #0]
 8001080:	f7ff fa62 	bl	8000548 <__aeabi_f2d>
 8001084:	a398      	add	r3, pc, #608	; (adr r3, 80012e8 <sensor_event_cb+0x340>)
 8001086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108a:	f7ff fd3b 	bl	8000b04 <__aeabi_dcmpge>
 800108e:	b120      	cbz	r0, 800109a <sensor_event_cb+0xf2>
            angToDAC[THETA_IDX] = DAC_MAX;
 8001090:	4e9b      	ldr	r6, [pc, #620]	; (8001300 <sensor_event_cb+0x358>)
 8001092:	f640 6374 	movw	r3, #3700	; 0xe74
 8001096:	6033      	str	r3, [r6, #0]
 8001098:	e7b0      	b.n	8000ffc <sensor_event_cb+0x54>
            angToDAC[THETA_IDX] = (thetaRel+M_PI_2)*DAC_MAX*M_1_PI;
 800109a:	6828      	ldr	r0, [r5, #0]
 800109c:	4e98      	ldr	r6, [pc, #608]	; (8001300 <sensor_event_cb+0x358>)
 800109e:	f7ff fa53 	bl	8000548 <__aeabi_f2d>
 80010a2:	a391      	add	r3, pc, #580	; (adr r3, 80012e8 <sensor_event_cb+0x340>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	f7ff f8f0 	bl	800028c <__adddf3>
 80010ac:	a390      	add	r3, pc, #576	; (adr r3, 80012f0 <sensor_event_cb+0x348>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff faa1 	bl	80005f8 <__aeabi_dmul>
 80010b6:	a388      	add	r3, pc, #544	; (adr r3, 80012d8 <sensor_event_cb+0x330>)
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	f7ff fa9c 	bl	80005f8 <__aeabi_dmul>
 80010c0:	f7ff fd72 	bl	8000ba8 <__aeabi_d2uiz>
 80010c4:	6030      	str	r0, [r6, #0]
 80010c6:	e799      	b.n	8000ffc <sensor_event_cb+0x54>
            angToDAC[PHI_IDX] = (phiRel+(M_PI))*0.5*M_1_PI*DAC_MAX;
 80010c8:	6820      	ldr	r0, [r4, #0]
 80010ca:	f7ff fa3d 	bl	8000548 <__aeabi_f2d>
 80010ce:	a384      	add	r3, pc, #528	; (adr r3, 80012e0 <sensor_event_cb+0x338>)
 80010d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d4:	f7ff f8da 	bl	800028c <__adddf3>
 80010d8:	4b8d      	ldr	r3, [pc, #564]	; (8001310 <sensor_event_cb+0x368>)
 80010da:	2200      	movs	r2, #0
 80010dc:	f7ff fa8c 	bl	80005f8 <__aeabi_dmul>
 80010e0:	a37d      	add	r3, pc, #500	; (adr r3, 80012d8 <sensor_event_cb+0x330>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff fa87 	bl	80005f8 <__aeabi_dmul>
 80010ea:	a381      	add	r3, pc, #516	; (adr r3, 80012f0 <sensor_event_cb+0x348>)
 80010ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f0:	f7ff fa82 	bl	80005f8 <__aeabi_dmul>
 80010f4:	f7ff fd58 	bl	8000ba8 <__aeabi_d2uiz>
 80010f8:	6070      	str	r0, [r6, #4]
 80010fa:	e78a      	b.n	8001012 <sensor_event_cb+0x6a>
            q[0] = event->data.quaternion.quat[0];
 80010fc:	6901      	ldr	r1, [r0, #16]
            q[1] = event->data.quaternion.quat[1];
 80010fe:	6942      	ldr	r2, [r0, #20]
            q[2] = event->data.quaternion.quat[2];
 8001100:	6983      	ldr	r3, [r0, #24]
    uint8_t quatUpdated = 0;
 8001102:	2500      	movs	r5, #0
            a[0] = event->data.acc.vect[0];
 8001104:	4c83      	ldr	r4, [pc, #524]	; (8001314 <sensor_event_cb+0x36c>)
            aA = event->data.acc.accuracy_flag;
 8001106:	f890 0028 	ldrb.w	r0, [r0, #40]	; 0x28
            a[1] = event->data.acc.vect[1];
 800110a:	6062      	str	r2, [r4, #4]
            a[2] = event->data.acc.vect[2];
 800110c:	60a3      	str	r3, [r4, #8]
            a[0] = event->data.acc.vect[0];
 800110e:	6021      	str	r1, [r4, #0]
            g[0] = event->data.gyr.vect[0];
 8001110:	4c81      	ldr	r4, [pc, #516]	; (8001318 <sensor_event_cb+0x370>)
            g[1] = event->data.gyr.vect[1];
 8001112:	6062      	str	r2, [r4, #4]
            g[2] = event->data.gyr.vect[2];
 8001114:	60a3      	str	r3, [r4, #8]
            g[0] = event->data.gyr.vect[0];
 8001116:	6021      	str	r1, [r4, #0]
            m[0] = event->data.mag.vect[0];
 8001118:	4c80      	ldr	r4, [pc, #512]	; (800131c <sensor_event_cb+0x374>)
            m[1] = event->data.mag.vect[1];
 800111a:	6062      	str	r2, [r4, #4]
            aM = event->data.mag.accuracy_flag;
 800111c:	4a80      	ldr	r2, [pc, #512]	; (8001320 <sensor_event_cb+0x378>)
            m[2] = event->data.mag.vect[2];
 800111e:	60a3      	str	r3, [r4, #8]
            aM = event->data.mag.accuracy_flag;
 8001120:	7010      	strb	r0, [r2, #0]
            aG = event->data.gyr.accuracy_flag;
 8001122:	4b80      	ldr	r3, [pc, #512]	; (8001324 <sensor_event_cb+0x37c>)
            aA = event->data.acc.accuracy_flag;
 8001124:	4a80      	ldr	r2, [pc, #512]	; (8001328 <sensor_event_cb+0x380>)
            m[0] = event->data.mag.vect[0];
 8001126:	6021      	str	r1, [r4, #0]
            aA = event->data.acc.accuracy_flag;
 8001128:	7010      	strb	r0, [r2, #0]
            aG = event->data.gyr.accuracy_flag;
 800112a:	7018      	strb	r0, [r3, #0]
        if(quatUpdated){
 800112c:	2d00      	cmp	r5, #0
 800112e:	f43f af56 	beq.w	8000fde <sensor_event_cb+0x36>
            rx = pow(q[0],2)+pow(q[1],2)-pow(q[2],2)-pow(q[3],2);
 8001132:	4c7e      	ldr	r4, [pc, #504]	; (800132c <sensor_event_cb+0x384>)
            thetaRel = theta - thetaZero;
 8001134:	4d70      	ldr	r5, [pc, #448]	; (80012f8 <sensor_event_cb+0x350>)
            rx = pow(q[0],2)+pow(q[1],2)-pow(q[2],2)-pow(q[3],2);
 8001136:	ed94 aa00 	vldr	s20, [r4]
 800113a:	ee1a 0a10 	vmov	r0, s20
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	edd4 9a01 	vldr	s19, [r4, #4]
 8001146:	4680      	mov	r8, r0
 8001148:	ee19 0a90 	vmov	r0, s19
 800114c:	4689      	mov	r9, r1
 800114e:	f7ff f9fb 	bl	8000548 <__aeabi_f2d>
 8001152:	ed94 8a02 	vldr	s16, [r4, #8]
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	ee18 0a10 	vmov	r0, s16
 800115e:	e9cd 2300 	strd	r2, r3, [sp]
 8001162:	f7ff f9f1 	bl	8000548 <__aeabi_f2d>
 8001166:	ed94 9a03 	vldr	s18, [r4, #12]
            phiRel = phi - phiZero;
 800116a:	4c64      	ldr	r4, [pc, #400]	; (80012fc <sensor_event_cb+0x354>)
            rx = pow(q[0],2)+pow(q[1],2)-pow(q[2],2)-pow(q[3],2);
 800116c:	4682      	mov	sl, r0
 800116e:	ee19 0a10 	vmov	r0, s18
 8001172:	468b      	mov	fp, r1
 8001174:	f7ff f9e8 	bl	8000548 <__aeabi_f2d>
 8001178:	e9dd 2300 	ldrd	r2, r3, [sp]
 800117c:	ec41 0b1b 	vmov	d11, r0, r1
 8001180:	4610      	mov	r0, r2
 8001182:	4619      	mov	r1, r3
 8001184:	f7ff fa38 	bl	80005f8 <__aeabi_dmul>
 8001188:	4642      	mov	r2, r8
 800118a:	4606      	mov	r6, r0
 800118c:	460f      	mov	r7, r1
 800118e:	464b      	mov	r3, r9
 8001190:	4640      	mov	r0, r8
 8001192:	4649      	mov	r1, r9
 8001194:	f7ff fa30 	bl	80005f8 <__aeabi_dmul>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4630      	mov	r0, r6
 800119e:	4639      	mov	r1, r7
 80011a0:	f7ff f874 	bl	800028c <__adddf3>
 80011a4:	4652      	mov	r2, sl
 80011a6:	4606      	mov	r6, r0
 80011a8:	460f      	mov	r7, r1
 80011aa:	465b      	mov	r3, fp
 80011ac:	4650      	mov	r0, sl
 80011ae:	4659      	mov	r1, fp
 80011b0:	f7ff fa22 	bl	80005f8 <__aeabi_dmul>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4630      	mov	r0, r6
 80011ba:	4639      	mov	r1, r7
 80011bc:	f7ff f864 	bl	8000288 <__aeabi_dsub>
 80011c0:	ec53 2b1b 	vmov	r2, r3, d11
 80011c4:	4606      	mov	r6, r0
 80011c6:	460f      	mov	r7, r1
 80011c8:	ee1b 0a10 	vmov	r0, s22
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fa13 	bl	80005f8 <__aeabi_dmul>
            ry = 2*((q[0]*q[3])+(q[1]*q[2]));
 80011d2:	ee69 8a88 	vmul.f32	s17, s19, s16
            rx = pow(q[0],2)+pow(q[1],2)-pow(q[2],2)-pow(q[3],2);
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4630      	mov	r0, r6
 80011dc:	4639      	mov	r1, r7
            ry = 2*((q[0]*q[3])+(q[1]*q[2]));
 80011de:	eeea 8a09 	vfma.f32	s17, s20, s18
            rx = pow(q[0],2)+pow(q[1],2)-pow(q[2],2)-pow(q[3],2);
 80011e2:	f7ff f851 	bl	8000288 <__aeabi_dsub>
 80011e6:	f7ff fcff 	bl	8000be8 <__aeabi_d2f>
            theta = atan2(sqrt(pow(rx,2)+pow(ry,2)),rz);
 80011ea:	f7ff f9ad 	bl	8000548 <__aeabi_f2d>
 80011ee:	ee78 7aa8 	vadd.f32	s15, s17, s17
 80011f2:	4680      	mov	r8, r0
 80011f4:	ee17 0a90 	vmov	r0, s15
 80011f8:	4689      	mov	r9, r1
 80011fa:	f7ff f9a5 	bl	8000548 <__aeabi_f2d>
 80011fe:	4642      	mov	r2, r8
 8001200:	4682      	mov	sl, r0
 8001202:	468b      	mov	fp, r1
 8001204:	464b      	mov	r3, r9
 8001206:	4640      	mov	r0, r8
 8001208:	4649      	mov	r1, r9
 800120a:	f7ff f9f5 	bl	80005f8 <__aeabi_dmul>
 800120e:	4652      	mov	r2, sl
 8001210:	4606      	mov	r6, r0
 8001212:	460f      	mov	r7, r1
 8001214:	465b      	mov	r3, fp
 8001216:	4650      	mov	r0, sl
 8001218:	4659      	mov	r1, fp
 800121a:	f7ff f9ed 	bl	80005f8 <__aeabi_dmul>
            rz = 2*((q[1]*q[3])-(q[0]*q[2]));
 800121e:	ee28 8a4a 	vnmul.f32	s16, s16, s20
            theta = atan2(sqrt(pow(rx,2)+pow(ry,2)),rz);
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4630      	mov	r0, r6
 8001228:	4639      	mov	r1, r7
 800122a:	f7ff f82f 	bl	800028c <__adddf3>
            rz = 2*((q[1]*q[3])-(q[0]*q[2]));
 800122e:	eea9 8a89 	vfma.f32	s16, s19, s18
            theta = atan2(sqrt(pow(rx,2)+pow(ry,2)),rz);
 8001232:	4e3f      	ldr	r6, [pc, #252]	; (8001330 <sensor_event_cb+0x388>)
 8001234:	ec41 0b10 	vmov	d0, r0, r1
 8001238:	f019 f8b8 	bl	801a3ac <sqrt>
 800123c:	ee78 7a08 	vadd.f32	s15, s16, s16
 8001240:	ed8d 0b00 	vstr	d0, [sp]
 8001244:	ee17 0a90 	vmov	r0, s15
 8001248:	f7ff f97e 	bl	8000548 <__aeabi_f2d>
 800124c:	ed9d 0b00 	vldr	d0, [sp]
 8001250:	ec41 0b11 	vmov	d1, r0, r1
 8001254:	f019 f8a8 	bl	801a3a8 <atan2>
 8001258:	ec51 0b10 	vmov	r0, r1, d0
 800125c:	f7ff fcc4 	bl	8000be8 <__aeabi_d2f>
            phi = atan2(ry,rx);
 8001260:	ec49 8b11 	vmov	d1, r8, r9
 8001264:	ec4b ab10 	vmov	d0, sl, fp
            theta = atan2(sqrt(pow(rx,2)+pow(ry,2)),rz);
 8001268:	6030      	str	r0, [r6, #0]
            phi = atan2(ry,rx);
 800126a:	f019 f89d 	bl	801a3a8 <atan2>
 800126e:	ec51 0b10 	vmov	r0, r1, d0
 8001272:	f7ff fcb9 	bl	8000be8 <__aeabi_d2f>
 8001276:	4b2f      	ldr	r3, [pc, #188]	; (8001334 <sensor_event_cb+0x38c>)
            thetaRel = theta - thetaZero;
 8001278:	4a2f      	ldr	r2, [pc, #188]	; (8001338 <sensor_event_cb+0x390>)
            phi = atan2(ry,rx);
 800127a:	6018      	str	r0, [r3, #0]
            thetaRel = theta - thetaZero;
 800127c:	edd6 7a00 	vldr	s15, [r6]
 8001280:	ed92 7a00 	vldr	s14, [r2]
            phiRel = phi - phiZero;
 8001284:	4a2d      	ldr	r2, [pc, #180]	; (800133c <sensor_event_cb+0x394>)
            thetaRel = theta - thetaZero;
 8001286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800128a:	edc5 7a00 	vstr	s15, [r5]
            phiRel = phi - phiZero;
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ed92 7a00 	vldr	s14, [r2]
 8001296:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800129a:	edc4 7a00 	vstr	s15, [r4]
            quatUpdated = 0;
 800129e:	e6a0      	b.n	8000fe2 <sensor_event_cb+0x3a>
            m[0] = event->data.mag.vect[0];
 80012a0:	4b1e      	ldr	r3, [pc, #120]	; (800131c <sensor_event_cb+0x374>)
            q[1] = event->data.quaternion.quat[1];
 80012a2:	6942      	ldr	r2, [r0, #20]
            m[1] = event->data.mag.vect[1];
 80012a4:	605a      	str	r2, [r3, #4]
            aM = event->data.mag.accuracy_flag;
 80012a6:	4a1e      	ldr	r2, [pc, #120]	; (8001320 <sensor_event_cb+0x378>)
            q[2] = event->data.quaternion.quat[2];
 80012a8:	6984      	ldr	r4, [r0, #24]
            m[0] = event->data.mag.vect[0];
 80012aa:	6905      	ldr	r5, [r0, #16]
            aA = event->data.acc.accuracy_flag;
 80012ac:	f890 1028 	ldrb.w	r1, [r0, #40]	; 0x28
            m[0] = event->data.mag.vect[0];
 80012b0:	601d      	str	r5, [r3, #0]
            m[2] = event->data.mag.vect[2];
 80012b2:	609c      	str	r4, [r3, #8]
            aM = event->data.mag.accuracy_flag;
 80012b4:	4d10      	ldr	r5, [pc, #64]	; (80012f8 <sensor_event_cb+0x350>)
 80012b6:	4c11      	ldr	r4, [pc, #68]	; (80012fc <sensor_event_cb+0x354>)
 80012b8:	7011      	strb	r1, [r2, #0]
        if(quatUpdated){
 80012ba:	e692      	b.n	8000fe2 <sensor_event_cb+0x3a>
 80012bc:	f3af 8000 	nop.w
 80012c0:	54442d18 	.word	0x54442d18
 80012c4:	bff921fb 	.word	0xbff921fb
 80012c8:	54442d18 	.word	0x54442d18
 80012cc:	c00921fb 	.word	0xc00921fb
 80012d0:	6dc9c883 	.word	0x6dc9c883
 80012d4:	3fe45f30 	.word	0x3fe45f30
 80012d8:	6dc9c883 	.word	0x6dc9c883
 80012dc:	3fd45f30 	.word	0x3fd45f30
 80012e0:	54442d18 	.word	0x54442d18
 80012e4:	400921fb 	.word	0x400921fb
 80012e8:	54442d18 	.word	0x54442d18
 80012ec:	3ff921fb 	.word	0x3ff921fb
 80012f0:	00000000 	.word	0x00000000
 80012f4:	40ace800 	.word	0x40ace800
 80012f8:	2000d098 	.word	0x2000d098
 80012fc:	2000d078 	.word	0x2000d078
 8001300:	20000f78 	.word	0x20000f78
 8001304:	20000f80 	.word	0x20000f80
 8001308:	40568000 	.word	0x40568000
 800130c:	43340000 	.word	0x43340000
 8001310:	3fe00000 	.word	0x3fe00000
 8001314:	20000f5c 	.word	0x20000f5c
 8001318:	200011f4 	.word	0x200011f4
 800131c:	2000cf78 	.word	0x2000cf78
 8001320:	20000f6e 	.word	0x20000f6e
 8001324:	20000f6d 	.word	0x20000f6d
 8001328:	20000f6c 	.word	0x20000f6c
 800132c:	2000d080 	.word	0x2000d080
 8001330:	2000d094 	.word	0x2000d094
 8001334:	2000d074 	.word	0x2000d074
 8001338:	2000d09c 	.word	0x2000d09c
 800133c:	2000d07c 	.word	0x2000d07c
            g[0] = event->data.gyr.vect[0];
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <sensor_event_cb+0x3e8>)
            q[0] = event->data.quaternion.quat[0];
 8001342:	6905      	ldr	r5, [r0, #16]
            q[1] = event->data.quaternion.quat[1];
 8001344:	6944      	ldr	r4, [r0, #20]
            q[2] = event->data.quaternion.quat[2];
 8001346:	6981      	ldr	r1, [r0, #24]
            g[0] = event->data.gyr.vect[0];
 8001348:	601d      	str	r5, [r3, #0]
            g[1] = event->data.gyr.vect[1];
 800134a:	605c      	str	r4, [r3, #4]
            g[2] = event->data.gyr.vect[2];
 800134c:	6099      	str	r1, [r3, #8]
            aG = event->data.gyr.accuracy_flag;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <sensor_event_cb+0x3ec>)
            aA = event->data.acc.accuracy_flag;
 8001350:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
            aG = event->data.gyr.accuracy_flag;
 8001354:	701a      	strb	r2, [r3, #0]
            aM = event->data.mag.accuracy_flag;
 8001356:	4810      	ldr	r0, [pc, #64]	; (8001398 <sensor_event_cb+0x3f0>)
            m[0] = event->data.mag.vect[0];
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <sensor_event_cb+0x3f4>)
            aM = event->data.mag.accuracy_flag;
 800135a:	7002      	strb	r2, [r0, #0]
            m[0] = event->data.mag.vect[0];
 800135c:	601d      	str	r5, [r3, #0]
            m[1] = event->data.mag.vect[1];
 800135e:	605c      	str	r4, [r3, #4]
            m[2] = event->data.mag.vect[2];
 8001360:	4d0f      	ldr	r5, [pc, #60]	; (80013a0 <sensor_event_cb+0x3f8>)
 8001362:	4c10      	ldr	r4, [pc, #64]	; (80013a4 <sensor_event_cb+0x3fc>)
 8001364:	6099      	str	r1, [r3, #8]
        if(quatUpdated){
 8001366:	e63c      	b.n	8000fe2 <sensor_event_cb+0x3a>
            aQ = event->data.quaternion.accuracy;
 8001368:	edd0 7a08 	vldr	s15, [r0, #32]
            q[0] = event->data.quaternion.quat[0];
 800136c:	4c0e      	ldr	r4, [pc, #56]	; (80013a8 <sensor_event_cb+0x400>)
            q[3] = event->data.quaternion.quat[3];
 800136e:	69c5      	ldr	r5, [r0, #28]
            q[0] = event->data.quaternion.quat[0];
 8001370:	6901      	ldr	r1, [r0, #16]
            q[1] = event->data.quaternion.quat[1];
 8001372:	6942      	ldr	r2, [r0, #20]
            q[2] = event->data.quaternion.quat[2];
 8001374:	6983      	ldr	r3, [r0, #24]
            q[3] = event->data.quaternion.quat[3];
 8001376:	60e5      	str	r5, [r4, #12]
            aQ = event->data.quaternion.accuracy;
 8001378:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800137c:	4d0b      	ldr	r5, [pc, #44]	; (80013ac <sensor_event_cb+0x404>)
            q[0] = event->data.quaternion.quat[0];
 800137e:	6021      	str	r1, [r4, #0]
            q[1] = event->data.quaternion.quat[1];
 8001380:	6062      	str	r2, [r4, #4]
            q[2] = event->data.quaternion.quat[2];
 8001382:	60a3      	str	r3, [r4, #8]
            aQ = event->data.quaternion.accuracy;
 8001384:	ee17 4a90 	vmov	r4, s15
 8001388:	702c      	strb	r4, [r5, #0]
            quatUpdated = 1;
 800138a:	2501      	movs	r5, #1
 800138c:	e6ba      	b.n	8001104 <sensor_event_cb+0x15c>
 800138e:	bf00      	nop
 8001390:	200011f4 	.word	0x200011f4
 8001394:	20000f6d 	.word	0x20000f6d
 8001398:	20000f6e 	.word	0x20000f6e
 800139c:	2000cf78 	.word	0x2000cf78
 80013a0:	2000d098 	.word	0x2000d098
 80013a4:	2000d078 	.word	0x2000d078
 80013a8:	2000d080 	.word	0x2000d080
 80013ac:	20000f6f 	.word	0x20000f6f

080013b0 <check_rc.part.0>:
void check_rc(int rc){
 80013b0:	b508      	push	{r3, lr}
        INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d\r\n", rc);
 80013b2:	4903      	ldr	r1, [pc, #12]	; (80013c0 <check_rc.part.0+0x10>)
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295
 80013b8:	2003      	movs	r0, #3
 80013ba:	f011 f949 	bl	8012650 <inv_msg>
        while(1);
 80013be:	e7fe      	b.n	80013be <check_rc.part.0+0xe>
 80013c0:	0801b5b4 	.word	0x0801b5b4

080013c4 <inv_device_set_sensor_period_us.constprop.0>:
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
		int sensor, uint32_t period)
{
	assert(dev && dev->vt);
 80013c4:	4a0a      	ldr	r2, [pc, #40]	; (80013f0 <inv_device_set_sensor_period_us.constprop.0+0x2c>)
 80013c6:	6853      	ldr	r3, [r2, #4]
 80013c8:	b14b      	cbz	r3, 80013de <inv_device_set_sensor_period_us.constprop.0+0x1a>

	if(dev->vt->set_sensor_period_us)
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	b123      	cbz	r3, 80013d8 <inv_device_set_sensor_period_us.constprop.0+0x14>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 80013ce:	4601      	mov	r1, r0
 80013d0:	6810      	ldr	r0, [r2, #0]
 80013d2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80013d6:	4718      	bx	r3

	return INV_ERROR_NIMPL;
}
 80013d8:	f06f 0001 	mvn.w	r0, #1
 80013dc:	4770      	bx	lr
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
 80013de:	b510      	push	{r4, lr}
	assert(dev && dev->vt);
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <inv_device_set_sensor_period_us.constprop.0+0x30>)
 80013e2:	4a05      	ldr	r2, [pc, #20]	; (80013f8 <inv_device_set_sensor_period_us.constprop.0+0x34>)
 80013e4:	4805      	ldr	r0, [pc, #20]	; (80013fc <inv_device_set_sensor_period_us.constprop.0+0x38>)
 80013e6:	f240 117f 	movw	r1, #383	; 0x17f
 80013ea:	f012 fdf1 	bl	8013fd0 <__assert_func>
 80013ee:	bf00      	nop
 80013f0:	2000c990 	.word	0x2000c990
 80013f4:	0801b5c0 	.word	0x0801b5c0
 80013f8:	0801b7fc 	.word	0x0801b7fc
 80013fc:	0801b5d0 	.word	0x0801b5d0

08001400 <inv_device_start_sensor.constprop.0>:
	assert(dev && dev->vt);
 8001400:	4a09      	ldr	r2, [pc, #36]	; (8001428 <inv_device_start_sensor.constprop.0+0x28>)
 8001402:	6853      	ldr	r3, [r2, #4]
 8001404:	b143      	cbz	r3, 8001418 <inv_device_start_sensor.constprop.0+0x18>
	if(dev->vt->enable_sensor)
 8001406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001408:	b11b      	cbz	r3, 8001412 <inv_device_start_sensor.constprop.0+0x12>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 800140a:	4601      	mov	r1, r0
 800140c:	6810      	ldr	r0, [r2, #0]
 800140e:	2201      	movs	r2, #1
 8001410:	4718      	bx	r3
}
 8001412:	f06f 0001 	mvn.w	r0, #1
 8001416:	4770      	bx	lr
static inline int inv_device_start_sensor(const inv_device_t * dev, int sensor)
 8001418:	b510      	push	{r4, lr}
	assert(dev && dev->vt);
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <inv_device_start_sensor.constprop.0+0x2c>)
 800141c:	4a04      	ldr	r2, [pc, #16]	; (8001430 <inv_device_start_sensor.constprop.0+0x30>)
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <inv_device_start_sensor.constprop.0+0x34>)
 8001420:	f240 1151 	movw	r1, #337	; 0x151
 8001424:	f012 fdd4 	bl	8013fd0 <__assert_func>
 8001428:	2000c990 	.word	0x2000c990
 800142c:	0801b5c0 	.word	0x0801b5c0
 8001430:	0801b7e4 	.word	0x0801b7e4
 8001434:	0801b5d0 	.word	0x0801b5d0

08001438 <SystemClock_Config>:
{
 8001438:	b500      	push	{lr}
 800143a:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143c:	2244      	movs	r2, #68	; 0x44
 800143e:	2100      	movs	r1, #0
 8001440:	a806      	add	r0, sp, #24
 8001442:	f013 f9e1 	bl	8014808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001446:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001448:	f44f 7000 	mov.w	r0, #512	; 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144c:	e9cd 3300 	strd	r3, r3, [sp]
 8001450:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001454:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001456:	f003 fb71 	bl	8004b3c <HAL_PWREx_ControlVoltageScaling>
 800145a:	b108      	cbz	r0, 8001460 <SystemClock_Config+0x28>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800145e:	e7fe      	b.n	800145e <SystemClock_Config+0x26>
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001460:	ed9f 7b17 	vldr	d7, [pc, #92]	; 80014c0 <SystemClock_Config+0x88>
 8001464:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8001468:	ed9f 7b17 	vldr	d7, [pc, #92]	; 80014c8 <SystemClock_Config+0x90>
 800146c:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8001470:	ed9f 7b17 	vldr	d7, [pc, #92]	; 80014d0 <SystemClock_Config+0x98>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001474:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001476:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147a:	2210      	movs	r2, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800147e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001480:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001482:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001486:	9109      	str	r1, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001488:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148a:	f003 fc39 	bl	8004d00 <HAL_RCC_OscConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	b108      	cbz	r0, 8001496 <SystemClock_Config+0x5e>
 8001492:	b672      	cpsid	i
    while (1)
 8001494:	e7fe      	b.n	8001494 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001496:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80014d8 <SystemClock_Config+0xa0>
 800149a:	ed8d 7b00 	vstr	d7, [sp]
 800149e:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80014e0 <SystemClock_Config+0xa8>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014a2:	2104      	movs	r1, #4
 80014a4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a6:	ed8d 7b02 	vstr	d7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014aa:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014ac:	f003 ff3a 	bl	8005324 <HAL_RCC_ClockConfig>
 80014b0:	b108      	cbz	r0, 80014b6 <SystemClock_Config+0x7e>
 80014b2:	b672      	cpsid	i
    while (1)
 80014b4:	e7fe      	b.n	80014b4 <SystemClock_Config+0x7c>
}
 80014b6:	b019      	add	sp, #100	; 0x64
 80014b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80014bc:	f3af 8000 	nop.w
 80014c0:	00000002 	.word	0x00000002
 80014c4:	00000002 	.word	0x00000002
 80014c8:	00000001 	.word	0x00000001
 80014cc:	0000000a 	.word	0x0000000a
 80014d0:	00000007 	.word	0x00000007
 80014d4:	00000002 	.word	0x00000002
 80014d8:	0000000f 	.word	0x0000000f
 80014dc:	00000003 	.word	0x00000003
	...

080014e8 <main>:
{
 80014e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ec:	ed2d 8b02 	vpush	{d8}
 80014f0:	f5ad 7d39 	sub.w	sp, sp, #740	; 0x2e4
    uint16_t touchX = 0;
 80014f4:	2400      	movs	r4, #0
 80014f6:	f8ad 4088 	strh.w	r4, [sp, #136]	; 0x88
    uint16_t touchY = 0;
 80014fa:	f8ad 408a 	strh.w	r4, [sp, #138]	; 0x8a
    uint16_t dispX = 0;
 80014fe:	f8ad 408c 	strh.w	r4, [sp, #140]	; 0x8c
    uint16_t dispY = 0;
 8001502:	f8ad 408e 	strh.w	r4, [sp, #142]	; 0x8e
  HAL_Init();
 8001506:	f001 f8d1 	bl	80026ac <HAL_Init>
  SystemClock_Config();
 800150a:	f7ff ff95 	bl	8001438 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	e9cd 442c 	strd	r4, r4, [sp, #176]	; 0xb0
 8001512:	e9cd 442e 	strd	r4, r4, [sp, #184]	; 0xb8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	4db8      	ldr	r5, [pc, #736]	; (80017f8 <main+0x310>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	9430      	str	r4, [sp, #192]	; 0xc0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  huart2.Init.BaudRate = 115200;
 800151c:	f8df 9308 	ldr.w	r9, [pc, #776]	; 8001828 <main+0x340>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001526:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	9325      	str	r3, [sp, #148]	; 0x94
 800152e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001530:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001538:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	9326      	str	r3, [sp, #152]	; 0x98
 8001540:	9b26      	ldr	r3, [sp, #152]	; 0x98
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	64eb      	str	r3, [r5, #76]	; 0x4c
 800154a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	9327      	str	r3, [sp, #156]	; 0x9c
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|SD_CS_Pin|MUX_SEL_Pin, GPIO_PIN_RESET);
 8001552:	f240 1181 	movw	r1, #385	; 0x181
 8001556:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|SD_CS_Pin|MUX_SEL_Pin, GPIO_PIN_RESET);
 800155e:	f002 fa95 	bl	8003a8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, TOUCH_CS_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001562:	48a6      	ldr	r0, [pc, #664]	; (80017fc <main+0x314>)
 8001564:	4622      	mov	r2, r4
 8001566:	2143      	movs	r1, #67	; 0x43
 8001568:	f002 fa90 	bl	8003a8c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = ICM_INT_Pin;
 800156c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001570:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(ICM_INT_GPIO_Port, &GPIO_InitStruct);
 8001574:	48a2      	ldr	r0, [pc, #648]	; (8001800 <main+0x318>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	942e      	str	r4, [sp, #184]	; 0xb8
  HAL_GPIO_Init(ICM_INT_GPIO_Port, &GPIO_InitStruct);
 8001578:	a92c      	add	r1, sp, #176	; 0xb0
  GPIO_InitStruct.Pin = ICM_INT_Pin;
 800157a:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  HAL_GPIO_Init(ICM_INT_GPIO_Port, &GPIO_InitStruct);
 800157e:	f002 f9a9 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIST_INT_Pin;
 8001582:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001586:	2300      	movs	r3, #0
  HAL_GPIO_Init(DIST_INT_GPIO_Port, &GPIO_InitStruct);
 8001588:	489d      	ldr	r0, [pc, #628]	; (8001800 <main+0x318>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	942e      	str	r4, [sp, #184]	; 0xb8
  HAL_GPIO_Init(DIST_INT_GPIO_Port, &GPIO_InitStruct);
 800158c:	a92c      	add	r1, sp, #176	; 0xb0
  GPIO_InitStruct.Pin = DIST_INT_Pin;
 800158e:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  GPIO_InitStruct.Pin = LCD_RST_Pin|SD_CS_Pin;
 8001592:	2601      	movs	r6, #1
  HAL_GPIO_Init(DIST_INT_GPIO_Port, &GPIO_InitStruct);
 8001594:	f002 f99e 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_RST_Pin|SD_CS_Pin;
 8001598:	2703      	movs	r7, #3
 800159a:	2281      	movs	r2, #129	; 0x81
 800159c:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	a92c      	add	r1, sp, #176	; 0xb0
 80015a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LCD_RST_Pin|SD_CS_Pin;
 80015a4:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
 80015a8:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	f002 f992 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TOUCH_CS_Pin|LCD_CS_Pin;
 80015b0:	2241      	movs	r2, #65	; 0x41
 80015b2:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b4:	4891      	ldr	r0, [pc, #580]	; (80017fc <main+0x314>)
 80015b6:	a92c      	add	r1, sp, #176	; 0xb0
  GPIO_InitStruct.Pin = TOUCH_CS_Pin|LCD_CS_Pin;
 80015b8:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
 80015bc:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c0:	f002 f988 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80015c4:	2202      	movs	r2, #2
 80015c6:	2301      	movs	r3, #1
 80015c8:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80015cc:	488b      	ldr	r0, [pc, #556]	; (80017fc <main+0x314>)
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80015ce:	2200      	movs	r2, #0
 80015d0:	2303      	movs	r3, #3
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80015d2:	a92c      	add	r1, sp, #176	; 0xb0
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80015d4:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
  GPIO_InitStruct.Pin = MUX_SEL_Pin;
 80015d8:	2600      	movs	r6, #0
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80015da:	f002 f97b 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MUX_SEL_Pin;
 80015de:	2700      	movs	r7, #0
 80015e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015e4:	2301      	movs	r3, #1
  HAL_GPIO_Init(MUX_SEL_GPIO_Port, &GPIO_InitStruct);
 80015e6:	a92c      	add	r1, sp, #176	; 0xb0
 80015e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = MUX_SEL_Pin;
 80015ec:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 80015f0:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
  HAL_GPIO_Init(MUX_SEL_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f002 f96e 	bl	80038d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 80015f8:	2300      	movs	r3, #0
 80015fa:	2280      	movs	r2, #128	; 0x80
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 80015fc:	487f      	ldr	r0, [pc, #508]	; (80017fc <main+0x314>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	942e      	str	r4, [sp, #184]	; 0xb8
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001600:	a92c      	add	r1, sp, #176	; 0xb0
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8001602:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001606:	f002 f965 	bl	80038d4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800160a:	4622      	mov	r2, r4
 800160c:	4621      	mov	r1, r4
 800160e:	2028      	movs	r0, #40	; 0x28
 8001610:	f001 febe 	bl	8003390 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001614:	2028      	movs	r0, #40	; 0x28
 8001616:	f001 fef9 	bl	800340c <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 800161a:	487a      	ldr	r0, [pc, #488]	; (8001804 <main+0x31c>)
  huart2.Init.BaudRate = 115200;
 800161c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001620:	e9c0 9300 	strd	r9, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001624:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001626:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800162a:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800162e:	e9c0 4408 	strd	r4, r4, [r0, #32]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001632:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001634:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001636:	f005 fc3b 	bl	8006eb0 <HAL_UART_Init>
 800163a:	b108      	cbz	r0, 8001640 <main+0x158>
 800163c:	b672      	cpsid	i
    while (1)
 800163e:	e7fe      	b.n	800163e <main+0x156>
  hadc1.Instance = ADC1;
 8001640:	4c71      	ldr	r4, [pc, #452]	; (8001808 <main+0x320>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001642:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 800182c <main+0x344>
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001646:	6120      	str	r0, [r4, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001648:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800164c:	e9c4 8300 	strd	r8, r3, [r4]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001650:	2308      	movs	r3, #8
  ADC_ChannelConfTypeDef sConfig = {0};
 8001652:	e9cd 002c 	strd	r0, r0, [sp, #176]	; 0xb0
 8001656:	e9cd 002e 	strd	r0, r0, [sp, #184]	; 0xb8
 800165a:	e9cd 0030 	strd	r0, r0, [sp, #192]	; 0xc0
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800165e:	e9c4 0002 	strd	r0, r0, [r4, #8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001662:	8320      	strh	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001664:	f884 0020 	strb.w	r0, [r4, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001668:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  hadc1.Init.OversamplingMode = DISABLE;
 800166c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001670:	6163      	str	r3, [r4, #20]
  hadc1.Init.NbrOfConversion = 1;
 8001672:	f04f 0801 	mov.w	r8, #1
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001676:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800167a:	e9c4 670a 	strd	r6, r7, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800167e:	4620      	mov	r0, r4
  hadc1.Init.NbrOfConversion = 1;
 8001680:	f8c4 801c 	str.w	r8, [r4, #28]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001684:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001686:	f001 f845 	bl	8002714 <HAL_ADC_Init>
 800168a:	b108      	cbz	r0, 8001690 <main+0x1a8>
 800168c:	b672      	cpsid	i
    while (1)
 800168e:	e7fe      	b.n	800168e <main+0x1a6>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001690:	4a5e      	ldr	r2, [pc, #376]	; (800180c <main+0x324>)
 8001692:	2306      	movs	r3, #6
 8001694:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 8001698:	2207      	movs	r2, #7
 800169a:	237f      	movs	r3, #127	; 0x7f
 800169c:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a0:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80016a2:	2204      	movs	r2, #4
 80016a4:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a6:	a92c      	add	r1, sp, #176	; 0xb0
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80016a8:	e9cd 2330 	strd	r2, r3, [sp, #192]	; 0xc0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ac:	f001 fa60 	bl	8002b70 <HAL_ADC_ConfigChannel>
 80016b0:	b108      	cbz	r0, 80016b6 <main+0x1ce>
 80016b2:	b672      	cpsid	i
    while (1)
 80016b4:	e7fe      	b.n	80016b4 <main+0x1cc>
  hi2c1.Instance = I2C1;
 80016b6:	4c56      	ldr	r4, [pc, #344]	; (8001810 <main+0x328>)
  hi2c1.Init.Timing = 0x00702991;
 80016b8:	f8df e174 	ldr.w	lr, [pc, #372]	; 8001830 <main+0x348>
 80016bc:	4b55      	ldr	r3, [pc, #340]	; (8001814 <main+0x32c>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016be:	6220      	str	r0, [r4, #32]
  hi2c1.Init.OwnAddress1 = 0;
 80016c0:	e9c4 0802 	strd	r0, r8, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 80016c4:	e9c4 0004 	strd	r0, r0, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c8:	e9c4 0006 	strd	r0, r0, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016cc:	4620      	mov	r0, r4
  hi2c1.Init.Timing = 0x00702991;
 80016ce:	e9c4 e300 	strd	lr, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016d2:	f002 fcab 	bl	800402c <HAL_I2C_Init>
 80016d6:	4601      	mov	r1, r0
 80016d8:	b108      	cbz	r0, 80016de <main+0x1f6>
 80016da:	b672      	cpsid	i
    while (1)
 80016dc:	e7fe      	b.n	80016dc <main+0x1f4>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016de:	4620      	mov	r0, r4
 80016e0:	f003 f9ce 	bl	8004a80 <HAL_I2CEx_ConfigAnalogFilter>
 80016e4:	4601      	mov	r1, r0
 80016e6:	b108      	cbz	r0, 80016ec <main+0x204>
 80016e8:	b672      	cpsid	i
    while (1)
 80016ea:	e7fe      	b.n	80016ea <main+0x202>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ec:	4620      	mov	r0, r4
 80016ee:	f003 f9f1 	bl	8004ad4 <HAL_I2CEx_ConfigDigitalFilter>
 80016f2:	4604      	mov	r4, r0
 80016f4:	b108      	cbz	r0, 80016fa <main+0x212>
 80016f6:	b672      	cpsid	i
    while (1)
 80016f8:	e7fe      	b.n	80016f8 <main+0x210>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016fa:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	64ab      	str	r3, [r5, #72]	; 0x48
 8001702:	6cab      	ldr	r3, [r5, #72]	; 0x48
  htim6.Instance = TIM6;
 8001704:	4d44      	ldr	r5, [pc, #272]	; (8001818 <main+0x330>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001706:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800170a:	4602      	mov	r2, r0
 800170c:	4601      	mov	r1, r0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170e:	9324      	str	r3, [sp, #144]	; 0x90
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001710:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001712:	9b24      	ldr	r3, [sp, #144]	; 0x90
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001714:	f001 fe3c 	bl	8003390 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001718:	200b      	movs	r0, #11
 800171a:	f001 fe77 	bl	800340c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800171e:	4622      	mov	r2, r4
 8001720:	4621      	mov	r1, r4
 8001722:	200d      	movs	r0, #13
 8001724:	f001 fe34 	bl	8003390 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001728:	200d      	movs	r0, #13
 800172a:	f001 fe6f 	bl	800340c <HAL_NVIC_EnableIRQ>
  htim6.Init.Prescaler = 79;
 800172e:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001834 <main+0x34c>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001732:	942e      	str	r4, [sp, #184]	; 0xb8
  htim6.Init.Prescaler = 79;
 8001734:	234f      	movs	r3, #79	; 0x4f
 8001736:	e9c5 c300 	strd	ip, r3, [r5]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800173a:	4628      	mov	r0, r5
  htim6.Init.Period = 65535;
 800173c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001740:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001742:	e9cd 442c 	strd	r4, r4, [sp, #176]	; 0xb0
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001746:	60ac      	str	r4, [r5, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001748:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800174a:	f004 fdb1 	bl	80062b0 <HAL_TIM_Base_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	b108      	cbz	r0, 8001756 <main+0x26e>
 8001752:	b672      	cpsid	i
    while (1)
 8001754:	e7fe      	b.n	8001754 <main+0x26c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001756:	a92c      	add	r1, sp, #176	; 0xb0
 8001758:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175a:	932c      	str	r3, [sp, #176]	; 0xb0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175c:	932e      	str	r3, [sp, #184]	; 0xb8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800175e:	f004 fff9 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 8001762:	4601      	mov	r1, r0
 8001764:	b108      	cbz	r0, 800176a <main+0x282>
 8001766:	b672      	cpsid	i
    while (1)
 8001768:	e7fe      	b.n	8001768 <main+0x280>
  hdac1.Instance = DAC1;
 800176a:	4c2c      	ldr	r4, [pc, #176]	; (800181c <main+0x334>)
  DAC_ChannelConfTypeDef sConfig = {0};
 800176c:	2224      	movs	r2, #36	; 0x24
 800176e:	a82c      	add	r0, sp, #176	; 0xb0
 8001770:	f013 f84a 	bl	8014808 <memset>
  hdac1.Instance = DAC1;
 8001774:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <main+0x338>)
 8001776:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001778:	4620      	mov	r0, r4
 800177a:	f001 fe6f 	bl	800345c <HAL_DAC_Init>
 800177e:	4602      	mov	r2, r0
 8001780:	b108      	cbz	r0, 8001786 <main+0x29e>
 8001782:	b672      	cpsid	i
    while (1)
 8001784:	e7fe      	b.n	8001784 <main+0x29c>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001786:	4620      	mov	r0, r4
 8001788:	a92c      	add	r1, sp, #176	; 0xb0
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800178a:	e9cd 672c 	strd	r6, r7, [sp, #176]	; 0xb0
 800178e:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001792:	9230      	str	r2, [sp, #192]	; 0xc0
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001794:	f001 febe 	bl	8003514 <HAL_DAC_ConfigChannel>
 8001798:	b108      	cbz	r0, 800179e <main+0x2b6>
 800179a:	b672      	cpsid	i
    while (1)
 800179c:	e7fe      	b.n	800179c <main+0x2b4>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800179e:	481f      	ldr	r0, [pc, #124]	; (800181c <main+0x334>)
 80017a0:	2210      	movs	r2, #16
 80017a2:	a92c      	add	r1, sp, #176	; 0xb0
 80017a4:	f001 feb6 	bl	8003514 <HAL_DAC_ConfigChannel>
 80017a8:	b108      	cbz	r0, 80017ae <main+0x2c6>
 80017aa:	b672      	cpsid	i
    while (1)
 80017ac:	e7fe      	b.n	80017ac <main+0x2c4>
  htim2.Instance = TIM2;
 80017ae:	4c1d      	ldr	r4, [pc, #116]	; (8001824 <main+0x33c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	902b      	str	r0, [sp, #172]	; 0xac
  htim2.Init.Prescaler = 79;
 80017b2:	234f      	movs	r3, #79	; 0x4f
 80017b4:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b8:	e9cd 002c 	strd	r0, r0, [sp, #176]	; 0xb0
 80017bc:	e9cd 002e 	strd	r0, r0, [sp, #184]	; 0xb8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	e9cd 0029 	strd	r0, r0, [sp, #164]	; 0xa4
  htim2.Init.Prescaler = 79;
 80017c4:	e9c4 6300 	strd	r6, r3, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c8:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ca:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017cc:	61a0      	str	r0, [r4, #24]
  htim2.Init.Period = 999;
 80017ce:	f240 33e7 	movw	r3, #999	; 0x3e7
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017d2:	4620      	mov	r0, r4
  htim2.Init.Period = 999;
 80017d4:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017d6:	f004 fd6b 	bl	80062b0 <HAL_TIM_Base_Init>
 80017da:	b108      	cbz	r0, 80017e0 <main+0x2f8>
 80017dc:	b672      	cpsid	i
    while (1)
 80017de:	e7fe      	b.n	80017de <main+0x2f6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017e4:	a92c      	add	r1, sp, #176	; 0xb0
 80017e6:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e8:	932c      	str	r3, [sp, #176]	; 0xb0
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017ea:	f004 fe43 	bl	8006474 <HAL_TIM_ConfigClockSource>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b310      	cbz	r0, 8001838 <main+0x350>
 80017f2:	b672      	cpsid	i
    while (1)
 80017f4:	e7fe      	b.n	80017f4 <main+0x30c>
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000
 80017fc:	48000400 	.word	0x48000400
 8001800:	48000800 	.word	0x48000800
 8001804:	200014a8 	.word	0x200014a8
 8001808:	20001208 	.word	0x20001208
 800180c:	80000001 	.word	0x80000001
 8001810:	20001310 	.word	0x20001310
 8001814:	00702991 	.word	0x00702991
 8001818:	2000145c 	.word	0x2000145c
 800181c:	2000126c 	.word	0x2000126c
 8001820:	40007400 	.word	0x40007400
 8001824:	20001410 	.word	0x20001410
 8001828:	40004400 	.word	0x40004400
 800182c:	50040000 	.word	0x50040000
 8001830:	40005400 	.word	0x40005400
 8001834:	40001000 	.word	0x40001000
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001838:	4620      	mov	r0, r4
 800183a:	a929      	add	r1, sp, #164	; 0xa4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183c:	9329      	str	r3, [sp, #164]	; 0xa4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183e:	932b      	str	r3, [sp, #172]	; 0xac
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001840:	f004 ff88 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	b108      	cbz	r0, 800184c <main+0x364>
 8001848:	b672      	cpsid	i
    while (1)
 800184a:	e7fe      	b.n	800184a <main+0x362>
  hspi1.Instance = SPI1;
 800184c:	4819      	ldr	r0, [pc, #100]	; (80018b4 <main+0x3cc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800184e:	491a      	ldr	r1, [pc, #104]	; (80018b8 <main+0x3d0>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001850:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001852:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001856:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800185a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800185c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800185e:	2308      	movs	r3, #8
 8001860:	61c3      	str	r3, [r0, #28]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001862:	6343      	str	r3, [r0, #52]	; 0x34
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001864:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001868:	e9c0 1300 	strd	r1, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800186c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001870:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001872:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001876:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8001878:	2307      	movs	r3, #7
 800187a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800187c:	f004 f906 	bl	8005a8c <HAL_SPI_Init>
 8001880:	4604      	mov	r4, r0
 8001882:	b108      	cbz	r0, 8001888 <main+0x3a0>
 8001884:	b672      	cpsid	i
    while (1)
 8001886:	e7fe      	b.n	8001886 <main+0x39e>
  MX_FATFS_Init();
 8001888:	f005 fb7a 	bl	8006f80 <MX_FATFS_Init>
  htim16.Instance = TIM16;
 800188c:	480b      	ldr	r0, [pc, #44]	; (80018bc <main+0x3d4>)
  htim16.Init.Prescaler = 40000-1;
 800188e:	4a0c      	ldr	r2, [pc, #48]	; (80018c0 <main+0x3d8>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001890:	6084      	str	r4, [r0, #8]
  htim16.Init.Prescaler = 40000-1;
 8001892:	f649 433f 	movw	r3, #39999	; 0x9c3f
 8001896:	e9c0 2300 	strd	r2, r3, [r0]
  htim16.Init.Period = 2000-1;
 800189a:	f240 73cf 	movw	r3, #1999	; 0x7cf
  htim16.Init.RepetitionCounter = 0;
 800189e:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a2:	6184      	str	r4, [r0, #24]
  htim16.Init.Period = 2000-1;
 80018a4:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80018a6:	f004 fd03 	bl	80062b0 <HAL_TIM_Base_Init>
 80018aa:	4604      	mov	r4, r0
 80018ac:	b150      	cbz	r0, 80018c4 <main+0x3dc>
 80018ae:	b672      	cpsid	i
    while (1)
 80018b0:	e7fe      	b.n	80018b0 <main+0x3c8>
 80018b2:	bf00      	nop
 80018b4:	20001360 	.word	0x20001360
 80018b8:	40013000 	.word	0x40013000
 80018bc:	200013c4 	.word	0x200013c4
 80018c0:	40014400 	.word	0x40014400
    memset(distArray, 0, DIST_SAMPLES*sizeof(uint16_t));
 80018c4:	4dbd      	ldr	r5, [pc, #756]	; (8001bbc <main+0x6d4>)
    RetargetInit(&huart2);
 80018c6:	48be      	ldr	r0, [pc, #760]	; (8001bc0 <main+0x6d8>)
 80018c8:	f000 fbbe 	bl	8002048 <RetargetInit>
    memset(distArray, 0, DIST_SAMPLES*sizeof(uint16_t));
 80018cc:	e9c5 4400 	strd	r4, r4, [r5]
 80018d0:	e9c5 4402 	strd	r4, r4, [r5, #8]
 80018d4:	612c      	str	r4, [r5, #16]
    ILI9341_Unselect();
 80018d6:	f010 ff43 	bl	8012760 <ILI9341_Unselect>
    ILI9341_TouchUnselect();
 80018da:	f011 fccd 	bl	8013278 <ILI9341_TouchUnselect>
    ILI9341_Init();
 80018de:	f010 ff47 	bl	8012770 <ILI9341_Init>
    HAL_Delay(1000);
 80018e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018e6:	f000 ff03 	bl	80026f0 <HAL_Delay>
    fres = f_mount(&FatFs, "", 1);
 80018ea:	49b6      	ldr	r1, [pc, #728]	; (8001bc4 <main+0x6dc>)
 80018ec:	a82c      	add	r0, sp, #176	; 0xb0
 80018ee:	2201      	movs	r2, #1
 80018f0:	f007 fabc 	bl	8008e6c <f_mount>
    if(fres != FR_OK){
 80018f4:	2800      	cmp	r0, #0
 80018f6:	f040 81f2 	bne.w	8001cde <main+0x7f6>
        sdMounted = 1;
 80018fa:	f8df b34c 	ldr.w	fp, [pc, #844]	; 8001c48 <main+0x760>
 80018fe:	2301      	movs	r3, #1
 8001900:	f88b 3000 	strb.w	r3, [fp]
    printf("PICOBARN\nLoading...\n");
 8001904:	48b0      	ldr	r0, [pc, #704]	; (8001bc8 <main+0x6e0>)
    status = VL53L1X_BootState(vl53l1xDev, &sensorState);
 8001906:	4cb1      	ldr	r4, [pc, #708]	; (8001bcc <main+0x6e4>)
    printf("PICOBARN\nLoading...\n");
 8001908:	f012 ffea 	bl	80148e0 <puts>
    INV_MSG_SETUP(INV_MSG_LEVEL_MAX,msgPrinter);
 800190c:	49b0      	ldr	r1, [pc, #704]	; (8001bd0 <main+0x6e8>)
 800190e:	2006      	movs	r0, #6
 8001910:	f010 fe8a 	bl	8012628 <inv_msg_setup>
    printf("Starting distance sensor...\n");
 8001914:	48af      	ldr	r0, [pc, #700]	; (8001bd4 <main+0x6ec>)
 8001916:	f012 ffe3 	bl	80148e0 <puts>
    uint8_t sensorState=0;
 800191a:	2300      	movs	r3, #0
    status = VL53L1X_BootState(vl53l1xDev, &sensorState);
 800191c:	8820      	ldrh	r0, [r4, #0]
    uint8_t sensorState=0;
 800191e:	f88d 30a4 	strb.w	r3, [sp, #164]	; 0xa4
    status = VL53L1X_BootState(vl53l1xDev, &sensorState);
 8001922:	a929      	add	r1, sp, #164	; 0xa4
 8001924:	f012 f8fc 	bl	8013b20 <VL53L1X_BootState>
 8001928:	4606      	mov	r6, r0
    HAL_Delay(2);
 800192a:	2002      	movs	r0, #2
 800192c:	f000 fee0 	bl	80026f0 <HAL_Delay>
    if(status == VL53L1_ERROR_NONE)
 8001930:	2e00      	cmp	r6, #0
 8001932:	f040 82b1 	bne.w	8001e98 <main+0x9b0>
        printf("VL53L1X booted\n");
 8001936:	48a8      	ldr	r0, [pc, #672]	; (8001bd8 <main+0x6f0>)
 8001938:	f012 ffd2 	bl	80148e0 <puts>
    status = VL53L1X_SensorInit(vl53l1xDev);
 800193c:	8820      	ldrh	r0, [r4, #0]
 800193e:	f011 fedd 	bl	80136fc <VL53L1X_SensorInit>
    if(status == VL53L1_ERROR_NONE)
 8001942:	2800      	cmp	r0, #0
 8001944:	f040 82a8 	bne.w	8001e98 <main+0x9b0>
        printf("VL53L1X initialized\n");
 8001948:	48a4      	ldr	r0, [pc, #656]	; (8001bdc <main+0x6f4>)
 800194a:	f012 ffc9 	bl	80148e0 <puts>
    status = VL53L1X_SetDistanceMode(vl53l1xDev, distMode);
 800194e:	4ba4      	ldr	r3, [pc, #656]	; (8001be0 <main+0x6f8>)
 8001950:	8820      	ldrh	r0, [r4, #0]
 8001952:	8819      	ldrh	r1, [r3, #0]
 8001954:	b289      	uxth	r1, r1
 8001956:	f012 f821 	bl	801399c <VL53L1X_SetDistanceMode>
    status = VL53L1X_SetTimingBudgetInMs(vl53l1xDev, 50);
 800195a:	2132      	movs	r1, #50	; 0x32
 800195c:	8820      	ldrh	r0, [r4, #0]
 800195e:	f011 ff5b 	bl	8013818 <VL53L1X_SetTimingBudgetInMs>
    status = VL53L1X_SetInterMeasurementInMs(vl53l1xDev, 50);
 8001962:	2132      	movs	r1, #50	; 0x32
 8001964:	8820      	ldrh	r0, [r4, #0]
 8001966:	f012 f8b3 	bl	8013ad0 <VL53L1X_SetInterMeasurementInMs>
    status = VL53L1X_SetROI(vl53l1xDev, 6, 6);
 800196a:	2206      	movs	r2, #6
 800196c:	8820      	ldrh	r0, [r4, #0]
 800196e:	4611      	mov	r1, r2
 8001970:	f012 f95e 	bl	8013c30 <VL53L1X_SetROI>
        printf("Start ranging...\n");
 8001974:	489b      	ldr	r0, [pc, #620]	; (8001be4 <main+0x6fc>)
    inv_device_icm20948_init2(&imu,
 8001976:	4e9c      	ldr	r6, [pc, #624]	; (8001be8 <main+0x700>)
        printf("Start ranging...\n");
 8001978:	f012 ffb2 	bl	80148e0 <puts>
        VL53L1X_StartRanging(vl53l1xDev);
 800197c:	8820      	ldrh	r0, [r4, #0]
 800197e:	f011 ff1f 	bl	80137c0 <VL53L1X_StartRanging>
        printf("Ranging started!\n");
 8001982:	489a      	ldr	r0, [pc, #616]	; (8001bec <main+0x704>)
 8001984:	f012 ffac 	bl	80148e0 <puts>
    printf("Starting 9 axis IMU...\n");
 8001988:	4899      	ldr	r0, [pc, #612]	; (8001bf0 <main+0x708>)
 800198a:	f012 ffa9 	bl	80148e0 <puts>
    int gyroFSR = 250;
 800198e:	2702      	movs	r7, #2
 8001990:	23fa      	movs	r3, #250	; 0xfa
 8001992:	e9cd 7328 	strd	r7, r3, [sp, #160]	; 0xa0
    inv_device_icm20948_init2(&imu,
 8001996:	f011 fd67 	bl	8013468 <get_serif_inst_i2c>
 800199a:	f243 73d2 	movw	r3, #14290	; 0x37d2
 800199e:	4601      	mov	r1, r0
 80019a0:	4a94      	ldr	r2, [pc, #592]	; (8001bf4 <main+0x70c>)
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	4630      	mov	r0, r6
 80019a6:	4b94      	ldr	r3, [pc, #592]	; (8001bf8 <main+0x710>)
 80019a8:	f009 fb36 	bl	800b018 <inv_device_icm20948_init2>
    rc = inv_device_icm20948_set_sensor_config(&imu,
 80019ac:	f04f 0800 	mov.w	r8, #0
    inv_device_icm20948_reset(device);
 80019b0:	4630      	mov	r0, r6
 80019b2:	f009 faaf 	bl	800af14 <inv_device_icm20948_reset>
    rc = inv_device_icm20948_set_sensor_config(&imu,
 80019b6:	ab28      	add	r3, sp, #160	; 0xa0
 80019b8:	f8cd 8000 	str.w	r8, [sp]
 80019bc:	2205      	movs	r2, #5
 80019be:	2101      	movs	r1, #1
 80019c0:	4630      	mov	r0, r6
 80019c2:	f009 f92d 	bl	800ac20 <inv_device_icm20948_set_sensor_config>
    if(rc == -1) {
 80019c6:	3001      	adds	r0, #1
 80019c8:	f000 8264 	beq.w	8001e94 <main+0x9ac>
    rc = inv_device_icm20948_set_sensor_config(&imu,
 80019cc:	f8cd 8000 	str.w	r8, [sp]
 80019d0:	ab29      	add	r3, sp, #164	; 0xa4
 80019d2:	2205      	movs	r2, #5
 80019d4:	2104      	movs	r1, #4
 80019d6:	4630      	mov	r0, r6
 80019d8:	f009 f922 	bl	800ac20 <inv_device_icm20948_set_sensor_config>
    if(rc == -1) {
 80019dc:	3001      	adds	r0, #1
 80019de:	f000 8259 	beq.w	8001e94 <main+0x9ac>
    inv_icm20948_set_lowpower_or_highperformance(&(imu.icm20948_states), 1);
 80019e2:	2101      	movs	r1, #1
 80019e4:	f106 0030 	add.w	r0, r6, #48	; 0x30
 80019e8:	f00f f99a 	bl	8010d20 <inv_icm20948_set_lowpower_or_highperformance>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_ACCELEROMETER, 50000);
 80019ec:	2001      	movs	r0, #1
 80019ee:	f7ff fce9 	bl	80013c4 <inv_device_set_sensor_period_us.constprop.0>
    if(rc == -1) {
 80019f2:	3001      	adds	r0, #1
 80019f4:	f000 824e 	beq.w	8001e94 <main+0x9ac>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_GYROSCOPE, 50000);
 80019f8:	2004      	movs	r0, #4
 80019fa:	f7ff fce3 	bl	80013c4 <inv_device_set_sensor_period_us.constprop.0>
    if(rc == -1) {
 80019fe:	3001      	adds	r0, #1
 8001a00:	f000 8248 	beq.w	8001e94 <main+0x9ac>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_MAGNETOMETER, 50000);
 8001a04:	4638      	mov	r0, r7
 8001a06:	f7ff fcdd 	bl	80013c4 <inv_device_set_sensor_period_us.constprop.0>
    if(rc == -1) {
 8001a0a:	3001      	adds	r0, #1
 8001a0c:	f000 8242 	beq.w	8001e94 <main+0x9ac>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_ROTATION_VECTOR, 50000);
 8001a10:	200b      	movs	r0, #11
 8001a12:	f7ff fcd7 	bl	80013c4 <inv_device_set_sensor_period_us.constprop.0>
    if(rc == -1) {
 8001a16:	3001      	adds	r0, #1
 8001a18:	f000 823c 	beq.w	8001e94 <main+0x9ac>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_ACCELEROMETER);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f7ff fcef 	bl	8001400 <inv_device_start_sensor.constprop.0>
    if(rc == -1) {
 8001a22:	3001      	adds	r0, #1
 8001a24:	f000 8236 	beq.w	8001e94 <main+0x9ac>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_GYROSCOPE);
 8001a28:	2004      	movs	r0, #4
 8001a2a:	f7ff fce9 	bl	8001400 <inv_device_start_sensor.constprop.0>
    if(rc == -1) {
 8001a2e:	3001      	adds	r0, #1
 8001a30:	f000 8230 	beq.w	8001e94 <main+0x9ac>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
 8001a34:	4638      	mov	r0, r7
 8001a36:	f7ff fce3 	bl	8001400 <inv_device_start_sensor.constprop.0>
    if(rc == -1) {
 8001a3a:	3001      	adds	r0, #1
 8001a3c:	f000 822a 	beq.w	8001e94 <main+0x9ac>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_ROTATION_VECTOR);
 8001a40:	200b      	movs	r0, #11
 8001a42:	f7ff fcdd 	bl	8001400 <inv_device_start_sensor.constprop.0>
    if(rc == -1) {
 8001a46:	3001      	adds	r0, #1
 8001a48:	f000 8224 	beq.w	8001e94 <main+0x9ac>
    HAL_TIM_Base_Start(&htim6);
 8001a4c:	486b      	ldr	r0, [pc, #428]	; (8001bfc <main+0x714>)
 8001a4e:	f004 fca7 	bl	80063a0 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim2);
 8001a52:	486b      	ldr	r0, [pc, #428]	; (8001c00 <main+0x718>)
 8001a54:	f004 fce0 	bl	8006418 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim16);
 8001a58:	486a      	ldr	r0, [pc, #424]	; (8001c04 <main+0x71c>)
 8001a5a:	f004 fcdd 	bl	8006418 <HAL_TIM_Base_Start_IT>
    HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4869      	ldr	r0, [pc, #420]	; (8001c08 <main+0x720>)
 8001a62:	f001 fd11 	bl	8003488 <HAL_DAC_Start>
    HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8001a66:	2110      	movs	r1, #16
 8001a68:	4867      	ldr	r0, [pc, #412]	; (8001c08 <main+0x720>)
 8001a6a:	f001 fd0d 	bl	8003488 <HAL_DAC_Start>
    HAL_ADC_Start_DMA(&hadc1, &adcData, 1);
 8001a6e:	4967      	ldr	r1, [pc, #412]	; (8001c0c <main+0x724>)
 8001a70:	4867      	ldr	r0, [pc, #412]	; (8001c10 <main+0x728>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	f001 fb9a 	bl	80031ac <HAL_ADC_Start_DMA>
    while(!dacConverted){}
 8001a78:	4b66      	ldr	r3, [pc, #408]	; (8001c14 <main+0x72c>)
 8001a7a:	781a      	ldrb	r2, [r3, #0]
 8001a7c:	2a00      	cmp	r2, #0
 8001a7e:	d0fc      	beq.n	8001a7a <main+0x592>
    HAL_ADC_Stop_DMA(&hadc1);
 8001a80:	4863      	ldr	r0, [pc, #396]	; (8001c10 <main+0x728>)
 8001a82:	f001 fc21 	bl	80032c8 <HAL_ADC_Stop_DMA>
    printf("All started, ready to go\n");
 8001a86:	4864      	ldr	r0, [pc, #400]	; (8001c18 <main+0x730>)
 8001a88:	f012 ff2a 	bl	80148e0 <puts>
    if(sdMounted){
 8001a8c:	f89b 3000 	ldrb.w	r3, [fp]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f040 81c1 	bne.w	8001e18 <main+0x930>
    initScreen(&menu);
 8001a96:	4861      	ldr	r0, [pc, #388]	; (8001c1c <main+0x734>)
 8001a98:	4f61      	ldr	r7, [pc, #388]	; (8001c20 <main+0x738>)
 8001a9a:	f008 fb75 	bl	800a188 <initScreen>
            transformCoord(touchX, touchY, &dispX, &dispY, screenOrient, validCoord);
 8001a9e:	46da      	mov	sl, fp
        snprintf(timeStr, TIMESTR_LEN, "[%02d:%02d:%02d]", hours, minutes, seconds);
 8001aa0:	4b60      	ldr	r3, [pc, #384]	; (8001c24 <main+0x73c>)
 8001aa2:	4a61      	ldr	r2, [pc, #388]	; (8001c28 <main+0x740>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	7812      	ldrb	r2, [r2, #0]
 8001aa8:	9200      	str	r2, [sp, #0]
 8001aaa:	4a60      	ldr	r2, [pc, #384]	; (8001c2c <main+0x744>)
 8001aac:	7812      	ldrb	r2, [r2, #0]
 8001aae:	9201      	str	r2, [sp, #4]
        memset(timeStr, '\0', TIMESTR_LEN);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	e9c7 2200 	strd	r2, r2, [r7]
 8001ab6:	60ba      	str	r2, [r7, #8]
        snprintf(timeStr, TIMESTR_LEN, "[%02d:%02d:%02d]", hours, minutes, seconds);
 8001ab8:	210c      	movs	r1, #12
 8001aba:	4a5d      	ldr	r2, [pc, #372]	; (8001c30 <main+0x748>)
 8001abc:	4638      	mov	r0, r7
 8001abe:	f013 f981 	bl	8014dc4 <snprintf>
        if(ILI9341_TouchPressed()){
 8001ac2:	f011 fbed 	bl	80132a0 <ILI9341_TouchPressed>
 8001ac6:	2800      	cmp	r0, #0
 8001ac8:	f040 8189 	bne.w	8001dde <main+0x8f6>
        menu.screenFuncPtr();
 8001acc:	4b53      	ldr	r3, [pc, #332]	; (8001c1c <main+0x734>)
 8001ace:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001ad2:	4798      	blx	r3
        if(!acqPaused){
 8001ad4:	4b57      	ldr	r3, [pc, #348]	; (8001c34 <main+0x74c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f040 80e1 	bne.w	8001ca4 <main+0x7bc>
                VL53L1X_CheckForDataReady(vl53l1xDev, &distDataReady);
 8001ae2:	4955      	ldr	r1, [pc, #340]	; (8001c38 <main+0x750>)
 8001ae4:	8820      	ldrh	r0, [r4, #0]
 8001ae6:	f011 fe73 	bl	80137d0 <VL53L1X_CheckForDataReady>
                if(distDataReady == 1){
 8001aea:	4b53      	ldr	r3, [pc, #332]	; (8001c38 <main+0x750>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	f000 8101 	beq.w	8001cf6 <main+0x80e>
	assert(dev && dev->vt);
 8001af4:	6873      	ldr	r3, [r6, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8144 	beq.w	8001d84 <main+0x89c>
	if(dev->vt->poll)
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	b123      	cbz	r3, 8001b0a <main+0x622>
		return dev->vt->poll(dev->instance);
 8001b00:	6830      	ldr	r0, [r6, #0]
 8001b02:	4798      	blx	r3
    if(rc == -1) {
 8001b04:	3001      	adds	r0, #1
 8001b06:	f000 81c5 	beq.w	8001e94 <main+0x9ac>
            snprintf(uartStr, UARTSTR_LEN,
 8001b0a:	4b4c      	ldr	r3, [pc, #304]	; (8001c3c <main+0x754>)
                     m[0],m[1],m[2]);//,
 8001b0c:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8001c4c <main+0x764>
            snprintf(uartStr, UARTSTR_LEN,
 8001b10:	f8d3 9000 	ldr.w	r9, [r3]
 8001b14:	4b4a      	ldr	r3, [pc, #296]	; (8001c40 <main+0x758>)
 8001b16:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b49      	ldr	r3, [pc, #292]	; (8001c44 <main+0x75c>)
 8001b1e:	9221      	str	r2, [sp, #132]	; 0x84
 8001b20:	f8d3 b000 	ldr.w	fp, [r3]
 8001b24:	f7fe fd10 	bl	8000548 <__aeabi_f2d>
 8001b28:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
 8001b2c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b30:	f7fe fd0a 	bl	8000548 <__aeabi_f2d>
 8001b34:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
 8001b38:	f8d8 0000 	ldr.w	r0, [r8]
                     g[0],g[1],g[2],
 8001b3c:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8001c50 <main+0x768>
            snprintf(uartStr, UARTSTR_LEN,
 8001b40:	f7fe fd02 	bl	8000548 <__aeabi_f2d>
 8001b44:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
 8001b48:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001b4c:	f7fe fcfc 	bl	8000548 <__aeabi_f2d>
 8001b50:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8001b54:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b58:	f7fe fcf6 	bl	8000548 <__aeabi_f2d>
 8001b5c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8001b60:	f8d8 0000 	ldr.w	r0, [r8]
                     a[0],a[1],a[2],
 8001b64:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8001c54 <main+0x76c>
            snprintf(uartStr, UARTSTR_LEN,
 8001b68:	f7fe fcee 	bl	8000548 <__aeabi_f2d>
 8001b6c:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8001b70:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001b74:	f7fe fce8 	bl	8000548 <__aeabi_f2d>
 8001b78:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8001b7c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b80:	f7fe fce2 	bl	8000548 <__aeabi_f2d>
 8001b84:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001b88:	f8d8 0000 	ldr.w	r0, [r8]
                     q[0],q[1],q[2],q[3],
 8001b8c:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8001c58 <main+0x770>
            snprintf(uartStr, UARTSTR_LEN,
 8001b90:	f7fe fcda 	bl	8000548 <__aeabi_f2d>
 8001b94:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8001b98:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8001b9c:	f7fe fcd4 	bl	8000548 <__aeabi_f2d>
 8001ba0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8001ba4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001ba8:	f7fe fcce 	bl	8000548 <__aeabi_f2d>
 8001bac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8001bb0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001bb4:	f7fe fcc8 	bl	8000548 <__aeabi_f2d>
 8001bb8:	e050      	b.n	8001c5c <main+0x774>
 8001bba:	bf00      	nop
 8001bbc:	200011d0 	.word	0x200011d0
 8001bc0:	200014a8 	.word	0x200014a8
 8001bc4:	0801f2ac 	.word	0x0801f2ac
 8001bc8:	0801b63c 	.word	0x0801b63c
 8001bcc:	20000018 	.word	0x20000018
 8001bd0:	08000f8d 	.word	0x08000f8d
 8001bd4:	0801b650 	.word	0x0801b650
 8001bd8:	0801b66c 	.word	0x0801b66c
 8001bdc:	0801b694 	.word	0x0801b694
 8001be0:	20000014 	.word	0x20000014
 8001be4:	0801b6a8 	.word	0x0801b6a8
 8001be8:	2000c990 	.word	0x2000c990
 8001bec:	0801b6bc 	.word	0x0801b6bc
 8001bf0:	0801b6d0 	.word	0x0801b6d0
 8001bf4:	0801eff0 	.word	0x0801eff0
 8001bf8:	0801b81c 	.word	0x0801b81c
 8001bfc:	2000145c 	.word	0x2000145c
 8001c00:	20001410 	.word	0x20001410
 8001c04:	200013c4 	.word	0x200013c4
 8001c08:	2000126c 	.word	0x2000126c
 8001c0c:	20000f74 	.word	0x20000f74
 8001c10:	20001208 	.word	0x20001208
 8001c14:	200011cc 	.word	0x200011cc
 8001c18:	0801b6e8 	.word	0x0801b6e8
 8001c1c:	2000cf88 	.word	0x2000cf88
 8001c20:	2000d2d0 	.word	0x2000d2d0
 8001c24:	2000135c 	.word	0x2000135c
 8001c28:	2000d070 	.word	0x2000d070
 8001c2c:	2000d092 	.word	0x2000d092
 8001c30:	0801b714 	.word	0x0801b714
 8001c34:	20000f70 	.word	0x20000f70
 8001c38:	200011e4 	.word	0x200011e4
 8001c3c:	2000d074 	.word	0x2000d074
 8001c40:	2000d094 	.word	0x2000d094
 8001c44:	200011ec 	.word	0x200011ec
 8001c48:	2000d091 	.word	0x2000d091
 8001c4c:	2000cf78 	.word	0x2000cf78
 8001c50:	200011f4 	.word	0x200011f4
 8001c54:	20000f5c 	.word	0x20000f5c
 8001c58:	2000d080 	.word	0x2000d080
 8001c5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8001c60:	f8d8 0000 	ldr.w	r0, [r8]
 8001c64:	f7fe fc70 	bl	8000548 <__aeabi_f2d>
 8001c68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001c6c:	4658      	mov	r0, fp
 8001c6e:	f7fe fc6b 	bl	8000548 <__aeabi_f2d>
 8001c72:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8001c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001c78:	4610      	mov	r0, r2
 8001c7a:	f7fe fc65 	bl	8000548 <__aeabi_f2d>
 8001c7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001c82:	4648      	mov	r0, r9
 8001c84:	f7fe fc60 	bl	8000548 <__aeabi_f2d>
 8001c88:	4a85      	ldr	r2, [pc, #532]	; (8001ea0 <main+0x9b8>)
 8001c8a:	e9cd 0100 	strd	r0, r1, [sp]
 8001c8e:	4885      	ldr	r0, [pc, #532]	; (8001ea4 <main+0x9bc>)
 8001c90:	21aa      	movs	r1, #170	; 0xaa
 8001c92:	f013 f897 	bl	8014dc4 <snprintf>
            if(monitorEnabled)
 8001c96:	4b84      	ldr	r3, [pc, #528]	; (8001ea8 <main+0x9c0>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b11b      	cbz	r3, 8001ca4 <main+0x7bc>
                printf("%s",uartStr);
 8001c9c:	4981      	ldr	r1, [pc, #516]	; (8001ea4 <main+0x9bc>)
 8001c9e:	4883      	ldr	r0, [pc, #524]	; (8001eac <main+0x9c4>)
 8001ca0:	f012 fdc6 	bl	8014830 <printf>
        if(sdMounted && logEnabled){
 8001ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f43f aef9 	beq.w	8001aa0 <main+0x5b8>
 8001cae:	4b80      	ldr	r3, [pc, #512]	; (8001eb0 <main+0x9c8>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f43f aef4 	beq.w	8001aa0 <main+0x5b8>
            memset(logStr, '\0', LOGSTR_LEN);
 8001cb8:	22b4      	movs	r2, #180	; 0xb4
 8001cba:	2100      	movs	r1, #0
 8001cbc:	487d      	ldr	r0, [pc, #500]	; (8001eb4 <main+0x9cc>)
 8001cbe:	f012 fda3 	bl	8014808 <memset>
            strncat(logStr, timeStr, TIMESTR_LEN);
 8001cc2:	4639      	mov	r1, r7
 8001cc4:	220c      	movs	r2, #12
 8001cc6:	487b      	ldr	r0, [pc, #492]	; (8001eb4 <main+0x9cc>)
 8001cc8:	f013 f8b0 	bl	8014e2c <strncat>
            strncat(logStr, uartStr, UARTSTR_LEN);
 8001ccc:	4975      	ldr	r1, [pc, #468]	; (8001ea4 <main+0x9bc>)
 8001cce:	4879      	ldr	r0, [pc, #484]	; (8001eb4 <main+0x9cc>)
 8001cd0:	22aa      	movs	r2, #170	; 0xaa
 8001cd2:	f013 f8ab 	bl	8014e2c <strncat>
            writeLog(logStr);
 8001cd6:	4877      	ldr	r0, [pc, #476]	; (8001eb4 <main+0x9cc>)
 8001cd8:	f011 fc82 	bl	80135e0 <writeLog>
 8001cdc:	e6e0      	b.n	8001aa0 <main+0x5b8>
        printf("Cannot mount SD card...\n");
 8001cde:	4876      	ldr	r0, [pc, #472]	; (8001eb8 <main+0x9d0>)
        sdMounted = 0;
 8001ce0:	f8df b238 	ldr.w	fp, [pc, #568]	; 8001f1c <main+0xa34>
        printf("Cannot mount SD card...\n");
 8001ce4:	f012 fdfc 	bl	80148e0 <puts>
        ILI9341_SetOrientation(screenOrient);
 8001ce8:	4b74      	ldr	r3, [pc, #464]	; (8001ebc <main+0x9d4>)
        sdMounted = 0;
 8001cea:	f88b 4000 	strb.w	r4, [fp]
        ILI9341_SetOrientation(screenOrient);
 8001cee:	7818      	ldrb	r0, [r3, #0]
 8001cf0:	f010 fffa 	bl	8012ce8 <ILI9341_SetOrientation>
 8001cf4:	e606      	b.n	8001904 <main+0x41c>
                    VL53L1X_GetDistance(vl53l1xDev, &dist);
 8001cf6:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8001f20 <main+0xa38>
                    distDataReady = 0;
 8001cfa:	4b71      	ldr	r3, [pc, #452]	; (8001ec0 <main+0x9d8>)
                    VL53L1X_GetDistance(vl53l1xDev, &dist);
 8001cfc:	8820      	ldrh	r0, [r4, #0]
                    distDataReady = 0;
 8001cfe:	f883 8000 	strb.w	r8, [r3]
                    VL53L1X_GetDistance(vl53l1xDev, &dist);
 8001d02:	4649      	mov	r1, r9
 8001d04:	f011 ff1c 	bl	8013b40 <VL53L1X_GetDistance>
                    VL53L1X_GetRangeStatus(vl53l1xDev, &rangeStatus);
 8001d08:	496e      	ldr	r1, [pc, #440]	; (8001ec4 <main+0x9dc>)
 8001d0a:	8820      	ldrh	r0, [r4, #0]
 8001d0c:	f011 ff42 	bl	8013b94 <VL53L1X_GetRangeStatus>
        distArr[i] = distArr[i+1];
 8001d10:	496d      	ldr	r1, [pc, #436]	; (8001ec8 <main+0x9e0>)
                        distMean = updateMean(dist, distArray, DIST_SAMPLES);
 8001d12:	f8b9 9000 	ldrh.w	r9, [r9]
        distArr[i] = distArr[i+1];
 8001d16:	2212      	movs	r2, #18
 8001d18:	1e88      	subs	r0, r1, #2
 8001d1a:	f012 fd5b 	bl	80147d4 <memmove>
    distArr[distArrLen-1] = dist;
 8001d1e:	f8a5 9012 	strh.w	r9, [r5, #18]
    for(int i = 0; i < distArrLen; i++)
 8001d22:	4d6a      	ldr	r5, [pc, #424]	; (8001ecc <main+0x9e4>)
    float mean = 0.0;
 8001d24:	eddf 7a6a 	vldr	s15, [pc, #424]	; 8001ed0 <main+0x9e8>
    for(int i = 0; i < distArrLen; i++)
 8001d28:	4643      	mov	r3, r8
 8001d2a:	462a      	mov	r2, r5
        mean += (float)distArr[i];
 8001d2c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8001d30:	ee07 1a10 	vmov	s14, r1
    for(int i = 0; i < distArrLen; i++)
 8001d34:	3301      	adds	r3, #1
        mean += (float)distArr[i];
 8001d36:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    for(int i = 0; i < distArrLen; i++)
 8001d3a:	2b0a      	cmp	r3, #10
        mean += (float)distArr[i];
 8001d3c:	ee77 7a87 	vadd.f32	s15, s15, s14
    for(int i = 0; i < distArrLen; i++)
 8001d40:	d1f4      	bne.n	8001d2c <main+0x844>
    mean /= distArrLen;
 8001d42:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
                        if(dist < DIST_MODE_THRESHOLD && (distMode == VL53L1X_LONG_DIST_MODE)){
 8001d46:	f5b9 7f16 	cmp.w	r9, #600	; 0x258
    mean /= distArrLen;
 8001d4a:	ee87 8a87 	vdiv.f32	s16, s15, s14
                        if(dist < DIST_MODE_THRESHOLD && (distMode == VL53L1X_LONG_DIST_MODE)){
 8001d4e:	d31f      	bcc.n	8001d90 <main+0x8a8>
                        }else if(dist > DIST_MODE_THRESHOLD && (distMode == VL53L1X_SHORT_DIST_MODE)){
 8001d50:	d006      	beq.n	8001d60 <main+0x878>
 8001d52:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8001f24 <main+0xa3c>
 8001d56:	f8b8 3000 	ldrh.w	r3, [r8]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d02e      	beq.n	8001dbe <main+0x8d6>
                        distToDisp = distMean/1000.0;
 8001d60:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8001ed4 <main+0x9ec>
                        distToDAC = (distMean >= VL53L1X_MAX_DISTANCE) ?
 8001d64:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8001ed8 <main+0x9f0>
                        distToDisp = distMean/1000.0;
 8001d68:	4b5c      	ldr	r3, [pc, #368]	; (8001edc <main+0x9f4>)
 8001d6a:	eec8 7a26 	vdiv.f32	s15, s16, s13
                        distToDAC = (distMean >= VL53L1X_MAX_DISTANCE) ?
 8001d6e:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8001d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                        distToDisp = distMean/1000.0;
 8001d76:	edc3 7a00 	vstr	s15, [r3]
                        distToDAC = (distMean >= VL53L1X_MAX_DISTANCE) ?
 8001d7a:	db23      	blt.n	8001dc4 <main+0x8dc>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	4a58      	ldr	r2, [pc, #352]	; (8001ee0 <main+0x9f8>)
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	e6b7      	b.n	8001af4 <main+0x60c>
	assert(dev && dev->vt);
 8001d84:	4b57      	ldr	r3, [pc, #348]	; (8001ee4 <main+0x9fc>)
 8001d86:	4a58      	ldr	r2, [pc, #352]	; (8001ee8 <main+0xa00>)
 8001d88:	4858      	ldr	r0, [pc, #352]	; (8001eec <main+0xa04>)
 8001d8a:	21c9      	movs	r1, #201	; 0xc9
 8001d8c:	f012 f920 	bl	8013fd0 <__assert_func>
                        if(dist < DIST_MODE_THRESHOLD && (distMode == VL53L1X_LONG_DIST_MODE)){
 8001d90:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8001f24 <main+0xa3c>
 8001d94:	f8b8 3000 	ldrh.w	r3, [r8]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d1e0      	bne.n	8001d60 <main+0x878>
                            VL53L1X_StopRanging(vl53l1xDev);
 8001d9e:	8820      	ldrh	r0, [r4, #0]
                            distMode = VL53L1X_SHORT_DIST_MODE;
 8001da0:	2301      	movs	r3, #1
                            distMode = VL53L1X_LONG_DIST_MODE;
 8001da2:	f8a8 3000 	strh.w	r3, [r8]
                            VL53L1X_StopRanging(vl53l1xDev);
 8001da6:	f011 fd0f 	bl	80137c8 <VL53L1X_StopRanging>
                            VL53L1X_SetDistanceMode(vl53l1xDev, distMode);
 8001daa:	f8b8 1000 	ldrh.w	r1, [r8]
 8001dae:	8820      	ldrh	r0, [r4, #0]
 8001db0:	b289      	uxth	r1, r1
 8001db2:	f011 fdf3 	bl	801399c <VL53L1X_SetDistanceMode>
                            VL53L1X_StartRanging(vl53l1xDev);
 8001db6:	8820      	ldrh	r0, [r4, #0]
 8001db8:	f011 fd02 	bl	80137c0 <VL53L1X_StartRanging>
 8001dbc:	e7d0      	b.n	8001d60 <main+0x878>
                            VL53L1X_StopRanging(vl53l1xDev);
 8001dbe:	8820      	ldrh	r0, [r4, #0]
                            distMode = VL53L1X_LONG_DIST_MODE;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e7ee      	b.n	8001da2 <main+0x8ba>
                                0 : DAC_MAX-((distMean*DAC_MAX)/VL53L1X_MAX_DISTANCE);
 8001dc4:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8001ef0 <main+0xa08>
 8001dc8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001dcc:	eec8 6a07 	vdiv.f32	s13, s16, s14
 8001dd0:	ee77 7ae6 	vsub.f32	s15, s15, s13
                        distToDAC = (distMean >= VL53L1X_MAX_DISTANCE) ?
 8001dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dd8:	ee17 3a90 	vmov	r3, s15
 8001ddc:	e7cf      	b.n	8001d7e <main+0x896>
            validCoord = ILI9341_TouchGetCoordinates(&touchX, &touchY);
 8001dde:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 8001de2:	a822      	add	r0, sp, #136	; 0x88
 8001de4:	f011 fa68 	bl	80132b8 <ILI9341_TouchGetCoordinates>
            transformCoord(touchX, touchY, &dispX, &dispY, screenOrient, validCoord);
 8001de8:	4b34      	ldr	r3, [pc, #208]	; (8001ebc <main+0x9d4>)
 8001dea:	9001      	str	r0, [sp, #4]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	f8bd 108a 	ldrh.w	r1, [sp, #138]	; 0x8a
 8001df2:	f8bd 0088 	ldrh.w	r0, [sp, #136]	; 0x88
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	aa23      	add	r2, sp, #140	; 0x8c
 8001dfa:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 8001dfe:	f008 f93b 	bl	800a078 <transformCoord>
            zone = getZonePressed(dispX, dispY);
 8001e02:	f8bd 108e 	ldrh.w	r1, [sp, #142]	; 0x8e
 8001e06:	f8bd 008c 	ldrh.w	r0, [sp, #140]	; 0x8c
 8001e0a:	f008 f94b 	bl	800a0a4 <getZonePressed>
 8001e0e:	4601      	mov	r1, r0
            updateScreen(&menu, zone);
 8001e10:	4838      	ldr	r0, [pc, #224]	; (8001ef4 <main+0xa0c>)
 8001e12:	f008 fa41 	bl	800a298 <updateScreen>
 8001e16:	e659      	b.n	8001acc <main+0x5e4>
        readConfig(config);
 8001e18:	4f37      	ldr	r7, [pc, #220]	; (8001ef8 <main+0xa10>)
        memcpy((void*)&distOffset, (void*)&config[DISTCAL_IDX], sizeof(uint16_t));
 8001e1a:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8001f28 <main+0xa40>
        memcpy((void*)&screenOrient, (void*)&config[SORIENT_IDX], sizeof(uint8_t));
 8001e1e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8001ebc <main+0x9d4>
        memcpy((void*)&distXtalk, (void*)&config[DISTXTALK_IDX], sizeof(uint16_t));
 8001e22:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8001f2c <main+0xa44>
        readConfig(config);
 8001e26:	4638      	mov	r0, r7
 8001e28:	f011 fb22 	bl	8013470 <readConfig>
        memcpy((void*)&distOffset, (void*)&config[DISTCAL_IDX], sizeof(uint16_t));
 8001e2c:	883b      	ldrh	r3, [r7, #0]
        memcpy((void*)&thetaZero, (void*)&config[THETAZERO_IDX], sizeof(float));
 8001e2e:	4933      	ldr	r1, [pc, #204]	; (8001efc <main+0xa14>)
        memcpy((void*)&phiZero, (void*)&config[PHIZERO_IDX], sizeof(float));
 8001e30:	4a33      	ldr	r2, [pc, #204]	; (8001f00 <main+0xa18>)
        memcpy((void*)&distOffset, (void*)&config[DISTCAL_IDX], sizeof(uint16_t));
 8001e32:	f8aa 3000 	strh.w	r3, [sl]
        memcpy((void*)&thetaZero, (void*)&config[THETAZERO_IDX], sizeof(float));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	600b      	str	r3, [r1, #0]
        memcpy((void*)&phiZero, (void*)&config[PHIZERO_IDX], sizeof(float));
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	6013      	str	r3, [r2, #0]
        memcpy((void*)&screenOrient, (void*)&config[SORIENT_IDX], sizeof(uint8_t));
 8001e3e:	7b3b      	ldrb	r3, [r7, #12]
 8001e40:	f888 3000 	strb.w	r3, [r8]
        memcpy((void*)&distXtalk, (void*)&config[DISTXTALK_IDX], sizeof(uint16_t));
 8001e44:	8a3b      	ldrh	r3, [r7, #16]
 8001e46:	f8a9 3000 	strh.w	r3, [r9]
        VL53L1X_StopRanging(vl53l1xDev);
 8001e4a:	8820      	ldrh	r0, [r4, #0]
 8001e4c:	f011 fcbc 	bl	80137c8 <VL53L1X_StopRanging>
        VL53L1X_SetOffset(vl53l1xDev,distOffset);
 8001e50:	f9ba 1000 	ldrsh.w	r1, [sl]
 8001e54:	8820      	ldrh	r0, [r4, #0]
 8001e56:	f011 feb5 	bl	8013bc4 <VL53L1X_SetOffset>
        VL53L1X_SetXtalk(vl53l1xDev, distXtalk);
 8001e5a:	f8b9 1000 	ldrh.w	r1, [r9]
 8001e5e:	8820      	ldrh	r0, [r4, #0]
 8001e60:	f011 fec8 	bl	8013bf4 <VL53L1X_SetXtalk>
        VL53L1X_StartRanging(vl53l1xDev);
 8001e64:	8820      	ldrh	r0, [r4, #0]
 8001e66:	f011 fcab 	bl	80137c0 <VL53L1X_StartRanging>
        f_open(&barFile, "bar.bmp", FA_READ);
 8001e6a:	4926      	ldr	r1, [pc, #152]	; (8001f04 <main+0xa1c>)
 8001e6c:	4826      	ldr	r0, [pc, #152]	; (8001f08 <main+0xa20>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f007 f84e 	bl	8008f10 <f_open>
        f_open(&tileFile, "tls.bmp", FA_READ);
 8001e74:	2201      	movs	r2, #1
 8001e76:	4925      	ldr	r1, [pc, #148]	; (8001f0c <main+0xa24>)
 8001e78:	4825      	ldr	r0, [pc, #148]	; (8001f10 <main+0xa28>)
 8001e7a:	f007 f849 	bl	8008f10 <f_open>
        ILI9341_SetOrientation(screenOrient);
 8001e7e:	f898 0000 	ldrb.w	r0, [r8]
 8001e82:	f010 ff31 	bl	8012ce8 <ILI9341_SetOrientation>
        drawBar(&barFile, imgBuf);
 8001e86:	4923      	ldr	r1, [pc, #140]	; (8001f14 <main+0xa2c>)
 8001e88:	481f      	ldr	r0, [pc, #124]	; (8001f08 <main+0xa20>)
 8001e8a:	f008 f8c1 	bl	800a010 <drawBar>
        resetLog();
 8001e8e:	f011 fb39 	bl	8013504 <resetLog>
 8001e92:	e600      	b.n	8001a96 <main+0x5ae>
 8001e94:	f7ff fa8c 	bl	80013b0 <check_rc.part.0>
        printf("VL53L1X not present!\n");
 8001e98:	481f      	ldr	r0, [pc, #124]	; (8001f18 <main+0xa30>)
 8001e9a:	f012 fd21 	bl	80148e0 <puts>
        return -1;
 8001e9e:	e569      	b.n	8001974 <main+0x48c>
 8001ea0:	0801b728 	.word	0x0801b728
 8001ea4:	2000d2dc 	.word	0x2000d2dc
 8001ea8:	20000016 	.word	0x20000016
 8001eac:	0801b7d0 	.word	0x0801b7d0
 8001eb0:	2000cec0 	.word	0x2000cec0
 8001eb4:	2000cec4 	.word	0x2000cec4
 8001eb8:	0801b624 	.word	0x0801b624
 8001ebc:	20000017 	.word	0x20000017
 8001ec0:	200011e4 	.word	0x200011e4
 8001ec4:	2000d090 	.word	0x2000d090
 8001ec8:	200011d2 	.word	0x200011d2
 8001ecc:	200011d0 	.word	0x200011d0
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	447a0000 	.word	0x447a0000
 8001ed8:	451c4000 	.word	0x451c4000
 8001edc:	200011ec 	.word	0x200011ec
 8001ee0:	200011e8 	.word	0x200011e8
 8001ee4:	0801b5c0 	.word	0x0801b5c0
 8001ee8:	0801b7d4 	.word	0x0801b7d4
 8001eec:	0801b5d0 	.word	0x0801b5d0
 8001ef0:	45674000 	.word	0x45674000
 8001ef4:	2000cf88 	.word	0x2000cf88
 8001ef8:	200011b8 	.word	0x200011b8
 8001efc:	2000d09c 	.word	0x2000d09c
 8001f00:	2000d07c 	.word	0x2000d07c
 8001f04:	0801b704 	.word	0x0801b704
 8001f08:	20000f88 	.word	0x20000f88
 8001f0c:	0801b70c 	.word	0x0801b70c
 8001f10:	2000d0a0 	.word	0x2000d0a0
 8001f14:	2000152c 	.word	0x2000152c
 8001f18:	0801b67c 	.word	0x0801b67c
 8001f1c:	2000d091 	.word	0x2000d091
 8001f20:	200011ce 	.word	0x200011ce
 8001f24:	20000014 	.word	0x20000014
 8001f28:	200011e6 	.word	0x200011e6
 8001f2c:	200011f0 	.word	0x200011f0

08001f30 <HAL_ADC_ConvCpltCallback>:
{
 8001f30:	b538      	push	{r3, r4, r5, lr}
    vref = *vrefCal*3.3/adcData;
 8001f32:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <HAL_ADC_ConvCpltCallback+0x48>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	8818      	ldrh	r0, [r3, #0]
 8001f38:	b280      	uxth	r0, r0
 8001f3a:	f7fe faf3 	bl	8000524 <__aeabi_i2d>
 8001f3e:	a30c      	add	r3, pc, #48	; (adr r3, 8001f70 <HAL_ADC_ConvCpltCallback+0x40>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fb58 	bl	80005f8 <__aeabi_dmul>
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <HAL_ADC_ConvCpltCallback+0x4c>)
 8001f4a:	4604      	mov	r4, r0
 8001f4c:	6818      	ldr	r0, [r3, #0]
 8001f4e:	460d      	mov	r5, r1
 8001f50:	f7fe fad8 	bl	8000504 <__aeabi_ui2d>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4620      	mov	r0, r4
 8001f5a:	4629      	mov	r1, r5
 8001f5c:	f7fe fc76 	bl	800084c <__aeabi_ddiv>
 8001f60:	f7fe fe42 	bl	8000be8 <__aeabi_d2f>
 8001f64:	4906      	ldr	r1, [pc, #24]	; (8001f80 <HAL_ADC_ConvCpltCallback+0x50>)
    dacConverted = 1;
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HAL_ADC_ConvCpltCallback+0x54>)
    vref = *vrefCal*3.3/adcData;
 8001f68:	6008      	str	r0, [r1, #0]
    dacConverted = 1;
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	701a      	strb	r2, [r3, #0]
}
 8001f6e:	bd38      	pop	{r3, r4, r5, pc}
 8001f70:	66666666 	.word	0x66666666
 8001f74:	400a6666 	.word	0x400a6666
 8001f78:	2000001c 	.word	0x2000001c
 8001f7c:	20000f74 	.word	0x20000f74
 8001f80:	2000d388 	.word	0x2000d388
 8001f84:	200011cc 	.word	0x200011cc

08001f88 <HAL_TIM_PeriodElapsedCallback>:
    if(htim->Instance == TIM2 && !acqPaused){
 8001f88:	6803      	ldr	r3, [r0, #0]
 8001f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8e:	d016      	beq.n	8001fbe <HAL_TIM_PeriodElapsedCallback+0x36>
    }else if(htim->Instance == TIM16){
 8001f90:	4a22      	ldr	r2, [pc, #136]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d000      	beq.n	8001f98 <HAL_TIM_PeriodElapsedCallback+0x10>
 8001f96:	4770      	bx	lr
        if(++seconds == 60){
 8001f98:	4a21      	ldr	r2, [pc, #132]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001f9a:	7813      	ldrb	r3, [r2, #0]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b3c      	cmp	r3, #60	; 0x3c
 8001fa2:	7013      	strb	r3, [r2, #0]
            minutes++;
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x9c>)
        if(++seconds == 60){
 8001fa6:	d011      	beq.n	8001fcc <HAL_TIM_PeriodElapsedCallback+0x44>
        if(minutes == 60){
 8001fa8:	781a      	ldrb	r2, [r3, #0]
 8001faa:	2a3c      	cmp	r2, #60	; 0x3c
 8001fac:	d1f3      	bne.n	8001f96 <HAL_TIM_PeriodElapsedCallback+0xe>
            hours++;
 8001fae:	4a1e      	ldr	r2, [pc, #120]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0xa0>)
            minutes = 0;
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	7019      	strb	r1, [r3, #0]
            hours++;
 8001fb4:	7813      	ldrb	r3, [r2, #0]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	7013      	strb	r3, [r2, #0]
}
 8001fbc:	4770      	bx	lr
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001fbe:	b570      	push	{r4, r5, r6, lr}
    if(htim->Instance == TIM2 && !acqPaused){
 8001fc0:	4b1a      	ldr	r3, [pc, #104]	; (800202c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8001fc8:	b13b      	cbz	r3, 8001fda <HAL_TIM_PeriodElapsedCallback+0x52>
}
 8001fca:	bd70      	pop	{r4, r5, r6, pc}
            seconds = 0;
 8001fcc:	2100      	movs	r1, #0
 8001fce:	7011      	strb	r1, [r2, #0]
            minutes++;
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	3201      	adds	r2, #1
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	701a      	strb	r2, [r3, #0]
 8001fd8:	e7e6      	b.n	8001fa8 <HAL_TIM_PeriodElapsedCallback+0x20>
        dacIndex = (~dacIndex) & 1;
 8001fda:	4d15      	ldr	r5, [pc, #84]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001fdc:	782b      	ldrb	r3, [r5, #0]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	f003 0301 	and.w	r3, r3, #1
        HAL_GPIO_TogglePin(MUX_SEL_GPIO_Port, MUX_SEL_Pin);
 8001fe4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        dacIndex = (~dacIndex) & 1;
 8001fec:	702b      	strb	r3, [r5, #0]
        HAL_GPIO_TogglePin(MUX_SEL_GPIO_Port, MUX_SEL_Pin);
 8001fee:	f001 fd53 	bl	8003a98 <HAL_GPIO_TogglePin>
                         angToDAC[1-dacIndex]);
 8001ff2:	782b      	ldrb	r3, [r5, #0]
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R,
 8001ff4:	490f      	ldr	r1, [pc, #60]	; (8002034 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001ff6:	4810      	ldr	r0, [pc, #64]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0xb0>)
                         angToDAC[1-dacIndex]);
 8001ff8:	f1c3 0301 	rsb	r3, r3, #1
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R,
 8001ffc:	4622      	mov	r2, r4
 8001ffe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002002:	2110      	movs	r1, #16
 8002004:	f001 fa6e 	bl	80034e4 <HAL_DAC_SetValue>
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800200a:	480b      	ldr	r0, [pc, #44]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4622      	mov	r2, r4
 8002010:	4621      	mov	r1, r4
}
 8002012:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8002016:	f001 ba65 	b.w	80034e4 <HAL_DAC_SetValue>
 800201a:	bf00      	nop
 800201c:	40014400 	.word	0x40014400
 8002020:	2000d092 	.word	0x2000d092
 8002024:	2000d070 	.word	0x2000d070
 8002028:	2000135c 	.word	0x2000135c
 800202c:	20000f70 	.word	0x20000f70
 8002030:	200011cd 	.word	0x200011cd
 8002034:	20000f78 	.word	0x20000f78
 8002038:	2000126c 	.word	0x2000126c
 800203c:	200011e8 	.word	0x200011e8

08002040 <HAL_GPIO_EXTI_Callback>:
}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop

08002044 <Error_Handler>:
 8002044:	b672      	cpsid	i
    while (1)
 8002046:	e7fe      	b.n	8002046 <Error_Handler+0x2>

08002048 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8002048:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <RetargetInit+0x1c>)
  gHuart = huart;
 800204c:	4906      	ldr	r1, [pc, #24]	; (8002068 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 800204e:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 8002050:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 8002052:	2300      	movs	r3, #0
  gHuart = huart;
 8002054:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 8002056:	68a8      	ldr	r0, [r5, #8]
 8002058:	2202      	movs	r2, #2
}
 800205a:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 800205c:	4619      	mov	r1, r3
 800205e:	f012 bdfb 	b.w	8014c58 <setvbuf>
 8002062:	bf00      	nop
 8002064:	20000594 	.word	0x20000594
 8002068:	2000d38c 	.word	0x2000d38c

0800206c <_isatty>:

int _isatty(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800206c:	2802      	cmp	r0, #2
 800206e:	d801      	bhi.n	8002074 <_isatty+0x8>
    return 1;
 8002070:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 8002072:	4770      	bx	lr
int _isatty(int fd) {
 8002074:	b508      	push	{r3, lr}
  errno = EBADF;
 8002076:	f011 ffc9 	bl	801400c <__errno>
 800207a:	2309      	movs	r3, #9
 800207c:	6003      	str	r3, [r0, #0]
  return 0;
 800207e:	2000      	movs	r0, #0
}
 8002080:	bd08      	pop	{r3, pc}
 8002082:	bf00      	nop

08002084 <_write>:

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002084:	3801      	subs	r0, #1
 8002086:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 8002088:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800208a:	d80c      	bhi.n	80020a6 <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <_write+0x30>)
 800208e:	4614      	mov	r4, r2
 8002090:	6818      	ldr	r0, [r3, #0]
 8002092:	b292      	uxth	r2, r2
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
 8002098:	f004 fe4c 	bl	8006d34 <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
    else
      return EIO;
 800209c:	2800      	cmp	r0, #0
 800209e:	bf18      	it	ne
 80020a0:	2405      	movne	r4, #5
  }
  errno = EBADF;
  return -1;
}
 80020a2:	4620      	mov	r0, r4
 80020a4:	bd10      	pop	{r4, pc}
  errno = EBADF;
 80020a6:	f011 ffb1 	bl	801400c <__errno>
 80020aa:	2309      	movs	r3, #9
 80020ac:	6003      	str	r3, [r0, #0]
  return -1;
 80020ae:	f04f 34ff 	mov.w	r4, #4294967295
 80020b2:	e7f6      	b.n	80020a2 <_write+0x1e>
 80020b4:	2000d38c 	.word	0x2000d38c

080020b8 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80020b8:	2802      	cmp	r0, #2
 80020ba:	d801      	bhi.n	80020c0 <_close+0x8>
    return 0;
 80020bc:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 80020be:	4770      	bx	lr
int _close(int fd) {
 80020c0:	b508      	push	{r3, lr}
  errno = EBADF;
 80020c2:	f011 ffa3 	bl	801400c <__errno>
 80020c6:	2309      	movs	r3, #9
 80020c8:	6003      	str	r3, [r0, #0]
  return -1;
 80020ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 80020ce:	bd08      	pop	{r3, pc}

080020d0 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80020d0:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80020d2:	f011 ff9b 	bl	801400c <__errno>
 80020d6:	2309      	movs	r3, #9
 80020d8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80020da:	f04f 30ff 	mov.w	r0, #4294967295
 80020de:	bd08      	pop	{r3, pc}

080020e0 <_read>:

int _read(int fd, char* ptr, int len) {
 80020e0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80020e2:	b958      	cbnz	r0, 80020fc <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80020e4:	4a09      	ldr	r2, [pc, #36]	; (800210c <_read+0x2c>)
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ea:	6810      	ldr	r0, [r2, #0]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f004 fb6f 	bl	80067d0 <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
    else
      return EIO;
 80020f2:	2800      	cmp	r0, #0
 80020f4:	bf0c      	ite	eq
 80020f6:	2001      	moveq	r0, #1
 80020f8:	2005      	movne	r0, #5
  }
  errno = EBADF;
  return -1;
}
 80020fa:	bd08      	pop	{r3, pc}
  errno = EBADF;
 80020fc:	f011 ff86 	bl	801400c <__errno>
 8002100:	2309      	movs	r3, #9
 8002102:	6003      	str	r3, [r0, #0]
  return -1;
 8002104:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002108:	bd08      	pop	{r3, pc}
 800210a:	bf00      	nop
 800210c:	2000d38c 	.word	0x2000d38c

08002110 <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002110:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 8002112:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002114:	d804      	bhi.n	8002120 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8002116:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800211a:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 800211c:	2000      	movs	r0, #0
 800211e:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8002120:	f011 ff74 	bl	801400c <__errno>
 8002124:	2309      	movs	r3, #9
 8002126:	6003      	str	r3, [r0, #0]
}
 8002128:	2000      	movs	r0, #0
 800212a:	bd08      	pop	{r3, pc}

0800212c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212c:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <HAL_MspInit+0x2c>)
 800212e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002130:	f042 0201 	orr.w	r2, r2, #1
 8002134:	661a      	str	r2, [r3, #96]	; 0x60
 8002136:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8002138:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213a:	f002 0201 	and.w	r2, r2, #1
 800213e:	9200      	str	r2, [sp, #0]
 8002140:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002144:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002148:	659a      	str	r2, [r3, #88]	; 0x58
 800214a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002154:	b002      	add	sp, #8
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	00000000 	.word	0x00000000

08002160 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002160:	b530      	push	{r4, r5, lr}
 8002162:	4604      	mov	r4, r0
 8002164:	b099      	sub	sp, #100	; 0x64
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002166:	2254      	movs	r2, #84	; 0x54
 8002168:	2100      	movs	r1, #0
 800216a:	a802      	add	r0, sp, #8
 800216c:	f012 fb4c 	bl	8014808 <memset>
  if(hadc->Instance==ADC1)
 8002170:	4b2f      	ldr	r3, [pc, #188]	; (8002230 <HAL_ADC_MspInit+0xd0>)
 8002172:	6822      	ldr	r2, [r4, #0]
 8002174:	429a      	cmp	r2, r3
 8002176:	d001      	beq.n	800217c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002178:	b019      	add	sp, #100	; 0x64
 800217a:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800217c:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8002210 <HAL_ADC_MspInit+0xb0>
 8002180:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002184:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8002218 <HAL_ADC_MspInit+0xb8>
 8002188:	ed8d 7b04 	vstr	d7, [sp, #16]
 800218c:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8002220 <HAL_ADC_MspInit+0xc0>
 8002190:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002194:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8002228 <HAL_ADC_MspInit+0xc8>
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002198:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800219c:	a802      	add	r0, sp, #8
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800219e:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80021a2:	9314      	str	r3, [sp, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a4:	f003 fa0c 	bl	80055c0 <HAL_RCCEx_PeriphCLKConfig>
 80021a8:	bb58      	cbnz	r0, 8002202 <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 80021aa:	4a22      	ldr	r2, [pc, #136]	; (8002234 <HAL_ADC_MspInit+0xd4>)
    hdma_adc1.Instance = DMA1_Channel1;
 80021ac:	4d22      	ldr	r5, [pc, #136]	; (8002238 <HAL_ADC_MspInit+0xd8>)
    __HAL_RCC_ADC_CLK_ENABLE();
 80021ae:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80021b0:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80021b4:	64d1      	str	r1, [r2, #76]	; 0x4c
 80021b6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel1;
 80021b8:	4920      	ldr	r1, [pc, #128]	; (800223c <HAL_ADC_MspInit+0xdc>)
 80021ba:	6029      	str	r1, [r5, #0]
    __HAL_RCC_ADC_CLK_ENABLE();
 80021bc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80021c0:	9201      	str	r2, [sp, #4]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80021c2:	2300      	movs	r3, #0
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021c4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC_CLK_ENABLE();
 80021c6:	9a01      	ldr	r2, [sp, #4]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021c8:	622b      	str	r3, [r5, #32]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021ca:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021ce:	e9c5 3103 	strd	r3, r1, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021d2:	616a      	str	r2, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021d8:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021da:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021dc:	e9c5 3301 	strd	r3, r3, [r5, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021e0:	e9c5 1206 	strd	r1, r2, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021e4:	f001 fa24 	bl	8003630 <HAL_DMA_Init>
 80021e8:	b970      	cbnz	r0, 8002208 <HAL_ADC_MspInit+0xa8>
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80021ea:	2200      	movs	r2, #0
 80021ec:	4611      	mov	r1, r2
 80021ee:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021f0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80021f2:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80021f4:	f001 f8cc 	bl	8003390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80021f8:	2012      	movs	r0, #18
 80021fa:	f001 f907 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 80021fe:	b019      	add	sp, #100	; 0x64
 8002200:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8002202:	f7ff ff1f 	bl	8002044 <Error_Handler>
 8002206:	e7d0      	b.n	80021aa <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 8002208:	f7ff ff1c 	bl	8002044 <Error_Handler>
 800220c:	e7ed      	b.n	80021ea <HAL_ADC_MspInit+0x8a>
 800220e:	bf00      	nop
 8002210:	00004000 	.word	0x00004000
 8002214:	00000002 	.word	0x00000002
 8002218:	00000001 	.word	0x00000001
 800221c:	00000008 	.word	0x00000008
 8002220:	00000007 	.word	0x00000007
 8002224:	00000002 	.word	0x00000002
 8002228:	00000002 	.word	0x00000002
 800222c:	01000000 	.word	0x01000000
 8002230:	50040000 	.word	0x50040000
 8002234:	40021000 	.word	0x40021000
 8002238:	20001280 	.word	0x20001280
 800223c:	40020008 	.word	0x40020008

08002240 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002240:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8002242:	4a1b      	ldr	r2, [pc, #108]	; (80022b0 <HAL_DAC_MspInit+0x70>)
 8002244:	6801      	ldr	r1, [r0, #0]
{
 8002246:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	2300      	movs	r3, #0
  if(hdac->Instance==DAC1)
 800224a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002250:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002254:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC1)
 8002256:	d002      	beq.n	800225e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002258:	b009      	add	sp, #36	; 0x24
 800225a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 800225e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002262:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002266:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80022a8 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_DAC1_CLK_ENABLE();
 800226a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800226c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002270:	659a      	str	r2, [r3, #88]	; 0x58
 8002272:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002274:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8002278:	9200      	str	r2, [sp, #0]
 800227a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800227e:	f042 0201 	orr.w	r2, r2, #1
 8002282:	64da      	str	r2, [r3, #76]	; 0x4c
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228c:	a902      	add	r1, sp, #8
 800228e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002292:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002298:	f001 fb1c 	bl	80038d4 <HAL_GPIO_Init>
}
 800229c:	b009      	add	sp, #36	; 0x24
 800229e:	f85d fb04 	ldr.w	pc, [sp], #4
 80022a2:	bf00      	nop
 80022a4:	f3af 8000 	nop.w
 80022a8:	00000030 	.word	0x00000030
 80022ac:	00000003 	.word	0x00000003
 80022b0:	40007400 	.word	0x40007400
 80022b4:	00000000 	.word	0x00000000

080022b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022b8:	b510      	push	{r4, lr}
 80022ba:	4604      	mov	r4, r0
 80022bc:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022be:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022c0:	2254      	movs	r2, #84	; 0x54
 80022c2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80022c8:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80022cc:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022ce:	f012 fa9b 	bl	8014808 <memset>
  if(hi2c->Instance==I2C1)
 80022d2:	4b1b      	ldr	r3, [pc, #108]	; (8002340 <HAL_I2C_MspInit+0x88>)
 80022d4:	6822      	ldr	r2, [r4, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d001      	beq.n	80022de <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022da:	b01c      	add	sp, #112	; 0x70
 80022dc:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022de:	2340      	movs	r3, #64	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022e2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e4:	f003 f96c 	bl	80055c0 <HAL_RCCEx_PeriphCLKConfig>
 80022e8:	bb18      	cbnz	r0, 8002332 <HAL_I2C_MspInit+0x7a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ea:	4c16      	ldr	r4, [pc, #88]	; (8002344 <HAL_I2C_MspInit+0x8c>)
 80022ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80022f4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022f6:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8002338 <HAL_I2C_MspInit+0x80>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002300:	2304      	movs	r3, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002304:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002306:	2200      	movs	r2, #0
 8002308:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230a:	a902      	add	r1, sp, #8
 800230c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002310:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002314:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002318:	f001 fadc 	bl	80038d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800231c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800231e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002322:	65a3      	str	r3, [r4, #88]	; 0x58
 8002324:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002326:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	9b01      	ldr	r3, [sp, #4]
}
 800232e:	b01c      	add	sp, #112	; 0x70
 8002330:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002332:	f7ff fe87 	bl	8002044 <Error_Handler>
 8002336:	e7d8      	b.n	80022ea <HAL_I2C_MspInit+0x32>
 8002338:	00000600 	.word	0x00000600
 800233c:	00000012 	.word	0x00000012
 8002340:	40005400 	.word	0x40005400
 8002344:	40021000 	.word	0x40021000

08002348 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002348:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 800234a:	4b28      	ldr	r3, [pc, #160]	; (80023ec <HAL_SPI_MspInit+0xa4>)
 800234c:	6802      	ldr	r2, [r0, #0]
{
 800234e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002350:	2400      	movs	r4, #0
  if(hspi->Instance==SPI1)
 8002352:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002354:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002358:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800235c:	9406      	str	r4, [sp, #24]
  if(hspi->Instance==SPI1)
 800235e:	d001      	beq.n	8002364 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002360:	b008      	add	sp, #32
 8002362:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002364:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8002368:	4605      	mov	r5, r0
 800236a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236c:	4820      	ldr	r0, [pc, #128]	; (80023f0 <HAL_SPI_MspInit+0xa8>)
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800236e:	4e21      	ldr	r6, [pc, #132]	; (80023f4 <HAL_SPI_MspInit+0xac>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002370:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002374:	661a      	str	r2, [r3, #96]	; 0x60
 8002376:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002378:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800237c:	9200      	str	r2, [sp, #0]
 800237e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002380:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002382:	f042 0202 	orr.w	r2, r2, #2
 8002386:	64da      	str	r2, [r3, #76]	; 0x4c
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002390:	2238      	movs	r2, #56	; 0x38
 8002392:	2302      	movs	r3, #2
 8002394:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002398:	2201      	movs	r2, #1
 800239a:	2303      	movs	r3, #3
 800239c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023a2:	2305      	movs	r3, #5
 80023a4:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a8:	f001 fa94 	bl	80038d4 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80023ac:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <HAL_SPI_MspInit+0xb0>)
 80023ae:	2301      	movs	r3, #1
 80023b0:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80023b4:	4630      	mov	r0, r6
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023b6:	2210      	movs	r2, #16
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023b8:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ba:	e9c6 2402 	strd	r2, r4, [r6, #8]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023be:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023c2:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023c6:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80023c8:	f001 f932 	bl	8003630 <HAL_DMA_Init>
 80023cc:	b958      	cbnz	r0, 80023e6 <HAL_SPI_MspInit+0x9e>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	4611      	mov	r1, r2
 80023d2:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80023d4:	656e      	str	r6, [r5, #84]	; 0x54
 80023d6:	62b5      	str	r5, [r6, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023d8:	f000 ffda 	bl	8003390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80023dc:	2023      	movs	r0, #35	; 0x23
 80023de:	f001 f815 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 80023e2:	b008      	add	sp, #32
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80023e6:	f7ff fe2d 	bl	8002044 <Error_Handler>
 80023ea:	e7f0      	b.n	80023ce <HAL_SPI_MspInit+0x86>
 80023ec:	40013000 	.word	0x40013000
 80023f0:	48000400 	.word	0x48000400
 80023f4:	200012c8 	.word	0x200012c8
 80023f8:	40020030 	.word	0x40020030

080023fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023fc:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 80023fe:	6803      	ldr	r3, [r0, #0]
 8002400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002404:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 8002406:	d02a      	beq.n	800245e <HAL_TIM_Base_MspInit+0x62>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8002408:	4a20      	ldr	r2, [pc, #128]	; (800248c <HAL_TIM_Base_MspInit+0x90>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d005      	beq.n	800241a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 800240e:	4a20      	ldr	r2, [pc, #128]	; (8002490 <HAL_TIM_Base_MspInit+0x94>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d00f      	beq.n	8002434 <HAL_TIM_Base_MspInit+0x38>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002414:	b005      	add	sp, #20
 8002416:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 800241a:	4b1e      	ldr	r3, [pc, #120]	; (8002494 <HAL_TIM_Base_MspInit+0x98>)
 800241c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800241e:	f042 0210 	orr.w	r2, r2, #16
 8002422:	659a      	str	r2, [r3, #88]	; 0x58
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	9b02      	ldr	r3, [sp, #8]
}
 800242e:	b005      	add	sp, #20
 8002430:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <HAL_TIM_Base_MspInit+0x98>)
 8002436:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002438:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800243c:	6619      	str	r1, [r3, #96]	; 0x60
 800243e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002440:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002446:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002448:	2019      	movs	r0, #25
 800244a:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 800244c:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800244e:	f000 ff9f 	bl	8003390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002452:	2019      	movs	r0, #25
}
 8002454:	b005      	add	sp, #20
 8002456:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800245a:	f000 bfd7 	b.w	800340c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800245e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002464:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002466:	f041 0101 	orr.w	r1, r1, #1
 800246a:	6599      	str	r1, [r3, #88]	; 0x58
 800246c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002474:	201c      	movs	r0, #28
 8002476:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002478:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800247a:	f000 ff89 	bl	8003390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800247e:	201c      	movs	r0, #28
}
 8002480:	b005      	add	sp, #20
 8002482:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002486:	f000 bfc1 	b.w	800340c <HAL_NVIC_EnableIRQ>
 800248a:	bf00      	nop
 800248c:	40001000 	.word	0x40001000
 8002490:	40014400 	.word	0x40014400
 8002494:	40021000 	.word	0x40021000

08002498 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002498:	b530      	push	{r4, r5, lr}
 800249a:	4604      	mov	r4, r0
 800249c:	b09d      	sub	sp, #116	; 0x74
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024a0:	2254      	movs	r2, #84	; 0x54
 80024a2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80024a8:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80024ac:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024ae:	f012 f9ab 	bl	8014808 <memset>
  if(huart->Instance==USART2)
 80024b2:	4b21      	ldr	r3, [pc, #132]	; (8002538 <HAL_UART_MspInit+0xa0>)
 80024b4:	6822      	ldr	r2, [r4, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d001      	beq.n	80024be <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024ba:	b01d      	add	sp, #116	; 0x74
 80024bc:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80024be:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024c0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80024c2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024c4:	f003 f87c 	bl	80055c0 <HAL_RCCEx_PeriphCLKConfig>
 80024c8:	2800      	cmp	r0, #0
 80024ca:	d131      	bne.n	8002530 <HAL_UART_MspInit+0x98>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024cc:	4b1b      	ldr	r3, [pc, #108]	; (800253c <HAL_UART_MspInit+0xa4>)
 80024ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024d0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80024d4:	659a      	str	r2, [r3, #88]	; 0x58
 80024d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024d8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80024dc:	9200      	str	r2, [sp, #0]
 80024de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80024e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80024ea:	2004      	movs	r0, #4
 80024ec:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80024f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80024f8:	2400      	movs	r4, #0
 80024fa:	2503      	movs	r5, #3
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80024fc:	a902      	add	r1, sp, #8
 80024fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002502:	2307      	movs	r3, #7
 8002504:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002506:	e9cd 4504 	strd	r4, r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250a:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800250c:	f001 f9e2 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002510:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002514:	2302      	movs	r3, #2
 8002516:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800251a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800251c:	2303      	movs	r3, #3
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800251e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002522:	e9cd 4504 	strd	r4, r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002526:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002528:	f001 f9d4 	bl	80038d4 <HAL_GPIO_Init>
}
 800252c:	b01d      	add	sp, #116	; 0x74
 800252e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8002530:	f7ff fd88 	bl	8002044 <Error_Handler>
 8002534:	e7ca      	b.n	80024cc <HAL_UART_MspInit+0x34>
 8002536:	bf00      	nop
 8002538:	40004400 	.word	0x40004400
 800253c:	40021000 	.word	0x40021000

08002540 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8002540:	e7fe      	b.n	8002540 <NMI_Handler>
 8002542:	bf00      	nop

08002544 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <HardFault_Handler>
 8002546:	bf00      	nop

08002548 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002548:	e7fe      	b.n	8002548 <MemManage_Handler>
 800254a:	bf00      	nop

0800254c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800254c:	e7fe      	b.n	800254c <BusFault_Handler>
 800254e:	bf00      	nop

08002550 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <UsageFault_Handler>
 8002552:	bf00      	nop

08002554 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop

08002558 <DebugMon_Handler>:
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop

0800255c <PendSV_Handler>:
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop

08002560 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002560:	f000 b8b4 	b.w	80026cc <HAL_IncTick>

08002564 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002564:	4801      	ldr	r0, [pc, #4]	; (800256c <DMA1_Channel1_IRQHandler+0x8>)
 8002566:	f001 b967 	b.w	8003838 <HAL_DMA_IRQHandler>
 800256a:	bf00      	nop
 800256c:	20001280 	.word	0x20001280

08002570 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002570:	4801      	ldr	r0, [pc, #4]	; (8002578 <DMA1_Channel3_IRQHandler+0x8>)
 8002572:	f001 b961 	b.w	8003838 <HAL_DMA_IRQHandler>
 8002576:	bf00      	nop
 8002578:	200012c8 	.word	0x200012c8

0800257c <ADC1_IRQHandler>:
void ADC1_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800257c:	4801      	ldr	r0, [pc, #4]	; (8002584 <ADC1_IRQHandler+0x8>)
 800257e:	f000 b9b3 	b.w	80028e8 <HAL_ADC_IRQHandler>
 8002582:	bf00      	nop
 8002584:	20001208 	.word	0x20001208

08002588 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002588:	4801      	ldr	r0, [pc, #4]	; (8002590 <TIM1_UP_TIM16_IRQHandler+0x8>)
 800258a:	f004 b82b 	b.w	80065e4 <HAL_TIM_IRQHandler>
 800258e:	bf00      	nop
 8002590:	200013c4 	.word	0x200013c4

08002594 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002594:	4801      	ldr	r0, [pc, #4]	; (800259c <TIM2_IRQHandler+0x8>)
 8002596:	f004 b825 	b.w	80065e4 <HAL_TIM_IRQHandler>
 800259a:	bf00      	nop
 800259c:	20001410 	.word	0x20001410

080025a0 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80025a0:	4801      	ldr	r0, [pc, #4]	; (80025a8 <SPI1_IRQHandler+0x8>)
 80025a2:	f003 bddf 	b.w	8006164 <HAL_SPI_IRQHandler>
 80025a6:	bf00      	nop
 80025a8:	20001360 	.word	0x20001360

080025ac <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ICM_INT_Pin);
 80025ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80025b0:	f001 ba7c 	b.w	8003aac <HAL_GPIO_EXTI_IRQHandler>

080025b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025b4:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b6:	4c0c      	ldr	r4, [pc, #48]	; (80025e8 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <_sbrk+0x38>)
 80025ba:	490d      	ldr	r1, [pc, #52]	; (80025f0 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80025bc:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025be:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 80025c0:	b12a      	cbz	r2, 80025ce <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025c2:	4410      	add	r0, r2
 80025c4:	4288      	cmp	r0, r1
 80025c6:	d807      	bhi.n	80025d8 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80025c8:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 80025ca:	4610      	mov	r0, r2
 80025cc:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80025ce:	4a09      	ldr	r2, [pc, #36]	; (80025f4 <_sbrk+0x40>)
 80025d0:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80025d2:	4410      	add	r0, r2
 80025d4:	4288      	cmp	r0, r1
 80025d6:	d9f7      	bls.n	80025c8 <_sbrk+0x14>
    errno = ENOMEM;
 80025d8:	f011 fd18 	bl	801400c <__errno>
 80025dc:	230c      	movs	r3, #12
    return (void *)-1;
 80025de:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 80025e2:	6003      	str	r3, [r0, #0]
}
 80025e4:	4610      	mov	r0, r2
 80025e6:	bd10      	pop	{r4, pc}
 80025e8:	2000d390 	.word	0x2000d390
 80025ec:	20010000 	.word	0x20010000
 80025f0:	00000400 	.word	0x00000400
 80025f4:	2000da30 	.word	0x2000da30

080025f8 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025f8:	4a03      	ldr	r2, [pc, #12]	; (8002608 <SystemInit+0x10>)
 80025fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025fe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002602:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002606:	4770      	bx	lr
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800260c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002644 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002610:	f7ff fff2 	bl	80025f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002614:	480c      	ldr	r0, [pc, #48]	; (8002648 <LoopForever+0x6>)
  ldr r1, =_edata
 8002616:	490d      	ldr	r1, [pc, #52]	; (800264c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002618:	4a0d      	ldr	r2, [pc, #52]	; (8002650 <LoopForever+0xe>)
  movs r3, #0
 800261a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800261c:	e002      	b.n	8002624 <LoopCopyDataInit>

0800261e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800261e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002622:	3304      	adds	r3, #4

08002624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002628:	d3f9      	bcc.n	800261e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800262a:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800262c:	4c0a      	ldr	r4, [pc, #40]	; (8002658 <LoopForever+0x16>)
  movs r3, #0
 800262e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002630:	e001      	b.n	8002636 <LoopFillZerobss>

08002632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002634:	3204      	adds	r2, #4

08002636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002638:	d3fb      	bcc.n	8002632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800263a:	f011 fe49 	bl	80142d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800263e:	f7fe ff53 	bl	80014e8 <main>

08002642 <LoopForever>:

LoopForever:
    b LoopForever
 8002642:	e7fe      	b.n	8002642 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002644:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800264c:	20000f40 	.word	0x20000f40
  ldr r2, =_sidata
 8002650:	08022364 	.word	0x08022364
  ldr r2, =_sbss
 8002654:	20000f40 	.word	0x20000f40
  ldr r4, =_ebss
 8002658:	2000da30 	.word	0x2000da30

0800265c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800265c:	e7fe      	b.n	800265c <CAN1_RX0_IRQHandler>
	...

08002660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002660:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002662:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <HAL_InitTick+0x40>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	b90b      	cbnz	r3, 800266c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002668:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800266a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800266c:	490d      	ldr	r1, [pc, #52]	; (80026a4 <HAL_InitTick+0x44>)
 800266e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002672:	4605      	mov	r5, r0
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	6808      	ldr	r0, [r1, #0]
 800267a:	fbb0 f0f3 	udiv	r0, r0, r3
 800267e:	f000 fed3 	bl	8003428 <HAL_SYSTICK_Config>
 8002682:	4604      	mov	r4, r0
 8002684:	2800      	cmp	r0, #0
 8002686:	d1ef      	bne.n	8002668 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002688:	2d0f      	cmp	r5, #15
 800268a:	d8ed      	bhi.n	8002668 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800268c:	4602      	mov	r2, r0
 800268e:	4629      	mov	r1, r5
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	f000 fe7c 	bl	8003390 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002698:	4b03      	ldr	r3, [pc, #12]	; (80026a8 <HAL_InitTick+0x48>)
 800269a:	4620      	mov	r0, r4
 800269c:	601d      	str	r5, [r3, #0]
}
 800269e:	bd38      	pop	{r3, r4, r5, pc}
 80026a0:	20000024 	.word	0x20000024
 80026a4:	20000020 	.word	0x20000020
 80026a8:	20000028 	.word	0x20000028

080026ac <HAL_Init>:
{
 80026ac:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ae:	2003      	movs	r0, #3
 80026b0:	f000 fe5c 	bl	800336c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026b4:	2000      	movs	r0, #0
 80026b6:	f7ff ffd3 	bl	8002660 <HAL_InitTick>
 80026ba:	b110      	cbz	r0, 80026c2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80026bc:	2401      	movs	r4, #1
}
 80026be:	4620      	mov	r0, r4
 80026c0:	bd10      	pop	{r4, pc}
 80026c2:	4604      	mov	r4, r0
    HAL_MspInit();
 80026c4:	f7ff fd32 	bl	800212c <HAL_MspInit>
}
 80026c8:	4620      	mov	r0, r4
 80026ca:	bd10      	pop	{r4, pc}

080026cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80026cc:	4a03      	ldr	r2, [pc, #12]	; (80026dc <HAL_IncTick+0x10>)
 80026ce:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <HAL_IncTick+0x14>)
 80026d0:	6811      	ldr	r1, [r2, #0]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	440b      	add	r3, r1
 80026d6:	6013      	str	r3, [r2, #0]
}
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	2000d394 	.word	0x2000d394
 80026e0:	20000024 	.word	0x20000024

080026e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80026e4:	4b01      	ldr	r3, [pc, #4]	; (80026ec <HAL_GetTick+0x8>)
 80026e6:	6818      	ldr	r0, [r3, #0]
}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	2000d394 	.word	0x2000d394

080026f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff fff6 	bl	80026e4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80026fa:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80026fc:	d002      	beq.n	8002704 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 80026fe:	4b04      	ldr	r3, [pc, #16]	; (8002710 <HAL_Delay+0x20>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002704:	f7ff ffee 	bl	80026e4 <HAL_GetTick>
 8002708:	1b43      	subs	r3, r0, r5
 800270a:	42a3      	cmp	r3, r4
 800270c:	d3fa      	bcc.n	8002704 <HAL_Delay+0x14>
  {
  }
}
 800270e:	bd38      	pop	{r3, r4, r5, pc}
 8002710:	20000024 	.word	0x20000024

08002714 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002714:	b530      	push	{r4, r5, lr}
 8002716:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002718:	2300      	movs	r3, #0
 800271a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800271c:	2800      	cmp	r0, #0
 800271e:	f000 80b1 	beq.w	8002884 <HAL_ADC_Init+0x170>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002722:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8002724:	4604      	mov	r4, r0
 8002726:	2d00      	cmp	r5, #0
 8002728:	f000 8088 	beq.w	800283c <HAL_ADC_Init+0x128>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800272c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800272e:	6893      	ldr	r3, [r2, #8]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	d505      	bpl.n	8002740 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002734:	6893      	ldr	r3, [r2, #8]
 8002736:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800273a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800273e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002740:	6893      	ldr	r3, [r2, #8]
 8002742:	00dd      	lsls	r5, r3, #3
 8002744:	d419      	bmi.n	800277a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002746:	4b5d      	ldr	r3, [pc, #372]	; (80028bc <HAL_ADC_Init+0x1a8>)
 8002748:	485d      	ldr	r0, [pc, #372]	; (80028c0 <HAL_ADC_Init+0x1ac>)
 800274a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800274c:	6891      	ldr	r1, [r2, #8]
 800274e:	099b      	lsrs	r3, r3, #6
 8002750:	fba0 0303 	umull	r0, r3, r0, r3
 8002754:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8002758:	099b      	lsrs	r3, r3, #6
 800275a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800275e:	3301      	adds	r3, #1
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002766:	6091      	str	r1, [r2, #8]
 8002768:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800276a:	9b01      	ldr	r3, [sp, #4]
 800276c:	b12b      	cbz	r3, 800277a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800276e:	9b01      	ldr	r3, [sp, #4]
 8002770:	3b01      	subs	r3, #1
 8002772:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002774:	9b01      	ldr	r3, [sp, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f9      	bne.n	800276e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800277a:	6893      	ldr	r3, [r2, #8]
 800277c:	00d8      	lsls	r0, r3, #3
 800277e:	d44f      	bmi.n	8002820 <HAL_ADC_Init+0x10c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002780:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002782:	f043 0310 	orr.w	r3, r3, #16
 8002786:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002788:	6da3      	ldr	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800278a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800278c:	4303      	orrs	r3, r0
 800278e:	65a3      	str	r3, [r4, #88]	; 0x58
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002790:	6893      	ldr	r3, [r2, #8]
 8002792:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002796:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002798:	d149      	bne.n	800282e <HAL_ADC_Init+0x11a>
 800279a:	06d9      	lsls	r1, r3, #27
 800279c:	d447      	bmi.n	800282e <HAL_ADC_Init+0x11a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800279e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027a0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80027a4:	f043 0302 	orr.w	r3, r3, #2
 80027a8:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027aa:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027ac:	07db      	lsls	r3, r3, #31
 80027ae:	d40a      	bmi.n	80027c6 <HAL_ADC_Init+0xb2>
 80027b0:	4b44      	ldr	r3, [pc, #272]	; (80028c4 <HAL_ADC_Init+0x1b0>)
 80027b2:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027b4:	07dd      	lsls	r5, r3, #31
 80027b6:	d406      	bmi.n	80027c6 <HAL_ADC_Init+0xb2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027b8:	4943      	ldr	r1, [pc, #268]	; (80028c8 <HAL_ADC_Init+0x1b4>)
 80027ba:	6865      	ldr	r5, [r4, #4]
 80027bc:	688b      	ldr	r3, [r1, #8]
 80027be:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80027c2:	432b      	orrs	r3, r5
 80027c4:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80027c6:	68e5      	ldr	r5, [r4, #12]
 80027c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027ca:	f894 1020 	ldrb.w	r1, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80027ce:	432b      	orrs	r3, r5
 80027d0:	68a5      	ldr	r5, [r4, #8]
 80027d2:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027d4:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d6:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80027d8:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027e0:	d04b      	beq.n	800287a <HAL_ADC_Init+0x166>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80027e4:	b121      	cbz	r1, 80027f0 <HAL_ADC_Init+0xdc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80027e6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027e8:	f401 7170 	and.w	r1, r1, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80027ec:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ee:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80027f0:	68d5      	ldr	r5, [r2, #12]
 80027f2:	4936      	ldr	r1, [pc, #216]	; (80028cc <HAL_ADC_Init+0x1b8>)
 80027f4:	4029      	ands	r1, r5
 80027f6:	430b      	orrs	r3, r1
 80027f8:	60d3      	str	r3, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027fa:	6893      	ldr	r3, [r2, #8]
 80027fc:	0759      	lsls	r1, r3, #29
 80027fe:	d523      	bpl.n	8002848 <HAL_ADC_Init+0x134>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002800:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002802:	6923      	ldr	r3, [r4, #16]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d040      	beq.n	800288a <HAL_ADC_Init+0x176>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002808:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800280a:	f023 030f 	bic.w	r3, r3, #15
 800280e:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002810:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002812:	f023 0303 	bic.w	r3, r3, #3
 8002816:	f043 0301 	orr.w	r3, r3, #1
 800281a:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800281c:	b003      	add	sp, #12
 800281e:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002820:	6893      	ldr	r3, [r2, #8]
 8002822:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002826:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800282a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800282c:	d0b5      	beq.n	800279a <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800282e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002830:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002832:	f043 0310 	orr.w	r3, r3, #16
 8002836:	6563      	str	r3, [r4, #84]	; 0x54
}
 8002838:	b003      	add	sp, #12
 800283a:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800283c:	f7ff fc90 	bl	8002160 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002840:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8002842:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8002846:	e771      	b.n	800272c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002848:	6893      	ldr	r3, [r2, #8]
 800284a:	071b      	lsls	r3, r3, #28
 800284c:	d4d9      	bmi.n	8002802 <HAL_ADC_Init+0xee>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800284e:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002850:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002854:	7e25      	ldrb	r5, [r4, #24]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002856:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800285a:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800285c:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002860:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002864:	430b      	orrs	r3, r1
 8002866:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8002868:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800286c:	2b01      	cmp	r3, #1
 800286e:	d014      	beq.n	800289a <HAL_ADC_Init+0x186>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002870:	6913      	ldr	r3, [r2, #16]
 8002872:	f023 0301 	bic.w	r3, r3, #1
 8002876:	6113      	str	r3, [r2, #16]
 8002878:	e7c3      	b.n	8002802 <HAL_ADC_Init+0xee>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800287a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800287c:	3901      	subs	r1, #1
 800287e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002882:	e7ae      	b.n	80027e2 <HAL_ADC_Init+0xce>
    return HAL_ERROR;
 8002884:	2001      	movs	r0, #1
}
 8002886:	b003      	add	sp, #12
 8002888:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800288a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800288c:	69e3      	ldr	r3, [r4, #28]
 800288e:	f021 010f 	bic.w	r1, r1, #15
 8002892:	3b01      	subs	r3, #1
 8002894:	430b      	orrs	r3, r1
 8002896:	6313      	str	r3, [r2, #48]	; 0x30
 8002898:	e7ba      	b.n	8002810 <HAL_ADC_Init+0xfc>
        MODIFY_REG(hadc->Instance->CFGR2,
 800289a:	6911      	ldr	r1, [r2, #16]
 800289c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800289e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80028a0:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80028a4:	f021 0104 	bic.w	r1, r1, #4
 80028a8:	432b      	orrs	r3, r5
 80028aa:	430b      	orrs	r3, r1
 80028ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80028ae:	430b      	orrs	r3, r1
 80028b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80028b2:	430b      	orrs	r3, r1
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6113      	str	r3, [r2, #16]
 80028ba:	e7a2      	b.n	8002802 <HAL_ADC_Init+0xee>
 80028bc:	20000020 	.word	0x20000020
 80028c0:	053e2d63 	.word	0x053e2d63
 80028c4:	50040000 	.word	0x50040000
 80028c8:	50040300 	.word	0x50040300
 80028cc:	fff0c007 	.word	0xfff0c007

080028d0 <HAL_ADC_ConvHalfCpltCallback>:
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop

080028d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80028d4:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028d6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80028d8:	f7ff fffa 	bl	80028d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028dc:	bd08      	pop	{r3, pc}
 80028de:	bf00      	nop

080028e0 <HAL_ADC_LevelOutOfWindowCallback>:
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop

080028e4 <HAL_ADC_ErrorCallback>:
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop

080028e8 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 80028e8:	6803      	ldr	r3, [r0, #0]
{
 80028ea:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 80028ec:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80028ee:	685e      	ldr	r6, [r3, #4]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80028f0:	07a9      	lsls	r1, r5, #30
{
 80028f2:	4604      	mov	r4, r0
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80028f4:	d501      	bpl.n	80028fa <HAL_ADC_IRQHandler+0x12>
 80028f6:	07b2      	lsls	r2, r6, #30
 80028f8:	d47d      	bmi.n	80029f6 <HAL_ADC_IRQHandler+0x10e>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80028fa:	0769      	lsls	r1, r5, #29
 80028fc:	d55b      	bpl.n	80029b6 <HAL_ADC_IRQHandler+0xce>
 80028fe:	0772      	lsls	r2, r6, #29
 8002900:	d559      	bpl.n	80029b6 <HAL_ADC_IRQHandler+0xce>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002902:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002904:	06d2      	lsls	r2, r2, #27
 8002906:	d403      	bmi.n	8002910 <HAL_ADC_IRQHandler+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002908:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800290a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800290e:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002916:	d118      	bne.n	800294a <HAL_ADC_IRQHandler+0x62>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002918:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800291a:	0490      	lsls	r0, r2, #18
 800291c:	d415      	bmi.n	800294a <HAL_ADC_IRQHandler+0x62>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	0711      	lsls	r1, r2, #28
 8002922:	d512      	bpl.n	800294a <HAL_ADC_IRQHandler+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	0752      	lsls	r2, r2, #29
 8002928:	f100 80c9 	bmi.w	8002abe <HAL_ADC_IRQHandler+0x1d6>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	f022 020c 	bic.w	r2, r2, #12
 8002932:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002934:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002936:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800293a:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800293c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800293e:	04d8      	lsls	r0, r3, #19
 8002940:	d403      	bmi.n	800294a <HAL_ADC_IRQHandler+0x62>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002942:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800294a:	4620      	mov	r0, r4
 800294c:	f7ff faf0 	bl	8001f30 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	220c      	movs	r2, #12
 8002954:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002956:	06a9      	lsls	r1, r5, #26
 8002958:	d533      	bpl.n	80029c2 <HAL_ADC_IRQHandler+0xda>
 800295a:	06b2      	lsls	r2, r6, #26
 800295c:	d531      	bpl.n	80029c2 <HAL_ADC_IRQHandler+0xda>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800295e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002960:	06d2      	lsls	r2, r2, #27
 8002962:	d403      	bmi.n	800296c <HAL_ADC_IRQHandler+0x84>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002964:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002966:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800296a:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800296c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800296e:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 8002972:	d162      	bne.n	8002a3a <HAL_ADC_IRQHandler+0x152>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800297a:	f000 809a 	beq.w	8002ab2 <HAL_ADC_IRQHandler+0x1ca>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800297e:	68da      	ldr	r2, [r3, #12]
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002980:	0191      	lsls	r1, r2, #6
 8002982:	d45c      	bmi.n	8002a3e <HAL_ADC_IRQHandler+0x156>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002984:	6819      	ldr	r1, [r3, #0]
 8002986:	0648      	lsls	r0, r1, #25
 8002988:	d559      	bpl.n	8002a3e <HAL_ADC_IRQHandler+0x156>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800298a:	0291      	lsls	r1, r2, #10
 800298c:	d457      	bmi.n	8002a3e <HAL_ADC_IRQHandler+0x156>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	0712      	lsls	r2, r2, #28
 8002992:	f100 809d 	bmi.w	8002ad0 <HAL_ADC_IRQHandler+0x1e8>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800299c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800299e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029a4:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80029a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029a8:	05db      	lsls	r3, r3, #23
 80029aa:	d448      	bmi.n	8002a3e <HAL_ADC_IRQHandler+0x156>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6563      	str	r3, [r4, #84]	; 0x54
 80029b4:	e043      	b.n	8002a3e <HAL_ADC_IRQHandler+0x156>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029b6:	0728      	lsls	r0, r5, #28
 80029b8:	d5cd      	bpl.n	8002956 <HAL_ADC_IRQHandler+0x6e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029ba:	0731      	lsls	r1, r6, #28
 80029bc:	d4a1      	bmi.n	8002902 <HAL_ADC_IRQHandler+0x1a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80029be:	06a9      	lsls	r1, r5, #26
 80029c0:	d4cb      	bmi.n	800295a <HAL_ADC_IRQHandler+0x72>
 80029c2:	0668      	lsls	r0, r5, #25
 80029c4:	d414      	bmi.n	80029f0 <HAL_ADC_IRQHandler+0x108>
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80029c6:	0628      	lsls	r0, r5, #24
 80029c8:	d501      	bpl.n	80029ce <HAL_ADC_IRQHandler+0xe6>
 80029ca:	0631      	lsls	r1, r6, #24
 80029cc:	d44a      	bmi.n	8002a64 <HAL_ADC_IRQHandler+0x17c>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80029ce:	05ea      	lsls	r2, r5, #23
 80029d0:	d501      	bpl.n	80029d6 <HAL_ADC_IRQHandler+0xee>
 80029d2:	05f0      	lsls	r0, r6, #23
 80029d4:	d451      	bmi.n	8002a7a <HAL_ADC_IRQHandler+0x192>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80029d6:	05a9      	lsls	r1, r5, #22
 80029d8:	d501      	bpl.n	80029de <HAL_ADC_IRQHandler+0xf6>
 80029da:	05b2      	lsls	r2, r6, #22
 80029dc:	d436      	bmi.n	8002a4c <HAL_ADC_IRQHandler+0x164>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80029de:	06e8      	lsls	r0, r5, #27
 80029e0:	d501      	bpl.n	80029e6 <HAL_ADC_IRQHandler+0xfe>
 80029e2:	06f1      	lsls	r1, r6, #27
 80029e4:	d415      	bmi.n	8002a12 <HAL_ADC_IRQHandler+0x12a>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80029e6:	056d      	lsls	r5, r5, #21
 80029e8:	d501      	bpl.n	80029ee <HAL_ADC_IRQHandler+0x106>
 80029ea:	0570      	lsls	r0, r6, #21
 80029ec:	d451      	bmi.n	8002a92 <HAL_ADC_IRQHandler+0x1aa>
}
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80029f0:	0671      	lsls	r1, r6, #25
 80029f2:	d5e8      	bpl.n	80029c6 <HAL_ADC_IRQHandler+0xde>
 80029f4:	e7b3      	b.n	800295e <HAL_ADC_IRQHandler+0x76>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029f6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80029f8:	06d8      	lsls	r0, r3, #27
 80029fa:	d403      	bmi.n	8002a04 <HAL_ADC_IRQHandler+0x11c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80029fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a02:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002a04:	4620      	mov	r0, r4
 8002a06:	f000 fcaf 	bl	8003368 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	e773      	b.n	80028fa <HAL_ADC_IRQHandler+0x12>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002a12:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002a14:	b112      	cbz	r2, 8002a1c <HAL_ADC_IRQHandler+0x134>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	07d2      	lsls	r2, r2, #31
 8002a1a:	d50b      	bpl.n	8002a34 <HAL_ADC_IRQHandler+0x14c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002a1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a22:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a26:	f043 0302 	orr.w	r3, r3, #2
 8002a2a:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	f7ff ff59 	bl	80028e4 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	2210      	movs	r2, #16
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	e7d5      	b.n	80029e6 <HAL_ADC_IRQHandler+0xfe>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a3a:	68da      	ldr	r2, [r3, #12]
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a3c:	68db      	ldr	r3, [r3, #12]
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a3e:	4620      	mov	r0, r4
 8002a40:	f000 fc8a 	bl	8003358 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002a44:	6823      	ldr	r3, [r4, #0]
 8002a46:	2260      	movs	r2, #96	; 0x60
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	e7bc      	b.n	80029c6 <HAL_ADC_IRQHandler+0xde>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002a4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a52:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002a54:	4620      	mov	r0, r4
 8002a56:	f000 fc85 	bl	8003364 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002a5a:	6823      	ldr	r3, [r4, #0]
 8002a5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	e7bc      	b.n	80029de <HAL_ADC_IRQHandler+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a6a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff ff37 	bl	80028e0 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	2280      	movs	r2, #128	; 0x80
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	e7a9      	b.n	80029ce <HAL_ADC_IRQHandler+0xe6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002a7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a80:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002a82:	4620      	mov	r0, r4
 8002a84:	f000 fc6c 	bl	8003360 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	e7a1      	b.n	80029d6 <HAL_ADC_IRQHandler+0xee>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002a92:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002a94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a98:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002a9a:	6da2      	ldr	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002a9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002aa0:	f042 0208 	orr.w	r2, r2, #8
 8002aa4:	65a2      	str	r2, [r4, #88]	; 0x58
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002aa6:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002aa8:	6019      	str	r1, [r3, #0]
}
 8002aaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002aae:	f000 bc55 	b.w	800335c <HAL_ADCEx_InjectedQueueOverflowCallback>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ab2:	68da      	ldr	r2, [r3, #12]
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002ab4:	490b      	ldr	r1, [pc, #44]	; (8002ae4 <HAL_ADC_IRQHandler+0x1fc>)
 8002ab6:	4391      	bics	r1, r2
 8002ab8:	f47f af64 	bne.w	8002984 <HAL_ADC_IRQHandler+0x9c>
 8002abc:	e7bf      	b.n	8002a3e <HAL_ADC_IRQHandler+0x156>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002abe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ac0:	f043 0310 	orr.w	r3, r3, #16
 8002ac4:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ac6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ac8:	f043 0301 	orr.w	r3, r3, #1
 8002acc:	65a3      	str	r3, [r4, #88]	; 0x58
 8002ace:	e73c      	b.n	800294a <HAL_ADC_IRQHandler+0x62>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ad2:	f043 0310 	orr.w	r3, r3, #16
 8002ad6:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	65a3      	str	r3, [r4, #88]	; 0x58
 8002ae0:	e7ad      	b.n	8002a3e <HAL_ADC_IRQHandler+0x156>
 8002ae2:	bf00      	nop
 8002ae4:	02002000 	.word	0x02002000

08002ae8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ae8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002aea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002aec:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002af0:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002af2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002af4:	d11d      	bne.n	8002b32 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002af6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002af8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002afc:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002afe:	680a      	ldr	r2, [r1, #0]
 8002b00:	f012 0f08 	tst.w	r2, #8
 8002b04:	68ca      	ldr	r2, [r1, #12]
 8002b06:	d01b      	beq.n	8002b40 <ADC_DMAConvCplt+0x58>
 8002b08:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002b0c:	d10d      	bne.n	8002b2a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002b0e:	68ca      	ldr	r2, [r1, #12]
 8002b10:	0494      	lsls	r4, r2, #18
 8002b12:	d40a      	bmi.n	8002b2a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b1e:	04d1      	lsls	r1, r2, #19
 8002b20:	d403      	bmi.n	8002b2a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b24:	f042 0201 	orr.w	r2, r2, #1
 8002b28:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fa00 	bl	8001f30 <HAL_ADC_ConvCpltCallback>
}
 8002b30:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b32:	06d2      	lsls	r2, r2, #27
 8002b34:	d40a      	bmi.n	8002b4c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002b40:	0790      	lsls	r0, r2, #30
 8002b42:	d5e7      	bpl.n	8002b14 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff f9f3 	bl	8001f30 <HAL_ADC_ConvCpltCallback>
 8002b4a:	e7f1      	b.n	8002b30 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fec9 	bl	80028e4 <HAL_ADC_ErrorCallback>
}
 8002b52:	bd10      	pop	{r4, pc}

08002b54 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b54:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002b56:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b58:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002b5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b5e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b60:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002b62:	f043 0304 	orr.w	r3, r3, #4
 8002b66:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b68:	f7ff febc 	bl	80028e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b6c:	bd08      	pop	{r3, pc}
 8002b6e:	bf00      	nop

08002b70 <HAL_ADC_ConfigChannel>:
{
 8002b70:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002b72:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8002b76:	b083      	sub	sp, #12
 8002b78:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002b7a:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002b7c:	f04f 0000 	mov.w	r0, #0
 8002b80:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002b82:	f000 812e 	beq.w	8002de2 <HAL_ADC_ConfigChannel+0x272>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b86:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8002b88:	2001      	movs	r0, #1
 8002b8a:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b8e:	68a2      	ldr	r2, [r4, #8]
 8002b90:	f012 0204 	ands.w	r2, r2, #4
 8002b94:	d15a      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0xdc>
    if (sConfig->Rank <= 5U)
 8002b96:	6848      	ldr	r0, [r1, #4]
 8002b98:	2805      	cmp	r0, #5
 8002b9a:	f240 8097 	bls.w	8002ccc <HAL_ADC_ConfigChannel+0x15c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b9e:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 8002ba0:	f04f 0e1f 	mov.w	lr, #31
 8002ba4:	f000 001f 	and.w	r0, r0, #31
 8002ba8:	fa0e fe00 	lsl.w	lr, lr, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bac:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8002bb0:	ea6f 060e 	mvn.w	r6, lr
 8002bb4:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bb6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8002bba:	f3c5 6c84 	ubfx	ip, r5, #26, #5
 8002bbe:	f85e 5002 	ldr.w	r5, [lr, r2]
 8002bc2:	fa0c f000 	lsl.w	r0, ip, r0
 8002bc6:	46f4      	mov	ip, lr
 8002bc8:	ea05 0e06 	and.w	lr, r5, r6
 8002bcc:	ea40 000e 	orr.w	r0, r0, lr
 8002bd0:	f84c 0002 	str.w	r0, [ip, r2]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bd4:	68a2      	ldr	r2, [r4, #8]
 8002bd6:	0756      	lsls	r6, r2, #29
 8002bd8:	d546      	bpl.n	8002c68 <HAL_ADC_ConfigChannel+0xf8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bda:	68a2      	ldr	r2, [r4, #8]
 8002bdc:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bde:	68a2      	ldr	r2, [r4, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be0:	07d5      	lsls	r5, r2, #31
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002be2:	4606      	mov	r6, r0
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be4:	d413      	bmi.n	8002c0e <HAL_ADC_ConfigChannel+0x9e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002be6:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002be8:	4ab3      	ldr	r2, [pc, #716]	; (8002eb8 <HAL_ADC_ConfigChannel+0x348>)
 8002bea:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 8002bee:	f007 0c18 	and.w	ip, r7, #24
 8002bf2:	fa22 f20c 	lsr.w	r2, r2, ip
 8002bf6:	f3c0 0c12 	ubfx	ip, r0, #0, #19
 8002bfa:	4002      	ands	r2, r0
 8002bfc:	ea25 050c 	bic.w	r5, r5, ip
 8002c00:	432a      	orrs	r2, r5
 8002c02:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c06:	4aad      	ldr	r2, [pc, #692]	; (8002ebc <HAL_ADC_ConfigChannel+0x34c>)
 8002c08:	4297      	cmp	r7, r2
 8002c0a:	f000 8099 	beq.w	8002d40 <HAL_ADC_ConfigChannel+0x1d0>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c0e:	4aac      	ldr	r2, [pc, #688]	; (8002ec0 <HAL_ADC_ConfigChannel+0x350>)
 8002c10:	4216      	tst	r6, r2
 8002c12:	d027      	beq.n	8002c64 <HAL_ADC_ConfigChannel+0xf4>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c14:	4aab      	ldr	r2, [pc, #684]	; (8002ec4 <HAL_ADC_ConfigChannel+0x354>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c16:	49ac      	ldr	r1, [pc, #688]	; (8002ec8 <HAL_ADC_ConfigChannel+0x358>)
 8002c18:	6890      	ldr	r0, [r2, #8]
 8002c1a:	428e      	cmp	r6, r1
 8002c1c:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 8002c20:	d01d      	beq.n	8002c5e <HAL_ADC_ConfigChannel+0xee>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c22:	49aa      	ldr	r1, [pc, #680]	; (8002ecc <HAL_ADC_ConfigChannel+0x35c>)
 8002c24:	428e      	cmp	r6, r1
 8002c26:	f000 80df 	beq.w	8002de8 <HAL_ADC_ConfigChannel+0x278>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c2a:	49a9      	ldr	r1, [pc, #676]	; (8002ed0 <HAL_ADC_ConfigChannel+0x360>)
 8002c2c:	428e      	cmp	r6, r1
 8002c2e:	d119      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0xf4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c30:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002c34:	d116      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0xf4>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c36:	49a7      	ldr	r1, [pc, #668]	; (8002ed4 <HAL_ADC_ConfigChannel+0x364>)
 8002c38:	428c      	cmp	r4, r1
 8002c3a:	d113      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c3c:	6891      	ldr	r1, [r2, #8]
 8002c3e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002c42:	4329      	orrs	r1, r5
 8002c44:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8002c48:	6091      	str	r1, [r2, #8]
}
 8002c4a:	e003      	b.n	8002c54 <HAL_ADC_ConfigChannel+0xe4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c4e:	f042 0220 	orr.w	r2, r2, #32
 8002c52:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8002c5a:	b003      	add	sp, #12
 8002c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c5e:	0201      	lsls	r1, r0, #8
 8002c60:	f140 80fa 	bpl.w	8002e58 <HAL_ADC_ConfigChannel+0x2e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c64:	2000      	movs	r0, #0
 8002c66:	e7f5      	b.n	8002c54 <HAL_ADC_ConfigChannel+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c68:	68a2      	ldr	r2, [r4, #8]
 8002c6a:	0712      	lsls	r2, r2, #28
 8002c6c:	d466      	bmi.n	8002d3c <HAL_ADC_ConfigChannel+0x1cc>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c6e:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(*preg,
 8002c70:	688a      	ldr	r2, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c72:	0dc6      	lsrs	r6, r0, #23
 8002c74:	f006 0604 	and.w	r6, r6, #4
 8002c78:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8002c7c:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8002c80:	fa02 f700 	lsl.w	r7, r2, r0
 8002c84:	f04f 0c07 	mov.w	ip, #7
 8002c88:	5972      	ldr	r2, [r6, r5]
 8002c8a:	fa0c f000 	lsl.w	r0, ip, r0
 8002c8e:	ea22 0200 	bic.w	r2, r2, r0
 8002c92:	433a      	orrs	r2, r7
 8002c94:	5172      	str	r2, [r6, r5]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c96:	690e      	ldr	r6, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002c98:	68e2      	ldr	r2, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c9a:	2e04      	cmp	r6, #4
 8002c9c:	d01e      	beq.n	8002cdc <HAL_ADC_ConfigChannel+0x16c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c9e:	f104 0760 	add.w	r7, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002ca2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002ca6:	0050      	lsls	r0, r2, #1
  MODIFY_REG(*preg,
 8002ca8:	f857 c026 	ldr.w	ip, [r7, r6, lsl #2]
 8002cac:	680a      	ldr	r2, [r1, #0]
 8002cae:	4d8a      	ldr	r5, [pc, #552]	; (8002ed8 <HAL_ADC_ConfigChannel+0x368>)
 8002cb0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002cb4:	ea0c 0505 	and.w	r5, ip, r5
 8002cb8:	4315      	orrs	r5, r2
 8002cba:	694a      	ldr	r2, [r1, #20]
 8002cbc:	4082      	lsls	r2, r0
 8002cbe:	432a      	orrs	r2, r5
 8002cc0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002cc4:	f847 2026 	str.w	r2, [r7, r6, lsl #2]
 8002cc8:	6808      	ldr	r0, [r1, #0]
}
 8002cca:	e788      	b.n	8002bde <HAL_ADC_ConfigChannel+0x6e>
      switch (sConfig->Rank)
 8002ccc:	3802      	subs	r0, #2
 8002cce:	2803      	cmp	r0, #3
 8002cd0:	f200 81a4 	bhi.w	800301c <HAL_ADC_ConfigChannel+0x4ac>
 8002cd4:	e8df f000 	tbb	[pc, r0]
 8002cd8:	a8a39e99 	.word	0xa8a39e99
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cdc:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002cde:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002ce0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002ce2:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ce6:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cea:	2d00      	cmp	r5, #0
 8002cec:	f040 80fa 	bne.w	8002ee4 <HAL_ADC_ConfigChannel+0x374>
 8002cf0:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cf4:	42aa      	cmp	r2, r5
 8002cf6:	f000 814a 	beq.w	8002f8e <HAL_ADC_ConfigChannel+0x41e>
 8002cfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002cfc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cfe:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d02:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8002d06:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8002d0a:	42ae      	cmp	r6, r5
 8002d0c:	f000 8165 	beq.w	8002fda <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d10:	6896      	ldr	r6, [r2, #8]
 8002d12:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d14:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d18:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8002d1c:	42ae      	cmp	r6, r5
 8002d1e:	f000 814a 	beq.w	8002fb6 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d22:	68d6      	ldr	r6, [r2, #12]
 8002d24:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d26:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d2a:	f3c6 6284 	ubfx	r2, r6, #26, #5
 8002d2e:	4295      	cmp	r5, r2
 8002d30:	f47f af55 	bne.w	8002bde <HAL_ADC_ConfigChannel+0x6e>
  MODIFY_REG(*preg,
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d3a:	603a      	str	r2, [r7, #0]
 8002d3c:	6808      	ldr	r0, [r1, #0]
}
 8002d3e:	e74e      	b.n	8002bde <HAL_ADC_ConfigChannel+0x6e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d40:	f1bc 0f00 	cmp.w	ip, #0
 8002d44:	d078      	beq.n	8002e38 <HAL_ADC_ConfigChannel+0x2c8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	fa90 f2a0 	rbit	r2, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d4a:	2a00      	cmp	r2, #0
 8002d4c:	f000 80fb 	beq.w	8002f46 <HAL_ADC_ConfigChannel+0x3d6>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002d50:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d54:	3201      	adds	r2, #1
 8002d56:	f002 021f 	and.w	r2, r2, #31
 8002d5a:	2a09      	cmp	r2, #9
 8002d5c:	f240 80f3 	bls.w	8002f46 <HAL_ADC_ConfigChannel+0x3d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d60:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8002d64:	2a00      	cmp	r2, #0
 8002d66:	f000 814a 	beq.w	8002ffe <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8002d6a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d6e:	3201      	adds	r2, #1
 8002d70:	0692      	lsls	r2, r2, #26
 8002d72:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002d7a:	2d00      	cmp	r5, #0
 8002d7c:	f000 8144 	beq.w	8003008 <HAL_ADC_ConfigChannel+0x498>
  return __builtin_clz(value);
 8002d80:	fab5 f585 	clz	r5, r5
 8002d84:	3501      	adds	r5, #1
 8002d86:	f005 051f 	and.w	r5, r5, #31
 8002d8a:	2601      	movs	r6, #1
 8002d8c:	fa06 f505 	lsl.w	r5, r6, r5
 8002d90:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002d96:	2800      	cmp	r0, #0
 8002d98:	f000 8134 	beq.w	8003004 <HAL_ADC_ConfigChannel+0x494>
  return __builtin_clz(value);
 8002d9c:	fab0 f080 	clz	r0, r0
 8002da0:	1c42      	adds	r2, r0, #1
 8002da2:	f002 001f 	and.w	r0, r2, #31
 8002da6:	f06f 061d 	mvn.w	r6, #29
 8002daa:	2203      	movs	r2, #3
 8002dac:	fb12 6200 	smlabb	r2, r2, r0, r6
 8002db0:	0512      	lsls	r2, r2, #20
 8002db2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002db6:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002db8:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 8002dba:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002dbc:	f006 0604 	and.w	r6, r6, #4
 8002dc0:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8002dc4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002dc8:	fa00 f702 	lsl.w	r7, r0, r2
 8002dcc:	f04f 0c07 	mov.w	ip, #7
 8002dd0:	5970      	ldr	r0, [r6, r5]
 8002dd2:	fa0c f202 	lsl.w	r2, ip, r2
 8002dd6:	ea20 0202 	bic.w	r2, r0, r2
 8002dda:	433a      	orrs	r2, r7
 8002ddc:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002dde:	680e      	ldr	r6, [r1, #0]
}
 8002de0:	e715      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 8002de2:	2002      	movs	r0, #2
}
 8002de4:	b003      	add	sp, #12
 8002de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002de8:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002dec:	f47f af3a 	bne.w	8002c64 <HAL_ADC_ConfigChannel+0xf4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002df0:	f1a1 41f7 	sub.w	r1, r1, #2071986176	; 0x7b800000
 8002df4:	428c      	cmp	r4, r1
 8002df6:	f47f af35 	bne.w	8002c64 <HAL_ADC_ConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002dfa:	6891      	ldr	r1, [r2, #8]
 8002dfc:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002e00:	4329      	orrs	r1, r5
 8002e02:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8002e06:	6091      	str	r1, [r2, #8]
}
 8002e08:	e724      	b.n	8002c54 <HAL_ADC_ConfigChannel+0xe4>
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002e0a:	200c      	movs	r0, #12
 8002e0c:	6048      	str	r0, [r1, #4]
          break;
 8002e0e:	f46f 36f8 	mvn.w	r6, #126976	; 0x1f000
 8002e12:	e6cf      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x44>
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002e14:	2012      	movs	r0, #18
 8002e16:	6048      	str	r0, [r1, #4]
          break;
 8002e18:	f46f 06f8 	mvn.w	r6, #8126464	; 0x7c0000
 8002e1c:	e6ca      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x44>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002e1e:	2018      	movs	r0, #24
 8002e20:	6048      	str	r0, [r1, #4]
          break;
 8002e22:	f06f 56f8 	mvn.w	r6, #520093696	; 0x1f000000
 8002e26:	e6c5      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x44>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002e28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e2c:	604a      	str	r2, [r1, #4]
          break;
 8002e2e:	2000      	movs	r0, #0
 8002e30:	f06f 061f 	mvn.w	r6, #31
 8002e34:	2204      	movs	r2, #4
 8002e36:	e6bd      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x44>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e38:	0e80      	lsrs	r0, r0, #26
 8002e3a:	3001      	adds	r0, #1
 8002e3c:	f000 061f 	and.w	r6, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e40:	2e09      	cmp	r6, #9
 8002e42:	d82b      	bhi.n	8002e9c <HAL_ADC_ConfigChannel+0x32c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e44:	0685      	lsls	r5, r0, #26
 8002e46:	2201      	movs	r2, #1
 8002e48:	40b2      	lsls	r2, r6
 8002e4a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8002e4e:	4315      	orrs	r5, r2
 8002e50:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8002e54:	0512      	lsls	r2, r2, #20
 8002e56:	e7ae      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x246>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e58:	491e      	ldr	r1, [pc, #120]	; (8002ed4 <HAL_ADC_ConfigChannel+0x364>)
 8002e5a:	428c      	cmp	r4, r1
 8002e5c:	f47f af02 	bne.w	8002c64 <HAL_ADC_ConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e60:	6891      	ldr	r1, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e62:	481e      	ldr	r0, [pc, #120]	; (8002edc <HAL_ADC_ConfigChannel+0x36c>)
 8002e64:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002e68:	4329      	orrs	r1, r5
 8002e6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002e6e:	6091      	str	r1, [r2, #8]
 8002e70:	6802      	ldr	r2, [r0, #0]
 8002e72:	491b      	ldr	r1, [pc, #108]	; (8002ee0 <HAL_ADC_ConfigChannel+0x370>)
 8002e74:	0992      	lsrs	r2, r2, #6
 8002e76:	fba1 1202 	umull	r1, r2, r1, r2
 8002e7a:	0992      	lsrs	r2, r2, #6
 8002e7c:	3201      	adds	r2, #1
 8002e7e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002e82:	0092      	lsls	r2, r2, #2
 8002e84:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002e86:	9a01      	ldr	r2, [sp, #4]
 8002e88:	2a00      	cmp	r2, #0
 8002e8a:	f43f aeeb 	beq.w	8002c64 <HAL_ADC_ConfigChannel+0xf4>
            wait_loop_index--;
 8002e8e:	9a01      	ldr	r2, [sp, #4]
 8002e90:	3a01      	subs	r2, #1
 8002e92:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002e94:	9a01      	ldr	r2, [sp, #4]
 8002e96:	2a00      	cmp	r2, #0
 8002e98:	d1f9      	bne.n	8002e8e <HAL_ADC_ConfigChannel+0x31e>
 8002e9a:	e6e3      	b.n	8002c64 <HAL_ADC_ConfigChannel+0xf4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e9c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8002ea0:	0685      	lsls	r5, r0, #26
 8002ea2:	3a1e      	subs	r2, #30
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8002eaa:	0512      	lsls	r2, r2, #20
 8002eac:	fa00 f606 	lsl.w	r6, r0, r6
 8002eb0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002eb4:	4335      	orrs	r5, r6
 8002eb6:	e77e      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x246>
 8002eb8:	0007ffff 	.word	0x0007ffff
 8002ebc:	407f0000 	.word	0x407f0000
 8002ec0:	80080000 	.word	0x80080000
 8002ec4:	50040300 	.word	0x50040300
 8002ec8:	c7520000 	.word	0xc7520000
 8002ecc:	cb840000 	.word	0xcb840000
 8002ed0:	80000001 	.word	0x80000001
 8002ed4:	50040000 	.word	0x50040000
 8002ed8:	03fff000 	.word	0x03fff000
 8002edc:	20000020 	.word	0x20000020
 8002ee0:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002ee8:	b11d      	cbz	r5, 8002ef2 <HAL_ADC_ConfigChannel+0x382>
  return __builtin_clz(value);
 8002eea:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eee:	42aa      	cmp	r2, r5
 8002ef0:	d04d      	beq.n	8002f8e <HAL_ADC_ConfigChannel+0x41e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ef2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ef4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ef6:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002efa:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8002efe:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f02:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002f06:	b11d      	cbz	r5, 8002f10 <HAL_ADC_ConfigChannel+0x3a0>
  return __builtin_clz(value);
 8002f08:	fab5 f585 	clz	r5, r5
 8002f0c:	42ae      	cmp	r6, r5
 8002f0e:	d064      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f10:	6895      	ldr	r5, [r2, #8]
 8002f12:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f14:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f18:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002f20:	b11d      	cbz	r5, 8002f2a <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8002f22:	fab5 f585 	clz	r5, r5
 8002f26:	42ae      	cmp	r6, r5
 8002f28:	d045      	beq.n	8002fb6 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f2a:	68d5      	ldr	r5, [r2, #12]
 8002f2c:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2e:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f32:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f36:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002f3a:	2d00      	cmp	r5, #0
 8002f3c:	f43f ae4f 	beq.w	8002bde <HAL_ADC_ConfigChannel+0x6e>
  return __builtin_clz(value);
 8002f40:	fab5 f585 	clz	r5, r5
 8002f44:	e6f3      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x1be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8002f4a:	2a00      	cmp	r2, #0
 8002f4c:	d063      	beq.n	8003016 <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 8002f4e:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f52:	3201      	adds	r2, #1
 8002f54:	0692      	lsls	r2, r2, #26
 8002f56:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002f5e:	2d00      	cmp	r5, #0
 8002f60:	d057      	beq.n	8003012 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002f62:	fab5 f585 	clz	r5, r5
 8002f66:	3501      	adds	r5, #1
 8002f68:	f005 051f 	and.w	r5, r5, #31
 8002f6c:	2601      	movs	r6, #1
 8002f6e:	fa06 f505 	lsl.w	r5, r6, r5
 8002f72:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d047      	beq.n	800300c <HAL_ADC_ConfigChannel+0x49c>
  return __builtin_clz(value);
 8002f7c:	fab0 f080 	clz	r0, r0
 8002f80:	3001      	adds	r0, #1
 8002f82:	f000 001f 	and.w	r0, r0, #31
 8002f86:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002f8a:	0502      	lsls	r2, r0, #20
 8002f8c:	e713      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x246>
  MODIFY_REG(*preg,
 8002f8e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002f90:	4622      	mov	r2, r4
 8002f92:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002f96:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f9a:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f9c:	6808      	ldr	r0, [r1, #0]
 8002f9e:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8002fa0:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fa4:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fa8:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fac:	2d00      	cmp	r5, #0
 8002fae:	d1a8      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x392>
 8002fb0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002fb4:	e6a9      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x19a>
  MODIFY_REG(*preg,
 8002fb6:	6838      	ldr	r0, [r7, #0]
 8002fb8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002fbc:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fbe:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fc0:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc2:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fc6:	68d2      	ldr	r2, [r2, #12]
 8002fc8:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fcc:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	d1b0      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x3c6>
 8002fd4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002fd8:	e6a9      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x1be>
  MODIFY_REG(*preg,
 8002fda:	6838      	ldr	r0, [r7, #0]
 8002fdc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002fe0:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fe2:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fe4:	6808      	ldr	r0, [r1, #0]
 8002fe6:	6896      	ldr	r6, [r2, #8]
 8002fe8:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fec:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ff0:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ff4:	2d00      	cmp	r5, #0
 8002ff6:	d191      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x3ac>
 8002ff8:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002ffc:	e68e      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x1ac>
 8002ffe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003002:	e6b8      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x206>
 8003004:	4a08      	ldr	r2, [pc, #32]	; (8003028 <HAL_ADC_ConfigChannel+0x4b8>)
 8003006:	e6d6      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x246>
 8003008:	2502      	movs	r5, #2
 800300a:	e6c1      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x220>
 800300c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8003010:	e6d1      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x246>
 8003012:	2502      	movs	r5, #2
 8003014:	e7ad      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x402>
 8003016:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800301a:	e79e      	b.n	8002f5a <HAL_ADC_ConfigChannel+0x3ea>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800301c:	2006      	movs	r0, #6
 800301e:	6048      	str	r0, [r1, #4]
          break;
 8003020:	f46f 66f8 	mvn.w	r6, #1984	; 0x7c0
 8003024:	e5c6      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x44>
 8003026:	bf00      	nop
 8003028:	fe500000 	.word	0xfe500000

0800302c <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800302c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	0752      	lsls	r2, r2, #29
{
 8003032:	b570      	push	{r4, r5, r6, lr}
 8003034:	4604      	mov	r4, r0
 8003036:	d536      	bpl.n	80030a6 <ADC_ConversionStop+0x7a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003038:	689a      	ldr	r2, [r3, #8]
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	0196      	lsls	r6, r2, #6
 800303e:	d504      	bpl.n	800304a <ADC_ConversionStop+0x1e>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003040:	8b20      	ldrh	r0, [r4, #24]
 8003042:	f240 1201 	movw	r2, #257	; 0x101
 8003046:	4290      	cmp	r0, r2
 8003048:	d032      	beq.n	80030b0 <ADC_ConversionStop+0x84>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800304a:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	d00e      	beq.n	800306e <ADC_ConversionStop+0x42>
 8003050:	0752      	lsls	r2, r2, #29
 8003052:	d502      	bpl.n	800305a <ADC_ConversionStop+0x2e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	0796      	lsls	r6, r2, #30
 8003058:	d556      	bpl.n	8003108 <ADC_ConversionStop+0xdc>
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800305a:	2901      	cmp	r1, #1
 800305c:	d03a      	beq.n	80030d4 <ADC_ConversionStop+0xa8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	0710      	lsls	r0, r2, #28
 8003062:	d439      	bmi.n	80030d8 <ADC_ConversionStop+0xac>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003064:	2903      	cmp	r1, #3
 8003066:	bf14      	ite	ne
 8003068:	2504      	movne	r5, #4
 800306a:	250c      	moveq	r5, #12
 800306c:	e002      	b.n	8003074 <ADC_ConversionStop+0x48>
 800306e:	0710      	lsls	r0, r2, #28
 8003070:	d43e      	bmi.n	80030f0 <ADC_ConversionStop+0xc4>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003072:	2508      	movs	r5, #8
    tickstart = HAL_GetTick();
 8003074:	f7ff fb36 	bl	80026e4 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003078:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800307a:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	421d      	tst	r5, r3
 8003080:	d014      	beq.n	80030ac <ADC_ConversionStop+0x80>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003082:	f7ff fb2f 	bl	80026e4 <HAL_GetTick>
 8003086:	1b83      	subs	r3, r0, r6
 8003088:	2b05      	cmp	r3, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800308a:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800308c:	d9f6      	bls.n	800307c <ADC_ConversionStop+0x50>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	422a      	tst	r2, r5
 8003092:	d0f3      	beq.n	800307c <ADC_ConversionStop+0x50>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003094:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003096:	f043 0310 	orr.w	r3, r3, #16
 800309a:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800309c:	6da3      	ldr	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 800309e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a0:	4303      	orrs	r3, r0
 80030a2:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80030a4:	bd70      	pop	{r4, r5, r6, pc}
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	0716      	lsls	r6, r2, #28
 80030aa:	d4c6      	bmi.n	800303a <ADC_ConversionStop+0xe>
  return HAL_OK;
 80030ac:	2000      	movs	r0, #0
}
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	0655      	lsls	r5, r2, #25
 80030b4:	d406      	bmi.n	80030c4 <ADC_ConversionStop+0x98>
 80030b6:	4a1e      	ldr	r2, [pc, #120]	; (8003130 <ADC_ConversionStop+0x104>)
 80030b8:	e001      	b.n	80030be <ADC_ConversionStop+0x92>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80030ba:	3a01      	subs	r2, #1
 80030bc:	d0ea      	beq.n	8003094 <ADC_ConversionStop+0x68>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80030be:	6819      	ldr	r1, [r3, #0]
 80030c0:	0648      	lsls	r0, r1, #25
 80030c2:	d5fa      	bpl.n	80030ba <ADC_ConversionStop+0x8e>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80030c4:	2240      	movs	r2, #64	; 0x40
 80030c6:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	0751      	lsls	r1, r2, #29
 80030cc:	d502      	bpl.n	80030d4 <ADC_ConversionStop+0xa8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	0792      	lsls	r2, r2, #30
 80030d2:	d522      	bpl.n	800311a <ADC_ConversionStop+0xee>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80030d4:	2504      	movs	r5, #4
 80030d6:	e7cd      	b.n	8003074 <ADC_ConversionStop+0x48>
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	0792      	lsls	r2, r2, #30
 80030dc:	d4c2      	bmi.n	8003064 <ADC_ConversionStop+0x38>
  MODIFY_REG(ADCx->CR,
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030e4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80030e8:	f042 0220 	orr.w	r2, r2, #32
 80030ec:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80030ee:	e7b9      	b.n	8003064 <ADC_ConversionStop+0x38>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	0791      	lsls	r1, r2, #30
 80030f4:	d4bd      	bmi.n	8003072 <ADC_ConversionStop+0x46>
  MODIFY_REG(ADCx->CR,
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030fc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003100:	f042 0220 	orr.w	r2, r2, #32
 8003104:	609a      	str	r2, [r3, #8]
 8003106:	e7b4      	b.n	8003072 <ADC_ConversionStop+0x46>
  MODIFY_REG(ADCx->CR,
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800310e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003112:	f042 0210 	orr.w	r2, r2, #16
 8003116:	609a      	str	r2, [r3, #8]
}
 8003118:	e79f      	b.n	800305a <ADC_ConversionStop+0x2e>
  MODIFY_REG(ADCx->CR,
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003120:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003124:	f042 0210 	orr.w	r2, r2, #16
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003128:	2504      	movs	r5, #4
 800312a:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800312c:	e7a2      	b.n	8003074 <ADC_ConversionStop+0x48>
 800312e:	bf00      	nop
 8003130:	a3400000 	.word	0xa3400000

08003134 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003134:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	07d2      	lsls	r2, r2, #31
 800313a:	d501      	bpl.n	8003140 <ADC_Enable+0xc>
  return HAL_OK;
 800313c:	2000      	movs	r0, #0
}
 800313e:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003140:	6899      	ldr	r1, [r3, #8]
 8003142:	4a18      	ldr	r2, [pc, #96]	; (80031a4 <ADC_Enable+0x70>)
 8003144:	4211      	tst	r1, r2
{
 8003146:	b570      	push	{r4, r5, r6, lr}
 8003148:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800314a:	d008      	beq.n	800315e <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800314c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800314e:	f043 0310 	orr.w	r3, r3, #16
 8003152:	6573      	str	r3, [r6, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003154:	6db3      	ldr	r3, [r6, #88]	; 0x58
          return HAL_ERROR;
 8003156:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003158:	4303      	orrs	r3, r0
 800315a:	65b3      	str	r3, [r6, #88]	; 0x58
}
 800315c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	4d11      	ldr	r5, [pc, #68]	; (80031a8 <ADC_Enable+0x74>)
 8003162:	402a      	ands	r2, r5
 8003164:	f042 0201 	orr.w	r2, r2, #1
 8003168:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800316a:	f7ff fabb 	bl	80026e4 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800316e:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003170:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	07d0      	lsls	r0, r2, #31
 8003176:	d413      	bmi.n	80031a0 <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003178:	689a      	ldr	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800317a:	07d1      	lsls	r1, r2, #31
 800317c:	d404      	bmi.n	8003188 <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	402a      	ands	r2, r5
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003188:	f7ff faac 	bl	80026e4 <HAL_GetTick>
 800318c:	1b03      	subs	r3, r0, r4
 800318e:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003190:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003192:	d9ee      	bls.n	8003172 <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	07d2      	lsls	r2, r2, #31
 8003198:	d5d8      	bpl.n	800314c <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	07d0      	lsls	r0, r2, #31
 800319e:	d5eb      	bpl.n	8003178 <ADC_Enable+0x44>
  return HAL_OK;
 80031a0:	2000      	movs	r0, #0
}
 80031a2:	bd70      	pop	{r4, r5, r6, pc}
 80031a4:	8000003f 	.word	0x8000003f
 80031a8:	7fffffc0 	.word	0x7fffffc0

080031ac <HAL_ADC_Start_DMA>:
{
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031ae:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031b0:	689d      	ldr	r5, [r3, #8]
 80031b2:	f015 0504 	ands.w	r5, r5, #4
 80031b6:	d141      	bne.n	800323c <HAL_ADC_Start_DMA+0x90>
    __HAL_LOCK(hadc);
 80031b8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80031bc:	2b01      	cmp	r3, #1
 80031be:	4604      	mov	r4, r0
 80031c0:	d03c      	beq.n	800323c <HAL_ADC_Start_DMA+0x90>
 80031c2:	2301      	movs	r3, #1
 80031c4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
      tmp_hal_status = ADC_Enable(hadc);
 80031c8:	460f      	mov	r7, r1
 80031ca:	4616      	mov	r6, r2
 80031cc:	f7ff ffb2 	bl	8003134 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80031d0:	2800      	cmp	r0, #0
 80031d2:	d135      	bne.n	8003240 <HAL_ADC_Start_DMA+0x94>
        ADC_STATE_CLR_SET(hadc->State,
 80031d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031d6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031d8:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80031da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031de:	f023 0301 	bic.w	r3, r3, #1
 80031e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e6:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80031e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031ea:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031ee:	bf1c      	itt	ne
 80031f0:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 80031f2:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80031f6:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <HAL_ADC_Start_DMA+0x9c>)
 80031fa:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031fc:	4b13      	ldr	r3, [pc, #76]	; (800324c <HAL_ADC_Start_DMA+0xa0>)
 80031fe:	6303      	str	r3, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003200:	251c      	movs	r5, #28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003202:	4b13      	ldr	r3, [pc, #76]	; (8003250 <HAL_ADC_Start_DMA+0xa4>)
 8003204:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003206:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003208:	2500      	movs	r5, #0
 800320a:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800320e:	684d      	ldr	r5, [r1, #4]
 8003210:	f045 0510 	orr.w	r5, r5, #16
 8003214:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003216:	68cd      	ldr	r5, [r1, #12]
 8003218:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800321c:	4633      	mov	r3, r6
 800321e:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003220:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003222:	3140      	adds	r1, #64	; 0x40
 8003224:	f000 fa78 	bl	8003718 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003228:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800322a:	6893      	ldr	r3, [r2, #8]
 800322c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003230:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003234:	f043 0304 	orr.w	r3, r3, #4
 8003238:	6093      	str	r3, [r2, #8]
}
 800323a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_hal_status = HAL_BUSY;
 800323c:	2002      	movs	r0, #2
}
 800323e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 8003240:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8003244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003246:	bf00      	nop
 8003248:	08002ae9 	.word	0x08002ae9
 800324c:	080028d5 	.word	0x080028d5
 8003250:	08002b55 	.word	0x08002b55

08003254 <ADC_Disable>:
{
 8003254:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003256:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	0795      	lsls	r5, r2, #30
 800325c:	d502      	bpl.n	8003264 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800325e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003260:	2000      	movs	r0, #0
}
 8003262:	bd38      	pop	{r3, r4, r5, pc}
 8003264:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003266:	07d4      	lsls	r4, r2, #31
 8003268:	d52b      	bpl.n	80032c2 <ADC_Disable+0x6e>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	f002 020d 	and.w	r2, r2, #13
 8003270:	2a01      	cmp	r2, #1
 8003272:	4604      	mov	r4, r0
 8003274:	d008      	beq.n	8003288 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003276:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003278:	f043 0310 	orr.w	r3, r3, #16
 800327c:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800327e:	6da3      	ldr	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003280:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003282:	4303      	orrs	r3, r0
 8003284:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8003286:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800328e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003292:	2103      	movs	r1, #3
 8003294:	f042 0202 	orr.w	r2, r2, #2
 8003298:	609a      	str	r2, [r3, #8]
 800329a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800329c:	f7ff fa22 	bl	80026e4 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032a0:	6823      	ldr	r3, [r4, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 80032a6:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032a8:	d50b      	bpl.n	80032c2 <ADC_Disable+0x6e>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032aa:	f7ff fa1b 	bl	80026e4 <HAL_GetTick>
 80032ae:	1b40      	subs	r0, r0, r5
 80032b0:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032b2:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032b4:	d902      	bls.n	80032bc <ADC_Disable+0x68>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	07d2      	lsls	r2, r2, #31
 80032ba:	d4dc      	bmi.n	8003276 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	07db      	lsls	r3, r3, #31
 80032c0:	d4f3      	bmi.n	80032aa <ADC_Disable+0x56>
  return HAL_OK;
 80032c2:	2000      	movs	r0, #0
}
 80032c4:	bd38      	pop	{r3, r4, r5, pc}
 80032c6:	bf00      	nop

080032c8 <HAL_ADC_Stop_DMA>:
{
 80032c8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 80032ca:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d028      	beq.n	8003324 <HAL_ADC_Stop_DMA+0x5c>
 80032d2:	2301      	movs	r3, #1
 80032d4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80032d8:	2103      	movs	r1, #3
 80032da:	4604      	mov	r4, r0
 80032dc:	f7ff fea6 	bl	800302c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80032e0:	4605      	mov	r5, r0
 80032e2:	b9d0      	cbnz	r0, 800331a <HAL_ADC_Stop_DMA+0x52>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80032e4:	6823      	ldr	r3, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80032e6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	f022 0201 	bic.w	r2, r2, #1
 80032ee:	60da      	str	r2, [r3, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80032f0:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80032f4:	2a02      	cmp	r2, #2
 80032f6:	d018      	beq.n	800332a <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	f022 0210 	bic.w	r2, r2, #16
 80032fe:	605a      	str	r2, [r3, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff ffa7 	bl	8003254 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003306:	4605      	mov	r5, r0
 8003308:	b938      	cbnz	r0, 800331a <HAL_ADC_Stop_DMA+0x52>
      ADC_STATE_CLR_SET(hadc->State,
 800330a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800330c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800331a:	2300      	movs	r3, #0
 800331c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003320:	4628      	mov	r0, r5
 8003322:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hadc);
 8003324:	2502      	movs	r5, #2
}
 8003326:	4628      	mov	r0, r5
 8003328:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800332a:	f000 fa3b 	bl	80037a4 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 800332e:	4605      	mov	r5, r0
 8003330:	b160      	cbz	r0, 800334c <HAL_ADC_Stop_DMA+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003332:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003334:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800333a:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800333c:	6853      	ldr	r3, [r2, #4]
 800333e:	f023 0310 	bic.w	r3, r3, #16
      (void)ADC_Disable(hadc);
 8003342:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003344:	6053      	str	r3, [r2, #4]
      (void)ADC_Disable(hadc);
 8003346:	f7ff ff85 	bl	8003254 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800334a:	e7e6      	b.n	800331a <HAL_ADC_Stop_DMA+0x52>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	6853      	ldr	r3, [r2, #4]
 8003350:	f023 0310 	bic.w	r3, r3, #16
 8003354:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8003356:	e7d3      	b.n	8003300 <HAL_ADC_Stop_DMA+0x38>

08003358 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop

0800335c <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop

08003360 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop

08003364 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop

08003368 <HAL_ADCEx_EndOfSamplingCallback>:
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800336c:	4907      	ldr	r1, [pc, #28]	; (800338c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800336e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003370:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003372:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003376:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800337a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800337c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800337e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003382:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003386:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	e000ed00 	.word	0xe000ed00

08003390 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003390:	4b1c      	ldr	r3, [pc, #112]	; (8003404 <HAL_NVIC_SetPriority+0x74>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003398:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339a:	f1c3 0e07 	rsb	lr, r3, #7
 800339e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033a6:	bf28      	it	cs
 80033a8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ac:	f1bc 0f06 	cmp.w	ip, #6
 80033b0:	d91b      	bls.n	80033ea <HAL_NVIC_SetPriority+0x5a>
 80033b2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b4:	f04f 3cff 	mov.w	ip, #4294967295
 80033b8:	fa0c fc03 	lsl.w	ip, ip, r3
 80033bc:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c0:	f04f 3cff 	mov.w	ip, #4294967295
 80033c4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80033c8:	ea21 010c 	bic.w	r1, r1, ip
 80033cc:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80033ce:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d0:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80033d4:	db0c      	blt.n	80033f0 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80033da:	0109      	lsls	r1, r1, #4
 80033dc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80033e0:	b2c9      	uxtb	r1, r1
 80033e2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80033e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80033ea:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ec:	4613      	mov	r3, r2
 80033ee:	e7e7      	b.n	80033c0 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_NVIC_SetPriority+0x78>)
 80033f2:	f000 000f 	and.w	r0, r0, #15
 80033f6:	0109      	lsls	r1, r1, #4
 80033f8:	4403      	add	r3, r0
 80033fa:	b2c9      	uxtb	r1, r1
 80033fc:	7619      	strb	r1, [r3, #24]
 80033fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8003402:	bf00      	nop
 8003404:	e000ed00 	.word	0xe000ed00
 8003408:	e000ecfc 	.word	0xe000ecfc

0800340c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800340c:	2800      	cmp	r0, #0
 800340e:	db08      	blt.n	8003422 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003410:	4a04      	ldr	r2, [pc, #16]	; (8003424 <HAL_NVIC_EnableIRQ+0x18>)
 8003412:	0941      	lsrs	r1, r0, #5
 8003414:	2301      	movs	r3, #1
 8003416:	f000 001f 	and.w	r0, r0, #31
 800341a:	fa03 f000 	lsl.w	r0, r3, r0
 800341e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003422:	4770      	bx	lr
 8003424:	e000e100 	.word	0xe000e100

08003428 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003428:	3801      	subs	r0, #1
 800342a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800342e:	d210      	bcs.n	8003452 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003430:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003432:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003436:	4c08      	ldr	r4, [pc, #32]	; (8003458 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003438:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 800343e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003442:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003444:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003446:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003448:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800344a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800344e:	6119      	str	r1, [r3, #16]
 8003450:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003452:	2001      	movs	r0, #1
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 800345c:	b188      	cbz	r0, 8003482 <HAL_DAC_Init+0x26>
{
 800345e:	b510      	push	{r4, lr}
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003460:	7903      	ldrb	r3, [r0, #4]
 8003462:	4604      	mov	r4, r0
 8003464:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003468:	b13b      	cbz	r3, 800347a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800346a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800346c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800346e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8003470:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003472:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8003474:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8003476:	4618      	mov	r0, r3
}
 8003478:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800347a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800347c:	f7fe fee0 	bl	8002240 <HAL_DAC_MspInit>
 8003480:	e7f3      	b.n	800346a <HAL_DAC_Init+0xe>
     return HAL_ERROR;
 8003482:	2001      	movs	r0, #1
}
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop

08003488 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003488:	7943      	ldrb	r3, [r0, #5]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d027      	beq.n	80034de <HAL_DAC_Start+0x56>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800348e:	6802      	ldr	r2, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8003490:	2302      	movs	r3, #2
{
 8003492:	b410      	push	{r4}
  hdac->State = HAL_DAC_STATE_BUSY;
 8003494:	7103      	strb	r3, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8003496:	6814      	ldr	r4, [r2, #0]
 8003498:	f001 0c10 	and.w	ip, r1, #16
 800349c:	2301      	movs	r3, #1
 800349e:	fa03 f30c 	lsl.w	r3, r3, ip
 80034a2:	4323      	orrs	r3, r4
 80034a4:	6013      	str	r3, [r2, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80034a6:	6813      	ldr	r3, [r2, #0]
  if(Channel == DAC_CHANNEL_1)
 80034a8:	b979      	cbnz	r1, 80034ca <HAL_DAC_Start+0x42>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80034aa:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d103      	bne.n	80034ba <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80034b2:	6853      	ldr	r3, [r2, #4]
 80034b4:	f043 0301 	orr.w	r3, r3, #1
 80034b8:	6053      	str	r3, [r2, #4]
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034ba:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_READY;
 80034bc:	2201      	movs	r2, #1
 80034be:	7102      	strb	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 80034c0:	7143      	strb	r3, [r0, #5]

  /* Return function status */
  return HAL_OK;
}
 80034c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 80034c6:	4618      	mov	r0, r3
}
 80034c8:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 80034ca:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80034ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034d2:	d1f2      	bne.n	80034ba <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80034d4:	6853      	ldr	r3, [r2, #4]
 80034d6:	f043 0302 	orr.w	r3, r3, #2
 80034da:	6053      	str	r3, [r2, #4]
 80034dc:	e7ed      	b.n	80034ba <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 80034de:	2002      	movs	r0, #2
}
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop

080034e4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80034e4:	b410      	push	{r4}
 80034e6:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80034e8:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0;
 80034ea:	2400      	movs	r4, #0
 80034ec:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80034ee:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80034f0:	b951      	cbnz	r1, 8003508 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80034f2:	9901      	ldr	r1, [sp, #4]
 80034f4:	3108      	adds	r1, #8
 80034f6:	440a      	add	r2, r1
 80034f8:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80034fa:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 80034fc:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80034fe:	6013      	str	r3, [r2, #0]
}
 8003500:	b003      	add	sp, #12
 8003502:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003506:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003508:	9901      	ldr	r1, [sp, #4]
 800350a:	3114      	adds	r1, #20
 800350c:	440a      	add	r2, r1
 800350e:	9201      	str	r2, [sp, #4]
 8003510:	e7f3      	b.n	80034fa <HAL_DAC_SetValue+0x16>
 8003512:	bf00      	nop

08003514 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003516:	7943      	ldrb	r3, [r0, #5]
 8003518:	2b01      	cmp	r3, #1
{
 800351a:	4606      	mov	r6, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800351c:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hdac);
 800351e:	d07c      	beq.n	800361a <HAL_DAC_ConfigChannel+0x106>
 8003520:	2301      	movs	r3, #1
 8003522:	7173      	strb	r3, [r6, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003524:	2804      	cmp	r0, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8003526:	f04f 0302 	mov.w	r3, #2
 800352a:	460c      	mov	r4, r1
 800352c:	4615      	mov	r5, r2
 800352e:	7133      	strb	r3, [r6, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003530:	d038      	beq.n	80035a4 <HAL_DAC_ConfigChannel+0x90>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003532:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003534:	f002 0210 	and.w	r2, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003538:	6923      	ldr	r3, [r4, #16]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d108      	bne.n	8003550 <HAL_DAC_ConfigChannel+0x3c>
    tmpreg1 = hdac->Instance->CCR;
 800353e:	6b8d      	ldr	r5, [r1, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003540:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003542:	271f      	movs	r7, #31
 8003544:	4097      	lsls	r7, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003546:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003548:	ea25 0507 	bic.w	r5, r5, r7
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800354c:	432b      	orrs	r3, r5
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800354e:	638b      	str	r3, [r1, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003550:	e9d4 3502 	ldrd	r3, r5, [r4, #8]
 8003554:	432b      	orrs	r3, r5
 8003556:	4303      	orrs	r3, r0
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003558:	2507      	movs	r5, #7
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800355a:	6860      	ldr	r0, [r4, #4]
  tmpreg1 = hdac->Instance->MCR;
 800355c:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800355e:	4095      	lsls	r5, r2
 8003560:	ea24 0405 	bic.w	r4, r4, r5
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003564:	4093      	lsls	r3, r2
 8003566:	4323      	orrs	r3, r4
  hdac->Instance->MCR = tmpreg1;
 8003568:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800356a:	680b      	ldr	r3, [r1, #0]
 800356c:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8003570:	4094      	lsls	r4, r2
 8003572:	ea23 0304 	bic.w	r3, r3, r4
 8003576:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8003578:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800357a:	f640 74fc 	movw	r4, #4092	; 0xffc
 800357e:	4094      	lsls	r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003580:	4090      	lsls	r0, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003582:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003586:	4303      	orrs	r3, r0
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003588:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800358a:	680b      	ldr	r3, [r1, #0]
 800358c:	20c0      	movs	r0, #192	; 0xc0
 800358e:	fa00 f202 	lsl.w	r2, r0, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003592:	2400      	movs	r4, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003594:	ea23 0202 	bic.w	r2, r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8003598:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800359a:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800359c:	7133      	strb	r3, [r6, #4]
  __HAL_UNLOCK(hdac);
 800359e:	7174      	strb	r4, [r6, #5]

  /* Return function status */
  return HAL_OK;
 80035a0:	4620      	mov	r0, r4
}
 80035a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tickstart = HAL_GetTick();
 80035a4:	f7ff f89e 	bl	80026e4 <HAL_GetTick>
 80035a8:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 80035aa:	b12d      	cbz	r5, 80035b8 <HAL_DAC_ConfigChannel+0xa4>
 80035ac:	e014      	b.n	80035d8 <HAL_DAC_ConfigChannel+0xc4>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80035ae:	f7ff f899 	bl	80026e4 <HAL_GetTick>
 80035b2:	1bc3      	subs	r3, r0, r7
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d832      	bhi.n	800361e <HAL_DAC_ConfigChannel+0x10a>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80035b8:	6833      	ldr	r3, [r6, #0]
 80035ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035bc:	041b      	lsls	r3, r3, #16
 80035be:	d4f6      	bmi.n	80035ae <HAL_DAC_ConfigChannel+0x9a>
      HAL_Delay(1);
 80035c0:	2001      	movs	r0, #1
 80035c2:	f7ff f895 	bl	80026f0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80035c6:	6831      	ldr	r1, [r6, #0]
 80035c8:	69a3      	ldr	r3, [r4, #24]
 80035ca:	640b      	str	r3, [r1, #64]	; 0x40
 80035cc:	e00e      	b.n	80035ec <HAL_DAC_ConfigChannel+0xd8>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80035ce:	f7ff f889 	bl	80026e4 <HAL_GetTick>
 80035d2:	1bc3      	subs	r3, r0, r7
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d822      	bhi.n	800361e <HAL_DAC_ConfigChannel+0x10a>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80035d8:	6833      	ldr	r3, [r6, #0]
 80035da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035dc:	2b00      	cmp	r3, #0
 80035de:	dbf6      	blt.n	80035ce <HAL_DAC_ConfigChannel+0xba>
      HAL_Delay(1U);
 80035e0:	2001      	movs	r0, #1
 80035e2:	f7ff f885 	bl	80026f0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80035e6:	6831      	ldr	r1, [r6, #0]
 80035e8:	69a3      	ldr	r3, [r4, #24]
 80035ea:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80035ec:	f005 0210 	and.w	r2, r5, #16
 80035f0:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 80035f2:	69e0      	ldr	r0, [r4, #28]
 80035f4:	f240 35ff 	movw	r5, #1023	; 0x3ff
 80035f8:	4095      	lsls	r5, r2
 80035fa:	4090      	lsls	r0, r2
 80035fc:	ea23 0305 	bic.w	r3, r3, r5
 8003600:	4303      	orrs	r3, r0
 8003602:	648b      	str	r3, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003604:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8003606:	6a20      	ldr	r0, [r4, #32]
 8003608:	25ff      	movs	r5, #255	; 0xff
 800360a:	4095      	lsls	r5, r2
 800360c:	4090      	lsls	r0, r2
 800360e:	ea23 0305 	bic.w	r3, r3, r5
 8003612:	4303      	orrs	r3, r0
 8003614:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003616:	6820      	ldr	r0, [r4, #0]
 8003618:	e78e      	b.n	8003538 <HAL_DAC_ConfigChannel+0x24>
  __HAL_LOCK(hdac);
 800361a:	2002      	movs	r0, #2
}
 800361c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800361e:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003620:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003622:	f043 0308 	orr.w	r3, r3, #8
 8003626:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003628:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 800362a:	4610      	mov	r0, r2
}
 800362c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800362e:	bf00      	nop

08003630 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003630:	2800      	cmp	r0, #0
 8003632:	d050      	beq.n	80036d6 <HAL_DMA_Init+0xa6>
{
 8003634:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003636:	4b32      	ldr	r3, [pc, #200]	; (8003700 <HAL_DMA_Init+0xd0>)
 8003638:	6804      	ldr	r4, [r0, #0]
 800363a:	429c      	cmp	r4, r3
 800363c:	d942      	bls.n	80036c4 <HAL_DMA_Init+0x94>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800363e:	4a31      	ldr	r2, [pc, #196]	; (8003704 <HAL_DMA_Init+0xd4>)
 8003640:	4b31      	ldr	r3, [pc, #196]	; (8003708 <HAL_DMA_Init+0xd8>)
    hdma->DmaBaseAddress = DMA2;
 8003642:	4d32      	ldr	r5, [pc, #200]	; (800370c <HAL_DMA_Init+0xdc>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003644:	4422      	add	r2, r4
 8003646:	fba3 3202 	umull	r3, r2, r3, r2
 800364a:	0912      	lsrs	r2, r2, #4
 800364c:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800364e:	2302      	movs	r3, #2
 8003650:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003654:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003658:	6907      	ldr	r7, [r0, #16]
  tmp = hdma->Instance->CCR;
 800365a:	6821      	ldr	r1, [r4, #0]
 800365c:	6405      	str	r5, [r0, #64]	; 0x40
  tmp |=  hdma->Init.Direction        |
 800365e:	4333      	orrs	r3, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003660:	433b      	orrs	r3, r7
 8003662:	6947      	ldr	r7, [r0, #20]
 8003664:	6442      	str	r2, [r0, #68]	; 0x44
 8003666:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003668:	6987      	ldr	r7, [r0, #24]
 800366a:	433b      	orrs	r3, r7
 800366c:	69c7      	ldr	r7, [r0, #28]
 800366e:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003670:	6a07      	ldr	r7, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003672:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8003676:	f021 0170 	bic.w	r1, r1, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800367a:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 800367c:	430b      	orrs	r3, r1
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800367e:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8003682:	6023      	str	r3, [r4, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003684:	d014      	beq.n	80036b0 <HAL_DMA_Init+0x80>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003686:	4b22      	ldr	r3, [pc, #136]	; (8003710 <HAL_DMA_Init+0xe0>)
 8003688:	429d      	cmp	r5, r3
 800368a:	d026      	beq.n	80036da <HAL_DMA_Init+0xaa>
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800368c:	f8d3 14a8 	ldr.w	r1, [r3, #1192]	; 0x4a8
 8003690:	f002 021c 	and.w	r2, r2, #28
 8003694:	240f      	movs	r4, #15
 8003696:	4094      	lsls	r4, r2
 8003698:	ea21 0104 	bic.w	r1, r1, r4
 800369c:	f8c3 14a8 	str.w	r1, [r3, #1192]	; 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80036a0:	6841      	ldr	r1, [r0, #4]
 80036a2:	f8d3 44a8 	ldr.w	r4, [r3, #1192]	; 0x4a8
 80036a6:	fa01 f202 	lsl.w	r2, r1, r2
 80036aa:	4322      	orrs	r2, r4
 80036ac:	f8c3 24a8 	str.w	r2, [r3, #1192]	; 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036b2:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b4:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036b6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 80036ba:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
}
 80036be:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80036c0:	4618      	mov	r0, r3
}
 80036c2:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036c4:	4a13      	ldr	r2, [pc, #76]	; (8003714 <HAL_DMA_Init+0xe4>)
 80036c6:	4b10      	ldr	r3, [pc, #64]	; (8003708 <HAL_DMA_Init+0xd8>)
    hdma->DmaBaseAddress = DMA1;
 80036c8:	4d11      	ldr	r5, [pc, #68]	; (8003710 <HAL_DMA_Init+0xe0>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036ca:	4422      	add	r2, r4
 80036cc:	fba3 3202 	umull	r3, r2, r3, r2
 80036d0:	0912      	lsrs	r2, r2, #4
 80036d2:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 80036d4:	e7bb      	b.n	800364e <HAL_DMA_Init+0x1e>
    return HAL_ERROR;
 80036d6:	2001      	movs	r0, #1
}
 80036d8:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80036da:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 80036de:	f002 021c 	and.w	r2, r2, #28
 80036e2:	240f      	movs	r4, #15
 80036e4:	4094      	lsls	r4, r2
 80036e6:	ea21 0104 	bic.w	r1, r1, r4
 80036ea:	f8c5 10a8 	str.w	r1, [r5, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80036ee:	6843      	ldr	r3, [r0, #4]
 80036f0:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 80036f4:	4093      	lsls	r3, r2
 80036f6:	430b      	orrs	r3, r1
 80036f8:	f8c5 30a8 	str.w	r3, [r5, #168]	; 0xa8
 80036fc:	e7d8      	b.n	80036b0 <HAL_DMA_Init+0x80>
 80036fe:	bf00      	nop
 8003700:	40020407 	.word	0x40020407
 8003704:	bffdfbf8 	.word	0xbffdfbf8
 8003708:	cccccccd 	.word	0xcccccccd
 800370c:	40020400 	.word	0x40020400
 8003710:	40020000 	.word	0x40020000
 8003714:	bffdfff8 	.word	0xbffdfff8

08003718 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003718:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800371a:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800371e:	2c01      	cmp	r4, #1
 8003720:	d03d      	beq.n	800379e <HAL_DMA_Start_IT+0x86>
 8003722:	2401      	movs	r4, #1
 8003724:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003728:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 800372c:	2c01      	cmp	r4, #1
 800372e:	fa5f fc84 	uxtb.w	ip, r4
 8003732:	d005      	beq.n	8003740 <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003734:	2300      	movs	r3, #0
 8003736:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 800373a:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 800373c:	2002      	movs	r0, #2
}
 800373e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003740:	2502      	movs	r5, #2
 8003742:	f880 5025 	strb.w	r5, [r0, #37]	; 0x25
    __HAL_DMA_DISABLE(hdma);
 8003746:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003748:	2500      	movs	r5, #0
 800374a:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800374c:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800374e:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8003750:	f026 0601 	bic.w	r6, r6, #1
 8003754:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003756:	f005 051c 	and.w	r5, r5, #28
 800375a:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800375c:	fa0c f505 	lsl.w	r5, ip, r5
 8003760:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003762:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003764:	6883      	ldr	r3, [r0, #8]
 8003766:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8003768:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800376a:	bf0b      	itete	eq
 800376c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800376e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003770:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003772:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8003774:	b153      	cbz	r3, 800378c <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	f043 030e 	orr.w	r3, r3, #14
 800377c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003784:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003786:	6023      	str	r3, [r4, #0]
}
 8003788:	bc70      	pop	{r4, r5, r6}
 800378a:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	f023 0304 	bic.w	r3, r3, #4
 8003792:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003794:	6823      	ldr	r3, [r4, #0]
 8003796:	f043 030a 	orr.w	r3, r3, #10
 800379a:	6023      	str	r3, [r4, #0]
 800379c:	e7ef      	b.n	800377e <HAL_DMA_Start_IT+0x66>
  __HAL_LOCK(hdma);
 800379e:	2002      	movs	r0, #2
}
 80037a0:	bc70      	pop	{r4, r5, r6}
 80037a2:	4770      	bx	lr

080037a4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a4:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d006      	beq.n	80037ba <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ac:	2204      	movs	r2, #4
    __HAL_UNLOCK(hdma);
 80037ae:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037b0:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80037b2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80037b6:	2001      	movs	r0, #1
 80037b8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037ba:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037bc:	6c43      	ldr	r3, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037be:	6811      	ldr	r1, [r2, #0]
 80037c0:	f021 010e 	bic.w	r1, r1, #14
 80037c4:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80037c6:	6811      	ldr	r1, [r2, #0]
 80037c8:	f021 0101 	bic.w	r1, r1, #1
 80037cc:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037ce:	f04f 0c01 	mov.w	ip, #1
 80037d2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80037d4:	f003 031c 	and.w	r3, r3, #28
 80037d8:	fa0c f303 	lsl.w	r3, ip, r3
 80037dc:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80037de:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80037e0:	f880 c025 	strb.w	ip, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80037e4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 80037e8:	4618      	mov	r0, r3
}
 80037ea:	4770      	bx	lr

080037ec <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037ec:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80037f0:	2a02      	cmp	r2, #2
 80037f2:	d003      	beq.n	80037fc <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f4:	2204      	movs	r2, #4
 80037f6:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80037f8:	2001      	movs	r0, #1
}
 80037fa:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037fc:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8003800:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003802:	680c      	ldr	r4, [r1, #0]
 8003804:	f024 040e 	bic.w	r4, r4, #14
 8003808:	600c      	str	r4, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800380a:	680c      	ldr	r4, [r1, #0]
 800380c:	f024 0401 	bic.w	r4, r4, #1
 8003810:	600c      	str	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003812:	f002 021c 	and.w	r2, r2, #28
 8003816:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003818:	2101      	movs	r1, #1
 800381a:	fa01 f202 	lsl.w	r2, r1, r2
 800381e:	6062      	str	r2, [r4, #4]
    if(hdma->XferAbortCallback != NULL)
 8003820:	6b82      	ldr	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003822:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003826:	2400      	movs	r4, #0
 8003828:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800382c:	b112      	cbz	r2, 8003834 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 800382e:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8003830:	4620      	mov	r0, r4
}
 8003832:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8003834:	4610      	mov	r0, r2
}
 8003836:	bd10      	pop	{r4, pc}

08003838 <HAL_DMA_IRQHandler>:
{
 8003838:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800383a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800383c:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800383e:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003840:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003842:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003844:	f003 031c 	and.w	r3, r3, #28
 8003848:	2204      	movs	r2, #4
 800384a:	409a      	lsls	r2, r3
 800384c:	420a      	tst	r2, r1
 800384e:	d00e      	beq.n	800386e <HAL_DMA_IRQHandler+0x36>
 8003850:	f014 0f04 	tst.w	r4, #4
 8003854:	d00b      	beq.n	800386e <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003856:	682b      	ldr	r3, [r5, #0]
 8003858:	069b      	lsls	r3, r3, #26
 800385a:	d403      	bmi.n	8003864 <HAL_DMA_IRQHandler+0x2c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800385c:	682b      	ldr	r3, [r5, #0]
 800385e:	f023 0304 	bic.w	r3, r3, #4
 8003862:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003864:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003866:	6072      	str	r2, [r6, #4]
      if(hdma->XferHalfCpltCallback != NULL)
 8003868:	b1cb      	cbz	r3, 800389e <HAL_DMA_IRQHandler+0x66>
}
 800386a:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 800386c:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800386e:	2202      	movs	r2, #2
 8003870:	409a      	lsls	r2, r3
 8003872:	420a      	tst	r2, r1
 8003874:	d015      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x6a>
 8003876:	f014 0f02 	tst.w	r4, #2
 800387a:	d012      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x6a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800387c:	682b      	ldr	r3, [r5, #0]
 800387e:	0699      	lsls	r1, r3, #26
 8003880:	d406      	bmi.n	8003890 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003882:	682b      	ldr	r3, [r5, #0]
 8003884:	f023 030a 	bic.w	r3, r3, #10
 8003888:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800388a:	2301      	movs	r3, #1
 800388c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if(hdma->XferCpltCallback != NULL)
 8003890:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003892:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8003894:	2100      	movs	r1, #0
 8003896:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1e5      	bne.n	800386a <HAL_DMA_IRQHandler+0x32>
}
 800389e:	bc70      	pop	{r4, r5, r6}
 80038a0:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80038a2:	2208      	movs	r2, #8
 80038a4:	409a      	lsls	r2, r3
 80038a6:	420a      	tst	r2, r1
 80038a8:	d0f9      	beq.n	800389e <HAL_DMA_IRQHandler+0x66>
 80038aa:	0722      	lsls	r2, r4, #28
 80038ac:	d5f7      	bpl.n	800389e <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ae:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 80038b0:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038b2:	f022 020e 	bic.w	r2, r2, #14
 80038b6:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038b8:	2201      	movs	r2, #1
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 80038be:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038c0:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038c2:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80038c4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 80038c8:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 80038cc:	2900      	cmp	r1, #0
 80038ce:	d0e6      	beq.n	800389e <HAL_DMA_IRQHandler+0x66>
}
 80038d0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80038d2:	4708      	bx	r1

080038d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038d8:	680c      	ldr	r4, [r1, #0]
{
 80038da:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038dc:	2c00      	cmp	r4, #0
 80038de:	f000 80bf 	beq.w	8003a60 <HAL_GPIO_Init+0x18c>
 80038e2:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038e6:	4e62      	ldr	r6, [pc, #392]	; (8003a70 <HAL_GPIO_Init+0x19c>)
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038e8:	9100      	str	r1, [sp, #0]
  uint32_t position = 0x00u;
 80038ea:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038ec:	f04f 0b01 	mov.w	fp, #1
 80038f0:	e063      	b.n	80039ba <HAL_GPIO_Init+0xe6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038f2:	2a03      	cmp	r2, #3
 80038f4:	f040 80ae 	bne.w	8003a54 <HAL_GPIO_Init+0x180>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038f8:	fa02 f20c 	lsl.w	r2, r2, ip
 80038fc:	ea6f 0e02 	mvn.w	lr, r2
      temp = GPIOx->MODER;
 8003900:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003902:	ea07 0e0e 	and.w	lr, r7, lr
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003906:	ea42 020e 	orr.w	r2, r2, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800390a:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 800390e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003910:	d04d      	beq.n	80039ae <HAL_GPIO_Init+0xda>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003912:	4f58      	ldr	r7, [pc, #352]	; (8003a74 <HAL_GPIO_Init+0x1a0>)
 8003914:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	663a      	str	r2, [r7, #96]	; 0x60
 800391c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800391e:	f002 0201 	and.w	r2, r2, #1
 8003922:	9203      	str	r2, [sp, #12]
 8003924:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003926:	f023 0203 	bic.w	r2, r3, #3
 800392a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800392e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003932:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8003936:	f8d2 e008 	ldr.w	lr, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800393a:	00bf      	lsls	r7, r7, #2
 800393c:	210f      	movs	r1, #15
 800393e:	fa01 f807 	lsl.w	r8, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003942:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003946:	ea2e 0e08 	bic.w	lr, lr, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800394a:	d00c      	beq.n	8003966 <HAL_GPIO_Init+0x92>
 800394c:	494a      	ldr	r1, [pc, #296]	; (8003a78 <HAL_GPIO_Init+0x1a4>)
 800394e:	4288      	cmp	r0, r1
 8003950:	f000 8089 	beq.w	8003a66 <HAL_GPIO_Init+0x192>
 8003954:	4949      	ldr	r1, [pc, #292]	; (8003a7c <HAL_GPIO_Init+0x1a8>)
 8003956:	4288      	cmp	r0, r1
 8003958:	bf0c      	ite	eq
 800395a:	2102      	moveq	r1, #2
 800395c:	2107      	movne	r1, #7
 800395e:	fa01 f707 	lsl.w	r7, r1, r7
 8003962:	ea4e 0e07 	orr.w	lr, lr, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003966:	f8c2 e008 	str.w	lr, [r2, #8]
        temp = EXTI->RTSR1;
 800396a:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 800396c:	ea6f 0e0a 	mvn.w	lr, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003970:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 8003972:	bf54      	ite	pl
 8003974:	ea0e 0202 	andpl.w	r2, lr, r2
        {
          temp |= iocurrent;
 8003978:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 800397c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800397e:	68f7      	ldr	r7, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003980:	02a9      	lsls	r1, r5, #10
        temp &= ~(iocurrent);
 8003982:	bf54      	ite	pl
 8003984:	ea0e 0707 	andpl.w	r7, lr, r7
        {
          temp |= iocurrent;
 8003988:	ea4a 0707 	orrmi.w	r7, sl, r7
        }
        EXTI->FTSR1 = temp;
 800398c:	60f7      	str	r7, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800398e:	6877      	ldr	r7, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003990:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 8003992:	bf54      	ite	pl
 8003994:	ea0e 0707 	andpl.w	r7, lr, r7
        {
          temp |= iocurrent;
 8003998:	ea4a 0707 	orrmi.w	r7, sl, r7
        }
        EXTI->EMR1 = temp;
 800399c:	6077      	str	r7, [r6, #4]

        temp = EXTI->IMR1;
 800399e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039a0:	03e9      	lsls	r1, r5, #15
        temp &= ~(iocurrent);
 80039a2:	bf54      	ite	pl
 80039a4:	ea0e 0202 	andpl.w	r2, lr, r2
        {
          temp |= iocurrent;
 80039a8:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 80039ac:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 80039ae:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b0:	fa34 f203 	lsrs.w	r2, r4, r3
 80039b4:	f10c 0c02 	add.w	ip, ip, #2
 80039b8:	d052      	beq.n	8003a60 <HAL_GPIO_Init+0x18c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039ba:	fa0b f803 	lsl.w	r8, fp, r3
    if (iocurrent != 0x00u)
 80039be:	ea18 0a04 	ands.w	sl, r8, r4
 80039c2:	d0f4      	beq.n	80039ae <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039c4:	9900      	ldr	r1, [sp, #0]
 80039c6:	684d      	ldr	r5, [r1, #4]
 80039c8:	f005 0203 	and.w	r2, r5, #3
 80039cc:	1e57      	subs	r7, r2, #1
 80039ce:	2f01      	cmp	r7, #1
 80039d0:	d88f      	bhi.n	80038f2 <HAL_GPIO_Init+0x1e>
        temp = GPIOx->OSPEEDR;
 80039d2:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039d6:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039d8:	2103      	movs	r1, #3
 80039da:	fa01 fe0c 	lsl.w	lr, r1, ip
 80039de:	ea29 090e 	bic.w	r9, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039e2:	fa07 f70c 	lsl.w	r7, r7, ip
 80039e6:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80039ea:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80039ec:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039ee:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039f2:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80039f6:	409f      	lsls	r7, r3
 80039f8:	ea47 0708 	orr.w	r7, r7, r8
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039fc:	ea6f 0e0e 	mvn.w	lr, lr
        GPIOx->OTYPER = temp;
 8003a00:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003a02:	68c7      	ldr	r7, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a04:	9900      	ldr	r1, [sp, #0]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a06:	ea07 080e 	and.w	r8, r7, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a0a:	688f      	ldr	r7, [r1, #8]
 8003a0c:	fa07 f70c 	lsl.w	r7, r7, ip
 8003a10:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a14:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8003a16:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a18:	fa02 f20c 	lsl.w	r2, r2, ip
 8003a1c:	f47f af70 	bne.w	8003900 <HAL_GPIO_Init+0x2c>
        temp = GPIOx->AFR[position >> 3u];
 8003a20:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8003a24:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a28:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8003a2c:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8003a30:	9101      	str	r1, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a32:	9900      	ldr	r1, [sp, #0]
 8003a34:	690f      	ldr	r7, [r1, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a36:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8003a3a:	210f      	movs	r1, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a3c:	fa07 f708 	lsl.w	r7, r7, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a40:	fa01 f808 	lsl.w	r8, r1, r8
 8003a44:	9901      	ldr	r1, [sp, #4]
 8003a46:	ea21 0808 	bic.w	r8, r1, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a4a:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3u] = temp;
 8003a4e:	f8c9 7020 	str.w	r7, [r9, #32]
 8003a52:	e755      	b.n	8003900 <HAL_GPIO_Init+0x2c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a54:	2103      	movs	r1, #3
 8003a56:	fa01 fe0c 	lsl.w	lr, r1, ip
 8003a5a:	ea6f 0e0e 	mvn.w	lr, lr
 8003a5e:	e7d0      	b.n	8003a02 <HAL_GPIO_Init+0x12e>
  }
}
 8003a60:	b005      	add	sp, #20
 8003a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a66:	fa0b f707 	lsl.w	r7, fp, r7
 8003a6a:	ea4e 0e07 	orr.w	lr, lr, r7
 8003a6e:	e77a      	b.n	8003966 <HAL_GPIO_Init+0x92>
 8003a70:	40010400 	.word	0x40010400
 8003a74:	40021000 	.word	0x40021000
 8003a78:	48000400 	.word	0x48000400
 8003a7c:	48000800 	.word	0x48000800

08003a80 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003a80:	6903      	ldr	r3, [r0, #16]
 8003a82:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003a84:	bf14      	ite	ne
 8003a86:	2001      	movne	r0, #1
 8003a88:	2000      	moveq	r0, #0
 8003a8a:	4770      	bx	lr

08003a8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a8c:	b10a      	cbz	r2, 8003a92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a8e:	6181      	str	r1, [r0, #24]
 8003a90:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a92:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop

08003a98 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a98:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a9a:	ea01 0203 	and.w	r2, r1, r3
 8003a9e:	ea21 0103 	bic.w	r1, r1, r3
 8003aa2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003aa6:	6181      	str	r1, [r0, #24]
}
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop

08003aac <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003aac:	4a04      	ldr	r2, [pc, #16]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003aae:	6951      	ldr	r1, [r2, #20]
 8003ab0:	4201      	tst	r1, r0
 8003ab2:	d100      	bne.n	8003ab6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003ab4:	4770      	bx	lr
{
 8003ab6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ab8:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aba:	f7fe fac1 	bl	8002040 <HAL_GPIO_EXTI_Callback>
  }
}
 8003abe:	bd08      	pop	{r3, pc}
 8003ac0:	40010400 	.word	0x40010400

08003ac4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac8:	4682      	mov	sl, r0
 8003aca:	460e      	mov	r6, r1
 8003acc:	4617      	mov	r7, r2
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
              hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	f04f 0820 	mov.w	r8, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ad2:	f8da 3000 	ldr.w	r3, [sl]
 8003ad6:	699d      	ldr	r5, [r3, #24]
 8003ad8:	f015 0504 	ands.w	r5, r5, #4
 8003adc:	f040 80c6 	bne.w	8003c6c <I2C_WaitOnRXNEFlagUntilTimeout+0x1a8>
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ae0:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ae2:	f012 0210 	ands.w	r2, r2, #16
 8003ae6:	d051      	beq.n	8003b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xc8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ae8:	2210      	movs	r2, #16
 8003aea:	61da      	str	r2, [r3, #28]
  uint32_t tickstart = Tickstart;
 8003aec:	46b9      	mov	r9, r7
 8003aee:	1c74      	adds	r4, r6, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003af0:	699a      	ldr	r2, [r3, #24]
 8003af2:	d151      	bne.n	8003b98 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003af4:	0690      	lsls	r0, r2, #26
 8003af6:	f100 80b0 	bmi.w	8003c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x196>
 8003afa:	2d00      	cmp	r5, #0
 8003afc:	f040 80b0 	bne.w	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x19c>
 8003b00:	699c      	ldr	r4, [r3, #24]
 8003b02:	06a1      	lsls	r1, r4, #26
 8003b04:	d5fc      	bpl.n	8003b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x3c>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b06:	f8c3 801c 	str.w	r8, [r3, #28]
 8003b0a:	200d      	movs	r0, #13
 8003b0c:	2407      	movs	r4, #7
 8003b0e:	f04f 0c05 	mov.w	ip, #5
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b12:	2204      	movs	r2, #4

    status = HAL_ERROR;
 8003b14:	2501      	movs	r5, #1
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b16:	6999      	ldr	r1, [r3, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b18:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003b1c:	d027      	beq.n	8003b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xaa>
  {
    error_code |= HAL_I2C_ERROR_BERR;

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b1e:	f44f 7280 	mov.w	r2, #256	; 0x100

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b22:	054e      	lsls	r6, r1, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b24:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b26:	d426      	bmi.n	8003b76 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b28:	058d      	lsls	r5, r1, #22
 8003b2a:	d479      	bmi.n	8003c20 <I2C_WaitOnRXNEFlagUntilTimeout+0x15c>
 8003b2c:	4660      	mov	r0, ip
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b2e:	699a      	ldr	r2, [r3, #24]
 8003b30:	0795      	lsls	r5, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8003b32:	bf44      	itt	mi
 8003b34:	2200      	movmi	r2, #0
 8003b36:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b38:	699a      	ldr	r2, [r3, #24]
 8003b3a:	07d4      	lsls	r4, r2, #31
 8003b3c:	d403      	bmi.n	8003b46 <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b3e:	699a      	ldr	r2, [r3, #24]
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	619a      	str	r2, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	4c5c      	ldr	r4, [pc, #368]	; (8003cbc <I2C_WaitOnRXNEFlagUntilTimeout+0x1f8>)
 8003b4a:	4022      	ands	r2, r4
 8003b4c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003b4e:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b52:	2100      	movs	r1, #0
    hi2c->ErrorCode |= error_code;
 8003b54:	4303      	orrs	r3, r0
    hi2c->State = HAL_I2C_STATE_READY;
 8003b56:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8003b58:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b5c:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003b60:	f88a 2041 	strb.w	r2, [sl, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b64:	f88a 1042 	strb.w	r1, [sl, #66]	; 0x42
      return HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
}
 8003b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b6e:	0548      	lsls	r0, r1, #21
 8003b70:	d551      	bpl.n	8003c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x152>
    error_code |= HAL_I2C_ERROR_OVR;
 8003b72:	f042 0008 	orr.w	r0, r2, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b76:	f44f 6280 	mov.w	r2, #1024	; 0x400
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b7a:	058c      	lsls	r4, r1, #22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b7c:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b7e:	d5d6      	bpl.n	8003b2e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b80:	f040 0002 	orr.w	r0, r0, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b88:	61da      	str	r2, [r3, #28]
  if (status != HAL_OK)
 8003b8a:	e7d0      	b.n	8003b2e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
 8003b8c:	2009      	movs	r0, #9
 8003b8e:	2403      	movs	r4, #3
 8003b90:	f04f 0c01 	mov.w	ip, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003b94:	4615      	mov	r5, r2
 8003b96:	e7be      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b98:	0692      	lsls	r2, r2, #26
 8003b9a:	d45e      	bmi.n	8003c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x196>
 8003b9c:	2d00      	cmp	r5, #0
 8003b9e:	d15f      	bne.n	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x19c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ba0:	f7fe fda0 	bl	80026e4 <HAL_GetTick>
 8003ba4:	eba0 0009 	sub.w	r0, r0, r9
 8003ba8:	4286      	cmp	r6, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003baa:	f8da 3000 	ldr.w	r3, [sl]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003bae:	d301      	bcc.n	8003bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>
 8003bb0:	2e00      	cmp	r6, #0
 8003bb2:	d19c      	bne.n	8003aee <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003bb4:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8003bb6:	f89a 2042 	ldrb.w	r2, [sl, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003bba:	6999      	ldr	r1, [r3, #24]
 8003bbc:	040c      	lsls	r4, r1, #16
          tmp2 = hi2c->Mode;
 8003bbe:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003bc0:	d50f      	bpl.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x11e>
 8003bc2:	0441      	lsls	r1, r0, #17
 8003bc4:	d40d      	bmi.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x11e>
              (tmp1 != I2C_CR2_STOP) && \
 8003bc6:	2a20      	cmp	r2, #32
 8003bc8:	d00b      	beq.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x11e>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bd0:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8003bd2:	f7fe fd87 	bl	80026e4 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bd6:	f8da 3000 	ldr.w	r3, [sl]
            tickstart = HAL_GetTick();
 8003bda:	4681      	mov	r9, r0
 8003bdc:	e001      	b.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x11e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bde:	f8da 3000 	ldr.w	r3, [sl]
 8003be2:	699c      	ldr	r4, [r3, #24]
 8003be4:	f014 0420 	ands.w	r4, r4, #32
 8003be8:	d181      	bne.n	8003aee <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003bea:	f7fe fd7b 	bl	80026e4 <HAL_GetTick>
 8003bee:	eba0 0009 	sub.w	r0, r0, r9
 8003bf2:	2819      	cmp	r0, #25
 8003bf4:	d9f3      	bls.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0x11a>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bf6:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
              __HAL_UNLOCK(hi2c);
 8003bfa:	f88a 4040 	strb.w	r4, [sl, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bfe:	f043 0320 	orr.w	r3, r3, #32
 8003c02:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
              status = HAL_ERROR;
 8003c06:	2501      	movs	r5, #1
              hi2c->State = HAL_I2C_STATE_READY;
 8003c08:	f88a 8041 	strb.w	r8, [sl, #65]	; 0x41
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c0c:	f8da 3000 	ldr.w	r3, [sl]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c10:	f88a 4042 	strb.w	r4, [sl, #66]	; 0x42
              status = HAL_ERROR;
 8003c14:	e7e5      	b.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x11e>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c16:	0589      	lsls	r1, r1, #22
 8003c18:	d504      	bpl.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x160>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c1a:	f042 0002 	orr.w	r0, r2, #2
 8003c1e:	e7b1      	b.n	8003b84 <I2C_WaitOnRXNEFlagUntilTimeout+0xc0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c20:	4620      	mov	r0, r4
 8003c22:	e7af      	b.n	8003b84 <I2C_WaitOnRXNEFlagUntilTimeout+0xc0>
  if (status != HAL_OK)
 8003c24:	2d00      	cmp	r5, #0
 8003c26:	d146      	bne.n	8003cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x1f2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c28:	699a      	ldr	r2, [r3, #24]
 8003c2a:	0692      	lsls	r2, r2, #26
 8003c2c:	d421      	bmi.n	8003c72 <I2C_WaitOnRXNEFlagUntilTimeout+0x1ae>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2e:	f7fe fd59 	bl	80026e4 <HAL_GetTick>
 8003c32:	1bc0      	subs	r0, r0, r7
 8003c34:	42b0      	cmp	r0, r6
 8003c36:	d802      	bhi.n	8003c3e <I2C_WaitOnRXNEFlagUntilTimeout+0x17a>
 8003c38:	2e00      	cmp	r6, #0
 8003c3a:	f47f af4a 	bne.w	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c3e:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	2220      	movs	r2, #32
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c44:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 8003c46:	2100      	movs	r1, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c48:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8003c4c:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 8003c50:	f88a 2041 	strb.w	r2, [sl, #65]	; 0x41
      return HAL_ERROR;
 8003c54:	2001      	movs	r0, #1
}
 8003c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (status == HAL_OK)
 8003c5a:	2d00      	cmp	r5, #0
 8003c5c:	f43f af53 	beq.w	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0x42>
 8003c60:	200d      	movs	r0, #13
 8003c62:	2407      	movs	r4, #7
 8003c64:	f04f 0c05 	mov.w	ip, #5
    error_code |= HAL_I2C_ERROR_AF;
 8003c68:	2204      	movs	r2, #4
 8003c6a:	e754      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
        return HAL_OK;
 8003c6c:	2000      	movs	r0, #0
}
 8003c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003c72:	699a      	ldr	r2, [r3, #24]
 8003c74:	0751      	lsls	r1, r2, #29
 8003c76:	d503      	bpl.n	8003c80 <I2C_WaitOnRXNEFlagUntilTimeout+0x1bc>
 8003c78:	f8ba 2028 	ldrh.w	r2, [sl, #40]	; 0x28
 8003c7c:	2a00      	cmp	r2, #0
 8003c7e:	d1f5      	bne.n	8003c6c <I2C_WaitOnRXNEFlagUntilTimeout+0x1a8>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c80:	699a      	ldr	r2, [r3, #24]
 8003c82:	f012 0210 	ands.w	r2, r2, #16
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c86:	bf1c      	itt	ne
 8003c88:	2110      	movne	r1, #16
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c8a:	2204      	movne	r2, #4
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c8c:	f04f 0420 	mov.w	r4, #32
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c90:	bf18      	it	ne
 8003c92:	61d9      	strne	r1, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c94:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c98:	61dc      	str	r4, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	4907      	ldr	r1, [pc, #28]	; (8003cbc <I2C_WaitOnRXNEFlagUntilTimeout+0x1f8>)
 8003c9e:	400a      	ands	r2, r1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	2100      	movs	r1, #0
        I2C_RESET_CR2(hi2c);
 8003ca2:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8003ca4:	f88a 4041 	strb.w	r4, [sl, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8003ca8:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cac:	f88a 1042 	strb.w	r1, [sl, #66]	; 0x42
        return HAL_ERROR;
 8003cb0:	2001      	movs	r0, #1
}
 8003cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cb6:	4610      	mov	r0, r2
 8003cb8:	e739      	b.n	8003b2e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
 8003cba:	bf00      	nop
 8003cbc:	fe00e800 	.word	0xfe00e800

08003cc0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc4:	4682      	mov	sl, r0
 8003cc6:	460e      	mov	r6, r1
 8003cc8:	4617      	mov	r7, r2
              hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	f04f 0820 	mov.w	r8, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cce:	f8da 3000 	ldr.w	r3, [sl]
 8003cd2:	699d      	ldr	r5, [r3, #24]
 8003cd4:	f015 0502 	ands.w	r5, r5, #2
 8003cd8:	f040 80c7 	bne.w	8003e6a <I2C_WaitOnTXISFlagUntilTimeout+0x1aa>
  uint32_t itflag   = hi2c->Instance->ISR;
 8003cdc:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cde:	f012 0210 	ands.w	r2, r2, #16
 8003ce2:	d051      	beq.n	8003d88 <I2C_WaitOnTXISFlagUntilTimeout+0xc8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce4:	2210      	movs	r2, #16
 8003ce6:	61da      	str	r2, [r3, #28]
  uint32_t tickstart = Tickstart;
 8003ce8:	46b9      	mov	r9, r7
 8003cea:	1c74      	adds	r4, r6, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	d151      	bne.n	8003d94 <I2C_WaitOnTXISFlagUntilTimeout+0xd4>
 8003cf0:	0690      	lsls	r0, r2, #26
 8003cf2:	f100 80b1 	bmi.w	8003e58 <I2C_WaitOnTXISFlagUntilTimeout+0x198>
 8003cf6:	2d00      	cmp	r5, #0
 8003cf8:	f040 80b1 	bne.w	8003e5e <I2C_WaitOnTXISFlagUntilTimeout+0x19e>
 8003cfc:	699c      	ldr	r4, [r3, #24]
 8003cfe:	06a1      	lsls	r1, r4, #26
 8003d00:	d5fc      	bpl.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x3c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d02:	f8c3 801c 	str.w	r8, [r3, #28]
 8003d06:	200d      	movs	r0, #13
 8003d08:	2407      	movs	r4, #7
 8003d0a:	f04f 0c05 	mov.w	ip, #5
    error_code |= HAL_I2C_ERROR_AF;
 8003d0e:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8003d10:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8003d12:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d14:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003d18:	d027      	beq.n	8003d6a <I2C_WaitOnTXISFlagUntilTimeout+0xaa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d1a:	f44f 7280 	mov.w	r2, #256	; 0x100
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d1e:	054e      	lsls	r6, r1, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d20:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d22:	d426      	bmi.n	8003d72 <I2C_WaitOnTXISFlagUntilTimeout+0xb2>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d24:	058d      	lsls	r5, r1, #22
 8003d26:	d479      	bmi.n	8003e1c <I2C_WaitOnTXISFlagUntilTimeout+0x15c>
 8003d28:	4660      	mov	r0, ip
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d2a:	699a      	ldr	r2, [r3, #24]
 8003d2c:	0794      	lsls	r4, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8003d2e:	bf44      	itt	mi
 8003d30:	2200      	movmi	r2, #0
 8003d32:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d34:	699a      	ldr	r2, [r3, #24]
 8003d36:	07d1      	lsls	r1, r2, #31
 8003d38:	d403      	bmi.n	8003d42 <I2C_WaitOnTXISFlagUntilTimeout+0x82>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d3a:	699a      	ldr	r2, [r3, #24]
 8003d3c:	f042 0201 	orr.w	r2, r2, #1
 8003d40:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	4c4b      	ldr	r4, [pc, #300]	; (8003e74 <I2C_WaitOnTXISFlagUntilTimeout+0x1b4>)
 8003d46:	4022      	ands	r2, r4
 8003d48:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 8003d4a:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4e:	2100      	movs	r1, #0
    hi2c->ErrorCode |= error_code;
 8003d50:	4303      	orrs	r3, r0
    hi2c->State = HAL_I2C_STATE_READY;
 8003d52:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8003d54:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8003d58:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003d5c:	f88a 2041 	strb.w	r2, [sl, #65]	; 0x41
      return HAL_ERROR;
 8003d60:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d62:	f88a 1042 	strb.w	r1, [sl, #66]	; 0x42
}
 8003d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d6a:	0548      	lsls	r0, r1, #21
 8003d6c:	d551      	bpl.n	8003e12 <I2C_WaitOnTXISFlagUntilTimeout+0x152>
    error_code |= HAL_I2C_ERROR_OVR;
 8003d6e:	f042 0008 	orr.w	r0, r2, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d72:	f44f 6280 	mov.w	r2, #1024	; 0x400
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d76:	058c      	lsls	r4, r1, #22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d78:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d7a:	d5d6      	bpl.n	8003d2a <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d7c:	f040 0002 	orr.w	r0, r0, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d84:	61da      	str	r2, [r3, #28]
  if (status != HAL_OK)
 8003d86:	e7d0      	b.n	8003d2a <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
 8003d88:	2009      	movs	r0, #9
 8003d8a:	2403      	movs	r4, #3
 8003d8c:	f04f 0c01 	mov.w	ip, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003d90:	4615      	mov	r5, r2
 8003d92:	e7be      	b.n	8003d12 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d94:	0692      	lsls	r2, r2, #26
 8003d96:	d45f      	bmi.n	8003e58 <I2C_WaitOnTXISFlagUntilTimeout+0x198>
 8003d98:	2d00      	cmp	r5, #0
 8003d9a:	d160      	bne.n	8003e5e <I2C_WaitOnTXISFlagUntilTimeout+0x19e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d9c:	f7fe fca2 	bl	80026e4 <HAL_GetTick>
 8003da0:	eba0 0009 	sub.w	r0, r0, r9
 8003da4:	4286      	cmp	r6, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003da6:	f8da 3000 	ldr.w	r3, [sl]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003daa:	d301      	bcc.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0xf0>
 8003dac:	2e00      	cmp	r6, #0
 8003dae:	d19c      	bne.n	8003cea <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003db0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8003db2:	f89a 2042 	ldrb.w	r2, [sl, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003db6:	6999      	ldr	r1, [r3, #24]
 8003db8:	040c      	lsls	r4, r1, #16
          tmp2 = hi2c->Mode;
 8003dba:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003dbc:	d50f      	bpl.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
 8003dbe:	0441      	lsls	r1, r0, #17
 8003dc0:	d40d      	bmi.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
              (tmp1 != I2C_CR2_STOP) && \
 8003dc2:	2a20      	cmp	r2, #32
 8003dc4:	d00b      	beq.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dcc:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8003dce:	f7fe fc89 	bl	80026e4 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dd2:	f8da 3000 	ldr.w	r3, [sl]
            tickstart = HAL_GetTick();
 8003dd6:	4681      	mov	r9, r0
 8003dd8:	e001      	b.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dda:	f8da 3000 	ldr.w	r3, [sl]
 8003dde:	699c      	ldr	r4, [r3, #24]
 8003de0:	f014 0420 	ands.w	r4, r4, #32
 8003de4:	d181      	bne.n	8003cea <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003de6:	f7fe fc7d 	bl	80026e4 <HAL_GetTick>
 8003dea:	eba0 0009 	sub.w	r0, r0, r9
 8003dee:	2819      	cmp	r0, #25
 8003df0:	d9f3      	bls.n	8003dda <I2C_WaitOnTXISFlagUntilTimeout+0x11a>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003df2:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003df6:	f8da 3000 	ldr.w	r3, [sl]
              __HAL_UNLOCK(hi2c);
 8003dfa:	f88a 4040 	strb.w	r4, [sl, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dfe:	f042 0220 	orr.w	r2, r2, #32
 8003e02:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
              status = HAL_ERROR;
 8003e06:	2501      	movs	r5, #1
              hi2c->State = HAL_I2C_STATE_READY;
 8003e08:	f88a 8041 	strb.w	r8, [sl, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0c:	f88a 4042 	strb.w	r4, [sl, #66]	; 0x42
              status = HAL_ERROR;
 8003e10:	e7e5      	b.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e12:	0589      	lsls	r1, r1, #22
 8003e14:	d504      	bpl.n	8003e20 <I2C_WaitOnTXISFlagUntilTimeout+0x160>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e16:	f042 0002 	orr.w	r0, r2, #2
 8003e1a:	e7b1      	b.n	8003d80 <I2C_WaitOnTXISFlagUntilTimeout+0xc0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e1c:	4620      	mov	r0, r4
 8003e1e:	e7af      	b.n	8003d80 <I2C_WaitOnTXISFlagUntilTimeout+0xc0>
  if (status != HAL_OK)
 8003e20:	bb35      	cbnz	r5, 8003e70 <I2C_WaitOnTXISFlagUntilTimeout+0x1b0>
    if (Timeout != HAL_MAX_DELAY)
 8003e22:	1c72      	adds	r2, r6, #1
 8003e24:	f43f af55 	beq.w	8003cd2 <I2C_WaitOnTXISFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e28:	f7fe fc5c 	bl	80026e4 <HAL_GetTick>
 8003e2c:	1bc0      	subs	r0, r0, r7
 8003e2e:	42b0      	cmp	r0, r6
 8003e30:	d802      	bhi.n	8003e38 <I2C_WaitOnTXISFlagUntilTimeout+0x178>
 8003e32:	2e00      	cmp	r6, #0
 8003e34:	f47f af4b 	bne.w	8003cce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e38:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e3c:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e3e:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8003e42:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003e48:	f88a 2040 	strb.w	r2, [sl, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003e4c:	f88a 1041 	strb.w	r1, [sl, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8003e50:	2001      	movs	r0, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e52:	f88a 2042 	strb.w	r2, [sl, #66]	; 0x42
        return HAL_ERROR;
 8003e56:	e786      	b.n	8003d66 <I2C_WaitOnTXISFlagUntilTimeout+0xa6>
    if (status == HAL_OK)
 8003e58:	2d00      	cmp	r5, #0
 8003e5a:	f43f af52 	beq.w	8003d02 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
 8003e5e:	200d      	movs	r0, #13
 8003e60:	2407      	movs	r4, #7
 8003e62:	f04f 0c05 	mov.w	ip, #5
    error_code |= HAL_I2C_ERROR_AF;
 8003e66:	2204      	movs	r2, #4
 8003e68:	e753      	b.n	8003d12 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
  return HAL_OK;
 8003e6a:	2000      	movs	r0, #0
}
 8003e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e70:	4610      	mov	r0, r2
 8003e72:	e75a      	b.n	8003d2a <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
 8003e74:	fe00e800 	.word	0xfe00e800

08003e78 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e7c:	4682      	mov	sl, r0
 8003e7e:	460e      	mov	r6, r1
 8003e80:	4617      	mov	r7, r2
              hi2c->State = HAL_I2C_STATE_READY;
 8003e82:	f04f 0820 	mov.w	r8, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e86:	f8da 3000 	ldr.w	r3, [sl]
 8003e8a:	699d      	ldr	r5, [r3, #24]
 8003e8c:	f015 0520 	ands.w	r5, r5, #32
 8003e90:	f040 80c5 	bne.w	800401e <I2C_WaitOnSTOPFlagUntilTimeout+0x1a6>
  uint32_t itflag   = hi2c->Instance->ISR;
 8003e94:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003e96:	f012 0210 	ands.w	r2, r2, #16
 8003e9a:	d051      	beq.n	8003f40 <I2C_WaitOnSTOPFlagUntilTimeout+0xc8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	61da      	str	r2, [r3, #28]
  uint32_t tickstart = Tickstart;
 8003ea0:	46b9      	mov	r9, r7
 8003ea2:	1c74      	adds	r4, r6, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ea4:	699a      	ldr	r2, [r3, #24]
 8003ea6:	d151      	bne.n	8003f4c <I2C_WaitOnSTOPFlagUntilTimeout+0xd4>
 8003ea8:	0690      	lsls	r0, r2, #26
 8003eaa:	f100 80af 	bmi.w	800400c <I2C_WaitOnSTOPFlagUntilTimeout+0x194>
 8003eae:	2d00      	cmp	r5, #0
 8003eb0:	f040 80af 	bne.w	8004012 <I2C_WaitOnSTOPFlagUntilTimeout+0x19a>
 8003eb4:	699c      	ldr	r4, [r3, #24]
 8003eb6:	06a1      	lsls	r1, r4, #26
 8003eb8:	d5fc      	bpl.n	8003eb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003eba:	f8c3 801c 	str.w	r8, [r3, #28]
 8003ebe:	200d      	movs	r0, #13
 8003ec0:	2407      	movs	r4, #7
 8003ec2:	f04f 0c05 	mov.w	ip, #5
    error_code |= HAL_I2C_ERROR_AF;
 8003ec6:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8003ec8:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8003eca:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003ecc:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003ed0:	d027      	beq.n	8003f22 <I2C_WaitOnSTOPFlagUntilTimeout+0xaa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ed2:	f44f 7280 	mov.w	r2, #256	; 0x100
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ed6:	054e      	lsls	r6, r1, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ed8:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003eda:	d426      	bmi.n	8003f2a <I2C_WaitOnSTOPFlagUntilTimeout+0xb2>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003edc:	058d      	lsls	r5, r1, #22
 8003ede:	d479      	bmi.n	8003fd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x15c>
 8003ee0:	4660      	mov	r0, ip
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ee2:	699a      	ldr	r2, [r3, #24]
 8003ee4:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8003ee6:	bf44      	itt	mi
 8003ee8:	2200      	movmi	r2, #0
 8003eea:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003eec:	699a      	ldr	r2, [r3, #24]
 8003eee:	07d2      	lsls	r2, r2, #31
 8003ef0:	d403      	bmi.n	8003efa <I2C_WaitOnSTOPFlagUntilTimeout+0x82>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ef2:	699a      	ldr	r2, [r3, #24]
 8003ef4:	f042 0201 	orr.w	r2, r2, #1
 8003ef8:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	4c4a      	ldr	r4, [pc, #296]	; (8004028 <I2C_WaitOnSTOPFlagUntilTimeout+0x1b0>)
 8003efe:	4022      	ands	r2, r4
 8003f00:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 8003f02:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f06:	2100      	movs	r1, #0
    hi2c->ErrorCode |= error_code;
 8003f08:	4303      	orrs	r3, r0
    hi2c->State = HAL_I2C_STATE_READY;
 8003f0a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8003f0c:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8003f10:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003f14:	f88a 2041 	strb.w	r2, [sl, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f18:	f88a 1042 	strb.w	r1, [sl, #66]	; 0x42
      return HAL_ERROR;
 8003f1c:	2001      	movs	r0, #1
}
 8003f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003f22:	0548      	lsls	r0, r1, #21
 8003f24:	d551      	bpl.n	8003fca <I2C_WaitOnSTOPFlagUntilTimeout+0x152>
    error_code |= HAL_I2C_ERROR_OVR;
 8003f26:	f042 0008 	orr.w	r0, r2, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f2e:	058c      	lsls	r4, r1, #22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f30:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f32:	d5d6      	bpl.n	8003ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6a>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003f34:	f040 0002 	orr.w	r0, r0, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f3c:	61da      	str	r2, [r3, #28]
  if (status != HAL_OK)
 8003f3e:	e7d0      	b.n	8003ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6a>
 8003f40:	2009      	movs	r0, #9
 8003f42:	2403      	movs	r4, #3
 8003f44:	f04f 0c01 	mov.w	ip, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003f48:	4615      	mov	r5, r2
 8003f4a:	e7be      	b.n	8003eca <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f4c:	0692      	lsls	r2, r2, #26
 8003f4e:	d45d      	bmi.n	800400c <I2C_WaitOnSTOPFlagUntilTimeout+0x194>
 8003f50:	2d00      	cmp	r5, #0
 8003f52:	d15e      	bne.n	8004012 <I2C_WaitOnSTOPFlagUntilTimeout+0x19a>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f54:	f7fe fbc6 	bl	80026e4 <HAL_GetTick>
 8003f58:	eba0 0009 	sub.w	r0, r0, r9
 8003f5c:	4286      	cmp	r6, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f5e:	f8da 3000 	ldr.w	r3, [sl]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	d301      	bcc.n	8003f68 <I2C_WaitOnSTOPFlagUntilTimeout+0xf0>
 8003f64:	2e00      	cmp	r6, #0
 8003f66:	d19c      	bne.n	8003ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f68:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8003f6a:	f89a 2042 	ldrb.w	r2, [sl, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003f6e:	6999      	ldr	r1, [r3, #24]
 8003f70:	040c      	lsls	r4, r1, #16
          tmp2 = hi2c->Mode;
 8003f72:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003f74:	d50f      	bpl.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x11e>
 8003f76:	0441      	lsls	r1, r0, #17
 8003f78:	d40d      	bmi.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x11e>
              (tmp1 != I2C_CR2_STOP) && \
 8003f7a:	2a20      	cmp	r2, #32
 8003f7c:	d00b      	beq.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x11e>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f84:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8003f86:	f7fe fbad 	bl	80026e4 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f8a:	f8da 3000 	ldr.w	r3, [sl]
            tickstart = HAL_GetTick();
 8003f8e:	4681      	mov	r9, r0
 8003f90:	e001      	b.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x11e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f92:	f8da 3000 	ldr.w	r3, [sl]
 8003f96:	699c      	ldr	r4, [r3, #24]
 8003f98:	f014 0420 	ands.w	r4, r4, #32
 8003f9c:	d181      	bne.n	8003ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003f9e:	f7fe fba1 	bl	80026e4 <HAL_GetTick>
 8003fa2:	eba0 0009 	sub.w	r0, r0, r9
 8003fa6:	2819      	cmp	r0, #25
 8003fa8:	d9f3      	bls.n	8003f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x11a>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003faa:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
              __HAL_UNLOCK(hi2c);
 8003fae:	f88a 4040 	strb.w	r4, [sl, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fb2:	f043 0320 	orr.w	r3, r3, #32
 8003fb6:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
              status = HAL_ERROR;
 8003fba:	2501      	movs	r5, #1
              hi2c->State = HAL_I2C_STATE_READY;
 8003fbc:	f88a 8041 	strb.w	r8, [sl, #65]	; 0x41
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fc0:	f8da 3000 	ldr.w	r3, [sl]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc4:	f88a 4042 	strb.w	r4, [sl, #66]	; 0x42
              status = HAL_ERROR;
 8003fc8:	e7e5      	b.n	8003f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x11e>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003fca:	0588      	lsls	r0, r1, #22
 8003fcc:	d504      	bpl.n	8003fd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x160>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003fce:	f042 0002 	orr.w	r0, r2, #2
 8003fd2:	e7b1      	b.n	8003f38 <I2C_WaitOnSTOPFlagUntilTimeout+0xc0>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	e7af      	b.n	8003f38 <I2C_WaitOnSTOPFlagUntilTimeout+0xc0>
  if (status != HAL_OK)
 8003fd8:	bb25      	cbnz	r5, 8004024 <I2C_WaitOnSTOPFlagUntilTimeout+0x1ac>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fda:	f7fe fb83 	bl	80026e4 <HAL_GetTick>
 8003fde:	1bc0      	subs	r0, r0, r7
 8003fe0:	42b0      	cmp	r0, r6
 8003fe2:	d802      	bhi.n	8003fea <I2C_WaitOnSTOPFlagUntilTimeout+0x172>
 8003fe4:	2e00      	cmp	r6, #0
 8003fe6:	f47f af4e 	bne.w	8003e86 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fea:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fee:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ff0:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8003ff4:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ff6:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003ffa:	f88a 2040 	strb.w	r2, [sl, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003ffe:	f88a 1041 	strb.w	r1, [sl, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004002:	f88a 2042 	strb.w	r2, [sl, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004006:	2001      	movs	r0, #1
}
 8004008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (status == HAL_OK)
 800400c:	2d00      	cmp	r5, #0
 800400e:	f43f af54 	beq.w	8003eba <I2C_WaitOnSTOPFlagUntilTimeout+0x42>
 8004012:	200d      	movs	r0, #13
 8004014:	2407      	movs	r4, #7
 8004016:	f04f 0c05 	mov.w	ip, #5
    error_code |= HAL_I2C_ERROR_AF;
 800401a:	2204      	movs	r2, #4
 800401c:	e755      	b.n	8003eca <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
  return HAL_OK;
 800401e:	2000      	movs	r0, #0
}
 8004020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004024:	4610      	mov	r0, r2
 8004026:	e75c      	b.n	8003ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6a>
 8004028:	fe00e800 	.word	0xfe00e800

0800402c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800402c:	2800      	cmp	r0, #0
 800402e:	d04f      	beq.n	80040d0 <HAL_I2C_Init+0xa4>
{
 8004030:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004032:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004036:	4604      	mov	r4, r0
 8004038:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800403c:	2b00      	cmp	r3, #0
 800403e:	d042      	beq.n	80040c6 <HAL_I2C_Init+0x9a>
  __HAL_I2C_DISABLE(hi2c);
 8004040:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004042:	2224      	movs	r2, #36	; 0x24
 8004044:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004048:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800404a:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 800404c:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004050:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8004054:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004056:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004058:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800405a:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800405c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004060:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004062:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004064:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004066:	d02a      	beq.n	80040be <HAL_I2C_Init+0x92>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004068:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800406c:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800406e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004070:	bf04      	itt	eq
 8004072:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8004076:	605a      	streq	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004078:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800407a:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800407c:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8004080:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8004084:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004086:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004088:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800408a:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 800408c:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800408e:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004092:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004096:	69e1      	ldr	r1, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004098:	60d8      	str	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800409a:	6a20      	ldr	r0, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800409c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800409e:	4301      	orrs	r1, r0
 80040a0:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80040a2:	6819      	ldr	r1, [r3, #0]
 80040a4:	f041 0101 	orr.w	r1, r1, #1
 80040a8:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040aa:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ae:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040b4:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b6:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 80040ba:	4610      	mov	r0, r2
}
 80040bc:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040c2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040c4:	e7d8      	b.n	8004078 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 80040c6:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80040ca:	f7fe f8f5 	bl	80022b8 <HAL_I2C_MspInit>
 80040ce:	e7b7      	b.n	8004040 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80040d0:	2001      	movs	r0, #1
}
 80040d2:	4770      	bx	lr

080040d4 <HAL_I2C_Master_Transmit>:
{
 80040d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d8:	461e      	mov	r6, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80040da:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80040de:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	f040 808d 	bne.w	8004202 <HAL_I2C_Master_Transmit+0x12e>
    __HAL_LOCK(hi2c);
 80040e8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	4605      	mov	r5, r0
 80040f0:	f000 8087 	beq.w	8004202 <HAL_I2C_Master_Transmit+0x12e>
 80040f4:	2301      	movs	r3, #1
 80040f6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80040fa:	468b      	mov	fp, r1
 80040fc:	4617      	mov	r7, r2
    tickstart = HAL_GetTick();
 80040fe:	f7fe faf1 	bl	80026e4 <HAL_GetTick>
 8004102:	4681      	mov	r9, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8004104:	e005      	b.n	8004112 <HAL_I2C_Master_Transmit+0x3e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004106:	f7fe faed 	bl	80026e4 <HAL_GetTick>
 800410a:	eba0 0009 	sub.w	r0, r0, r9
 800410e:	2819      	cmp	r0, #25
 8004110:	d87a      	bhi.n	8004208 <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004112:	6828      	ldr	r0, [r5, #0]
 8004114:	6984      	ldr	r4, [r0, #24]
 8004116:	f414 4400 	ands.w	r4, r4, #32768	; 0x8000
 800411a:	d1f4      	bne.n	8004106 <HAL_I2C_Master_Transmit+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800411c:	2321      	movs	r3, #33	; 0x21
 800411e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004122:	2310      	movs	r3, #16
 8004124:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004128:	646c      	str	r4, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 800412a:	856e      	strh	r6, [r5, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800412c:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800412e:	626f      	str	r7, [r5, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004130:	b29b      	uxth	r3, r3
 8004132:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8004134:	636c      	str	r4, [r5, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004136:	d875      	bhi.n	8004224 <HAL_I2C_Master_Transmit+0x150>
      hi2c->XferSize = hi2c->XferCount;
 8004138:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800413a:	49a7      	ldr	r1, [pc, #668]	; (80043d8 <HAL_I2C_Master_Transmit+0x304>)
      hi2c->XferSize = hi2c->XferCount;
 800413c:	b29b      	uxth	r3, r3
 800413e:	852b      	strh	r3, [r5, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004140:	b2da      	uxtb	r2, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004142:	6843      	ldr	r3, [r0, #4]
 8004144:	4019      	ands	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004146:	f3cb 0309 	ubfx	r3, fp, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800414a:	430b      	orrs	r3, r1
 800414c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004150:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004154:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004158:	6043      	str	r3, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800415a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
    while (hi2c->XferCount > 0U)
 800415e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 80ef 	beq.w	8004346 <HAL_I2C_Master_Transmit+0x272>
              hi2c->State = HAL_I2C_STATE_READY;
 8004168:	f04f 0a20 	mov.w	sl, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800416c:	6986      	ldr	r6, [r0, #24]
 800416e:	f016 0602 	ands.w	r6, r6, #2
 8004172:	f040 80d2 	bne.w	800431a <HAL_I2C_Master_Transmit+0x246>
  uint32_t itflag   = hi2c->Instance->ISR;
 8004176:	6983      	ldr	r3, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004178:	f013 0310 	ands.w	r3, r3, #16
 800417c:	d071      	beq.n	8004262 <HAL_I2C_Master_Transmit+0x18e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800417e:	2310      	movs	r3, #16
 8004180:	61c3      	str	r3, [r0, #28]
  uint32_t tickstart = Tickstart;
 8004182:	464f      	mov	r7, r9
 8004184:	f1b8 3fff 	cmp.w	r8, #4294967295
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004188:	6983      	ldr	r3, [r0, #24]
 800418a:	d16f      	bne.n	800426c <HAL_I2C_Master_Transmit+0x198>
 800418c:	0699      	lsls	r1, r3, #26
 800418e:	f100 80e3 	bmi.w	8004358 <HAL_I2C_Master_Transmit+0x284>
 8004192:	2e00      	cmp	r6, #0
 8004194:	f040 80e3 	bne.w	800435e <HAL_I2C_Master_Transmit+0x28a>
 8004198:	6983      	ldr	r3, [r0, #24]
 800419a:	069a      	lsls	r2, r3, #26
 800419c:	d5fc      	bpl.n	8004198 <HAL_I2C_Master_Transmit+0xc4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800419e:	f8c0 a01c 	str.w	sl, [r0, #28]
 80041a2:	210d      	movs	r1, #13
 80041a4:	2407      	movs	r4, #7
 80041a6:	2705      	movs	r7, #5
    error_code |= HAL_I2C_ERROR_AF;
 80041a8:	2304      	movs	r3, #4
    status = HAL_ERROR;
 80041aa:	2601      	movs	r6, #1
  itflag = hi2c->Instance->ISR;
 80041ac:	6982      	ldr	r2, [r0, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80041ae:	f412 7f80 	tst.w	r2, #256	; 0x100
 80041b2:	d047      	beq.n	8004244 <HAL_I2C_Master_Transmit+0x170>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041b8:	61c3      	str	r3, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80041ba:	0553      	lsls	r3, r2, #21
 80041bc:	d446      	bmi.n	800424c <HAL_I2C_Master_Transmit+0x178>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80041be:	0596      	lsls	r6, r2, #22
 80041c0:	f100 8093 	bmi.w	80042ea <HAL_I2C_Master_Transmit+0x216>
 80041c4:	4639      	mov	r1, r7
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041c6:	6983      	ldr	r3, [r0, #24]
 80041c8:	079e      	lsls	r6, r3, #30
    hi2c->Instance->TXDR = 0x00U;
 80041ca:	bf44      	itt	mi
 80041cc:	2300      	movmi	r3, #0
 80041ce:	6283      	strmi	r3, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041d0:	6983      	ldr	r3, [r0, #24]
 80041d2:	07dc      	lsls	r4, r3, #31
 80041d4:	d403      	bmi.n	80041de <HAL_I2C_Master_Transmit+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041d6:	6983      	ldr	r3, [r0, #24]
 80041d8:	f043 0301 	orr.w	r3, r3, #1
 80041dc:	6183      	str	r3, [r0, #24]
    I2C_RESET_CR2(hi2c);
 80041de:	6842      	ldr	r2, [r0, #4]
 80041e0:	4b7e      	ldr	r3, [pc, #504]	; (80043dc <HAL_I2C_Master_Transmit+0x308>)
 80041e2:	401a      	ands	r2, r3
 80041e4:	6042      	str	r2, [r0, #4]
    hi2c->ErrorCode |= error_code;
 80041e6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e8:	2400      	movs	r4, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80041ea:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80041ec:	430b      	orrs	r3, r1
 80041ee:	646b      	str	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 80041f0:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80041f4:	f885 2041 	strb.w	r2, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f8:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
        return HAL_ERROR;
 80041fc:	2001      	movs	r0, #1
}
 80041fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 8004202:	2002      	movs	r0, #2
}
 8004204:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004208:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800420a:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800420c:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 8004210:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004212:	646b      	str	r3, [r5, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8004214:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8004218:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
          return HAL_ERROR;
 800421c:	2001      	movs	r0, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800421e:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
        return HAL_ERROR;
 8004222:	e7ef      	b.n	8004204 <HAL_I2C_Master_Transmit+0x130>
  MODIFY_REG(hi2c->Instance->CR2, \
 8004224:	6843      	ldr	r3, [r0, #4]
 8004226:	4a6c      	ldr	r2, [pc, #432]	; (80043d8 <HAL_I2C_Master_Transmit+0x304>)
 8004228:	401a      	ands	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800422a:	f3cb 0309 	ubfx	r3, fp, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800422e:	4313      	orrs	r3, r2
 8004230:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 8004234:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004238:	22ff      	movs	r2, #255	; 0xff
 800423a:	852a      	strh	r2, [r5, #40]	; 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800423c:	f3cb 0b09 	ubfx	fp, fp, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8004240:	6043      	str	r3, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004242:	e78c      	b.n	800415e <HAL_I2C_Master_Transmit+0x8a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004244:	0551      	lsls	r1, r2, #21
 8004246:	d54b      	bpl.n	80042e0 <HAL_I2C_Master_Transmit+0x20c>
    error_code |= HAL_I2C_ERROR_OVR;
 8004248:	f043 0108 	orr.w	r1, r3, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800424c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004250:	61c3      	str	r3, [r0, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004252:	0593      	lsls	r3, r2, #22
 8004254:	d5b7      	bpl.n	80041c6 <HAL_I2C_Master_Transmit+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004256:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800425a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800425e:	61c3      	str	r3, [r0, #28]
  if (status != HAL_OK)
 8004260:	e7b1      	b.n	80041c6 <HAL_I2C_Master_Transmit+0xf2>
 8004262:	2109      	movs	r1, #9
 8004264:	2403      	movs	r4, #3
 8004266:	2701      	movs	r7, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004268:	461e      	mov	r6, r3
 800426a:	e79f      	b.n	80041ac <HAL_I2C_Master_Transmit+0xd8>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800426c:	069b      	lsls	r3, r3, #26
 800426e:	d473      	bmi.n	8004358 <HAL_I2C_Master_Transmit+0x284>
 8004270:	2e00      	cmp	r6, #0
 8004272:	d174      	bne.n	800435e <HAL_I2C_Master_Transmit+0x28a>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004274:	f7fe fa36 	bl	80026e4 <HAL_GetTick>
 8004278:	1bc0      	subs	r0, r0, r7
 800427a:	4580      	cmp	r8, r0
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800427c:	6828      	ldr	r0, [r5, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800427e:	d303      	bcc.n	8004288 <HAL_I2C_Master_Transmit+0x1b4>
 8004280:	f1b8 0f00 	cmp.w	r8, #0
 8004284:	f47f af7e 	bne.w	8004184 <HAL_I2C_Master_Transmit+0xb0>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004288:	6841      	ldr	r1, [r0, #4]
          tmp2 = hi2c->Mode;
 800428a:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800428e:	6982      	ldr	r2, [r0, #24]
 8004290:	0412      	lsls	r2, r2, #16
          tmp2 = hi2c->Mode;
 8004292:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004294:	d50d      	bpl.n	80042b2 <HAL_I2C_Master_Transmit+0x1de>
 8004296:	044c      	lsls	r4, r1, #17
 8004298:	d40b      	bmi.n	80042b2 <HAL_I2C_Master_Transmit+0x1de>
              (tmp1 != I2C_CR2_STOP) && \
 800429a:	2b20      	cmp	r3, #32
 800429c:	d009      	beq.n	80042b2 <HAL_I2C_Master_Transmit+0x1de>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800429e:	6843      	ldr	r3, [r0, #4]
 80042a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a4:	6043      	str	r3, [r0, #4]
            tickstart = HAL_GetTick();
 80042a6:	f7fe fa1d 	bl	80026e4 <HAL_GetTick>
 80042aa:	4607      	mov	r7, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042ac:	6828      	ldr	r0, [r5, #0]
 80042ae:	e000      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x1de>
 80042b0:	6828      	ldr	r0, [r5, #0]
 80042b2:	6984      	ldr	r4, [r0, #24]
 80042b4:	f014 0420 	ands.w	r4, r4, #32
 80042b8:	f47f af64 	bne.w	8004184 <HAL_I2C_Master_Transmit+0xb0>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80042bc:	f7fe fa12 	bl	80026e4 <HAL_GetTick>
 80042c0:	1bc0      	subs	r0, r0, r7
 80042c2:	2819      	cmp	r0, #25
 80042c4:	d9f4      	bls.n	80042b0 <HAL_I2C_Master_Transmit+0x1dc>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042c6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c8:	6828      	ldr	r0, [r5, #0]
              __HAL_UNLOCK(hi2c);
 80042ca:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ce:	f043 0320 	orr.w	r3, r3, #32
 80042d2:	646b      	str	r3, [r5, #68]	; 0x44
              status = HAL_ERROR;
 80042d4:	2601      	movs	r6, #1
              hi2c->State = HAL_I2C_STATE_READY;
 80042d6:	f885 a041 	strb.w	sl, [r5, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80042da:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
              status = HAL_ERROR;
 80042de:	e7e8      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x1de>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042e0:	0597      	lsls	r7, r2, #22
 80042e2:	d504      	bpl.n	80042ee <HAL_I2C_Master_Transmit+0x21a>
    error_code |= HAL_I2C_ERROR_ARLO;
 80042e4:	f043 0102 	orr.w	r1, r3, #2
 80042e8:	e7b7      	b.n	800425a <HAL_I2C_Master_Transmit+0x186>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042ea:	4621      	mov	r1, r4
 80042ec:	e7b5      	b.n	800425a <HAL_I2C_Master_Transmit+0x186>
  if (status != HAL_OK)
 80042ee:	2e00      	cmp	r6, #0
 80042f0:	d160      	bne.n	80043b4 <HAL_I2C_Master_Transmit+0x2e0>
    if (Timeout != HAL_MAX_DELAY)
 80042f2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80042f6:	f43f af39 	beq.w	800416c <HAL_I2C_Master_Transmit+0x98>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042fa:	f7fe f9f3 	bl	80026e4 <HAL_GetTick>
 80042fe:	eba0 0009 	sub.w	r0, r0, r9
 8004302:	4580      	cmp	r8, r0
 8004304:	d380      	bcc.n	8004208 <HAL_I2C_Master_Transmit+0x134>
 8004306:	f1b8 0f00 	cmp.w	r8, #0
 800430a:	f43f af7d 	beq.w	8004208 <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800430e:	6828      	ldr	r0, [r5, #0]
 8004310:	6986      	ldr	r6, [r0, #24]
 8004312:	f016 0602 	ands.w	r6, r6, #2
 8004316:	f43f af2e 	beq.w	8004176 <HAL_I2C_Master_Transmit+0xa2>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800431a:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 800431c:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800431e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004322:	6282      	str	r2, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8004324:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004326:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8004328:	3a01      	subs	r2, #1
 800432a:	b292      	uxth	r2, r2
 800432c:	856a      	strh	r2, [r5, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800432e:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8004330:	3b01      	subs	r3, #1
 8004332:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004334:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8004336:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004338:	b102      	cbz	r2, 800433c <HAL_I2C_Master_Transmit+0x268>
 800433a:	b323      	cbz	r3, 8004386 <HAL_I2C_Master_Transmit+0x2b2>
    while (hi2c->XferCount > 0U)
 800433c:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	f47f af13 	bne.w	800416c <HAL_I2C_Master_Transmit+0x98>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004346:	464a      	mov	r2, r9
 8004348:	4641      	mov	r1, r8
 800434a:	4628      	mov	r0, r5
 800434c:	f7ff fd94 	bl	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004350:	2800      	cmp	r0, #0
 8004352:	d047      	beq.n	80043e4 <HAL_I2C_Master_Transmit+0x310>
      return HAL_ERROR;
 8004354:	2001      	movs	r0, #1
 8004356:	e755      	b.n	8004204 <HAL_I2C_Master_Transmit+0x130>
    if (status == HAL_OK)
 8004358:	2e00      	cmp	r6, #0
 800435a:	f43f af20 	beq.w	800419e <HAL_I2C_Master_Transmit+0xca>
 800435e:	210d      	movs	r1, #13
 8004360:	2407      	movs	r4, #7
 8004362:	2705      	movs	r7, #5
    error_code |= HAL_I2C_ERROR_AF;
 8004364:	2304      	movs	r3, #4
 8004366:	e721      	b.n	80041ac <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004368:	6983      	ldr	r3, [r0, #24]
 800436a:	061b      	lsls	r3, r3, #24
 800436c:	d411      	bmi.n	8004392 <HAL_I2C_Master_Transmit+0x2be>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436e:	f7fe f9b9 	bl	80026e4 <HAL_GetTick>
 8004372:	eba0 0009 	sub.w	r0, r0, r9
 8004376:	4580      	cmp	r8, r0
 8004378:	f4ff af46 	bcc.w	8004208 <HAL_I2C_Master_Transmit+0x134>
 800437c:	f1b8 0f00 	cmp.w	r8, #0
 8004380:	f43f af42 	beq.w	8004208 <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004384:	6828      	ldr	r0, [r5, #0]
 8004386:	f1b8 3fff 	cmp.w	r8, #4294967295
 800438a:	d1ed      	bne.n	8004368 <HAL_I2C_Master_Transmit+0x294>
 800438c:	6983      	ldr	r3, [r0, #24]
 800438e:	061a      	lsls	r2, r3, #24
 8004390:	d5fc      	bpl.n	800438c <HAL_I2C_Master_Transmit+0x2b8>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004392:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8004394:	b29b      	uxth	r3, r3
 8004396:	2bff      	cmp	r3, #255	; 0xff
 8004398:	d90e      	bls.n	80043b8 <HAL_I2C_Master_Transmit+0x2e4>
  MODIFY_REG(hi2c->Instance->CR2, \
 800439a:	6843      	ldr	r3, [r0, #4]
 800439c:	4a10      	ldr	r2, [pc, #64]	; (80043e0 <HAL_I2C_Master_Transmit+0x30c>)
 800439e:	4013      	ands	r3, r2
 80043a0:	ea4b 0303 	orr.w	r3, fp, r3
 80043a4:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043ac:	22ff      	movs	r2, #255	; 0xff
 80043ae:	852a      	strh	r2, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80043b0:	6043      	str	r3, [r0, #4]
}
 80043b2:	e7c3      	b.n	800433c <HAL_I2C_Master_Transmit+0x268>
 80043b4:	4619      	mov	r1, r3
 80043b6:	e706      	b.n	80041c6 <HAL_I2C_Master_Transmit+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 80043b8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80043ba:	4909      	ldr	r1, [pc, #36]	; (80043e0 <HAL_I2C_Master_Transmit+0x30c>)
          hi2c->XferSize = hi2c->XferCount;
 80043bc:	b29b      	uxth	r3, r3
 80043be:	852b      	strh	r3, [r5, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043c0:	b2da      	uxtb	r2, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80043c2:	6843      	ldr	r3, [r0, #4]
 80043c4:	400b      	ands	r3, r1
 80043c6:	ea4b 0303 	orr.w	r3, fp, r3
 80043ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80043d2:	6043      	str	r3, [r0, #4]
}
 80043d4:	e7b2      	b.n	800433c <HAL_I2C_Master_Transmit+0x268>
 80043d6:	bf00      	nop
 80043d8:	fc009800 	.word	0xfc009800
 80043dc:	fe00e800 	.word	0xfe00e800
 80043e0:	fc009c00 	.word	0xfc009c00
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043e4:	682b      	ldr	r3, [r5, #0]
    I2C_RESET_CR2(hi2c);
 80043e6:	4c06      	ldr	r4, [pc, #24]	; (8004400 <HAL_I2C_Master_Transmit+0x32c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043e8:	2120      	movs	r1, #32
 80043ea:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	4022      	ands	r2, r4
 80043f0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80043f2:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80043f6:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80043fa:	f885 0042 	strb.w	r0, [r5, #66]	; 0x42
    return HAL_OK;
 80043fe:	e701      	b.n	8004204 <HAL_I2C_Master_Transmit+0x130>
 8004400:	fe00e800 	.word	0xfe00e800

08004404 <HAL_I2C_Master_Receive>:
{
 8004404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004408:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800440a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800440e:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004410:	2b20      	cmp	r3, #32
 8004412:	f040 8092 	bne.w	800453a <HAL_I2C_Master_Receive+0x136>
    __HAL_LOCK(hi2c);
 8004416:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800441a:	2b01      	cmp	r3, #1
 800441c:	4604      	mov	r4, r0
 800441e:	f000 808c 	beq.w	800453a <HAL_I2C_Master_Receive+0x136>
 8004422:	2301      	movs	r3, #1
 8004424:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8004428:	4689      	mov	r9, r1
 800442a:	4617      	mov	r7, r2
    tickstart = HAL_GetTick();
 800442c:	f7fe f95a 	bl	80026e4 <HAL_GetTick>
 8004430:	4605      	mov	r5, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8004432:	e005      	b.n	8004440 <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004434:	f7fe f956 	bl	80026e4 <HAL_GetTick>
 8004438:	1b40      	subs	r0, r0, r5
 800443a:	2819      	cmp	r0, #25
 800443c:	f200 808a 	bhi.w	8004554 <HAL_I2C_Master_Receive+0x150>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	6998      	ldr	r0, [r3, #24]
 8004444:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8004448:	d1f4      	bne.n	8004434 <HAL_I2C_Master_Receive+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800444a:	2222      	movs	r2, #34	; 0x22
 800444c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004450:	2210      	movs	r2, #16
 8004452:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004456:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8004458:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800445c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800445e:	6267      	str	r7, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004460:	b292      	uxth	r2, r2
 8004462:	2aff      	cmp	r2, #255	; 0xff
    hi2c->XferISR   = NULL;
 8004464:	6360      	str	r0, [r4, #52]	; 0x34
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004466:	f3c9 0709 	ubfx	r7, r9, #0, #10
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800446a:	f200 8082 	bhi.w	8004572 <HAL_I2C_Master_Receive+0x16e>
      hi2c->XferSize = hi2c->XferCount;
 800446e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004470:	484e      	ldr	r0, [pc, #312]	; (80045ac <HAL_I2C_Master_Receive+0x1a8>)
      hi2c->XferSize = hi2c->XferCount;
 8004472:	b292      	uxth	r2, r2
 8004474:	8522      	strh	r2, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004476:	b2d1      	uxtb	r1, r2
  MODIFY_REG(hi2c->Instance->CR2, \
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	4002      	ands	r2, r0
 800447c:	433a      	orrs	r2, r7
 800447e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004482:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004486:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800448a:	605a      	str	r2, [r3, #4]
    while (hi2c->XferCount > 0U)
 800448c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d03d      	beq.n	8004510 <HAL_I2C_Master_Receive+0x10c>
  MODIFY_REG(hi2c->Instance->CR2, \
 8004494:	f8df 811c 	ldr.w	r8, [pc, #284]	; 80045b4 <HAL_I2C_Master_Receive+0x1b0>
 8004498:	f8df a11c 	ldr.w	sl, [pc, #284]	; 80045b8 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800449c:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80044a0:	e003      	b.n	80044aa <HAL_I2C_Master_Receive+0xa6>
    while (hi2c->XferCount > 0U)
 80044a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d032      	beq.n	8004510 <HAL_I2C_Master_Receive+0x10c>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044aa:	462a      	mov	r2, r5
 80044ac:	4631      	mov	r1, r6
 80044ae:	4620      	mov	r0, r4
 80044b0:	f7ff fb08 	bl	8003ac4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044b4:	2800      	cmp	r0, #0
 80044b6:	d176      	bne.n	80045a6 <HAL_I2C_Master_Receive+0x1a2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044b8:	6822      	ldr	r2, [r4, #0]
 80044ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044be:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80044c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80044c2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80044c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80044c6:	3a01      	subs	r2, #1
 80044c8:	b292      	uxth	r2, r2
 80044ca:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80044ce:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 80044d0:	3101      	adds	r1, #1
      hi2c->XferSize--;
 80044d2:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044d4:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 80044d6:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80044d8:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044da:	2a00      	cmp	r2, #0
 80044dc:	d0e1      	beq.n	80044a2 <HAL_I2C_Master_Receive+0x9e>
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1df      	bne.n	80044a2 <HAL_I2C_Master_Receive+0x9e>
 80044e2:	1c70      	adds	r0, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044e4:	6822      	ldr	r2, [r4, #0]
 80044e6:	d12b      	bne.n	8004540 <HAL_I2C_Master_Receive+0x13c>
 80044e8:	6993      	ldr	r3, [r2, #24]
 80044ea:	0619      	lsls	r1, r3, #24
 80044ec:	d5fc      	bpl.n	80044e8 <HAL_I2C_Master_Receive+0xe4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2bff      	cmp	r3, #255	; 0xff
 80044f4:	d949      	bls.n	800458a <HAL_I2C_Master_Receive+0x186>
  MODIFY_REG(hi2c->Instance->CR2, \
 80044f6:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044f8:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80044fc:	ea03 0308 	and.w	r3, r3, r8
 8004500:	433b      	orrs	r3, r7
 8004502:	ea43 030a 	orr.w	r3, r3, sl
 8004506:	6053      	str	r3, [r2, #4]
    while (hi2c->XferCount > 0U)
 8004508:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800450a:	b29b      	uxth	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1cc      	bne.n	80044aa <HAL_I2C_Master_Receive+0xa6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004510:	462a      	mov	r2, r5
 8004512:	4631      	mov	r1, r6
 8004514:	4620      	mov	r0, r4
 8004516:	f7ff fcaf 	bl	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout>
 800451a:	2800      	cmp	r0, #0
 800451c:	d143      	bne.n	80045a6 <HAL_I2C_Master_Receive+0x1a2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800451e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004520:	4d23      	ldr	r5, [pc, #140]	; (80045b0 <HAL_I2C_Master_Receive+0x1ac>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004522:	2120      	movs	r1, #32
 8004524:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	402a      	ands	r2, r5
 800452a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800452c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004530:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004534:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8004538:	e000      	b.n	800453c <HAL_I2C_Master_Receive+0x138>
    return HAL_BUSY;
 800453a:	2002      	movs	r0, #2
}
 800453c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004540:	6993      	ldr	r3, [r2, #24]
 8004542:	061b      	lsls	r3, r3, #24
 8004544:	d4d3      	bmi.n	80044ee <HAL_I2C_Master_Receive+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004546:	f7fe f8cd 	bl	80026e4 <HAL_GetTick>
 800454a:	1b40      	subs	r0, r0, r5
 800454c:	4286      	cmp	r6, r0
 800454e:	d301      	bcc.n	8004554 <HAL_I2C_Master_Receive+0x150>
 8004550:	2e00      	cmp	r6, #0
 8004552:	d1c6      	bne.n	80044e2 <HAL_I2C_Master_Receive+0xde>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004554:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004556:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004558:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 800455c:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800455e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8004560:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8004564:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004568:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          return HAL_ERROR;
 800456c:	2001      	movs	r0, #1
}
 800456e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  MODIFY_REG(hi2c->Instance->CR2, \
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	490d      	ldr	r1, [pc, #52]	; (80045ac <HAL_I2C_Master_Receive+0x1a8>)
 8004576:	400a      	ands	r2, r1
 8004578:	433a      	orrs	r2, r7
 800457a:	f042 72ff 	orr.w	r2, r2, #33423360	; 0x1fe0000
 800457e:	f442 3292 	orr.w	r2, r2, #74752	; 0x12400
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004582:	21ff      	movs	r1, #255	; 0xff
 8004584:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004586:	605a      	str	r2, [r3, #4]
}
 8004588:	e780      	b.n	800448c <HAL_I2C_Master_Receive+0x88>
          hi2c->XferSize = hi2c->XferCount;
 800458a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800458c:	b29b      	uxth	r3, r3
 800458e:	8523      	strh	r3, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004590:	b2d9      	uxtb	r1, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004592:	6853      	ldr	r3, [r2, #4]
 8004594:	ea03 0308 	and.w	r3, r3, r8
 8004598:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800459c:	433b      	orrs	r3, r7
 800459e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045a2:	6053      	str	r3, [r2, #4]
}
 80045a4:	e77d      	b.n	80044a2 <HAL_I2C_Master_Receive+0x9e>
        return HAL_ERROR;
 80045a6:	2001      	movs	r0, #1
}
 80045a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ac:	fc009800 	.word	0xfc009800
 80045b0:	fe00e800 	.word	0xfe00e800
 80045b4:	fc009c00 	.word	0xfc009c00
 80045b8:	01ff0000 	.word	0x01ff0000

080045bc <HAL_I2C_Mem_Write>:
{
 80045bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c0:	469a      	mov	sl, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80045c2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80045c6:	f8bd b02c 	ldrh.w	fp, [sp, #44]	; 0x2c
 80045ca:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ce:	2b20      	cmp	r3, #32
 80045d0:	f040 80a4 	bne.w	800471c <HAL_I2C_Mem_Write+0x160>
    if ((pData == NULL) || (Size == 0U))
 80045d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045d6:	4604      	mov	r4, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f000 8099 	beq.w	8004710 <HAL_I2C_Mem_Write+0x154>
 80045de:	f1bb 0f00 	cmp.w	fp, #0
 80045e2:	f000 8095 	beq.w	8004710 <HAL_I2C_Mem_Write+0x154>
    __HAL_LOCK(hi2c);
 80045e6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	f000 8096 	beq.w	800471c <HAL_I2C_Mem_Write+0x160>
 80045f0:	2301      	movs	r3, #1
 80045f2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80045f6:	460f      	mov	r7, r1
 80045f8:	4691      	mov	r9, r2
    tickstart = HAL_GetTick();
 80045fa:	f7fe f873 	bl	80026e4 <HAL_GetTick>
 80045fe:	4606      	mov	r6, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8004600:	e005      	b.n	800460e <HAL_I2C_Mem_Write+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004602:	f7fe f86f 	bl	80026e4 <HAL_GetTick>
 8004606:	1b80      	subs	r0, r0, r6
 8004608:	2819      	cmp	r0, #25
 800460a:	f200 808a 	bhi.w	8004722 <HAL_I2C_Mem_Write+0x166>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	699d      	ldr	r5, [r3, #24]
 8004612:	f415 4500 	ands.w	r5, r5, #32768	; 0x8000
 8004616:	d1f4      	bne.n	8004602 <HAL_I2C_Mem_Write+0x46>
    hi2c->pBuffPtr  = pData;
 8004618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800461a:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800461c:	2221      	movs	r2, #33	; 0x21
 800461e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004622:	2240      	movs	r2, #64	; 0x40
 8004624:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004628:	6465      	str	r5, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800462a:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	4976      	ldr	r1, [pc, #472]	; (800480c <HAL_I2C_Mem_Write+0x250>)
    hi2c->XferISR   = NULL;
 8004632:	6365      	str	r5, [r4, #52]	; 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 8004634:	400a      	ands	r2, r1
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004636:	fa5f f18a 	uxtb.w	r1, sl
  MODIFY_REG(hi2c->Instance->CR2, \
 800463a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800463e:	f3c7 0709 	ubfx	r7, r7, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8004642:	433a      	orrs	r2, r7
 8004644:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004648:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800464c:	605a      	str	r2, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800464e:	4641      	mov	r1, r8
 8004650:	4632      	mov	r2, r6
 8004652:	4620      	mov	r0, r4
 8004654:	f7ff fb34 	bl	8003cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004658:	2800      	cmp	r0, #0
 800465a:	f040 8096 	bne.w	800478a <HAL_I2C_Mem_Write+0x1ce>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800465e:	f1ba 0f01 	cmp.w	sl, #1
 8004662:	f040 8086 	bne.w	8004772 <HAL_I2C_Mem_Write+0x1b6>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	fa5f f389 	uxtb.w	r3, r9
 800466c:	6293      	str	r3, [r2, #40]	; 0x28
 800466e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004672:	d165      	bne.n	8004740 <HAL_I2C_Mem_Write+0x184>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004674:	6993      	ldr	r3, [r2, #24]
 8004676:	061d      	lsls	r5, r3, #24
 8004678:	d5fc      	bpl.n	8004674 <HAL_I2C_Mem_Write+0xb8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800467a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	2bff      	cmp	r3, #255	; 0xff
 8004680:	d86b      	bhi.n	800475a <HAL_I2C_Mem_Write+0x19e>
      hi2c->XferSize = hi2c->XferCount;
 8004682:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004684:	4862      	ldr	r0, [pc, #392]	; (8004810 <HAL_I2C_Mem_Write+0x254>)
      hi2c->XferSize = hi2c->XferCount;
 8004686:	b29b      	uxth	r3, r3
 8004688:	8523      	strh	r3, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800468a:	b2d9      	uxtb	r1, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 800468c:	6853      	ldr	r3, [r2, #4]
 800468e:	4003      	ands	r3, r0
 8004690:	433b      	orrs	r3, r7
 8004692:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004696:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800469a:	6053      	str	r3, [r2, #4]
 800469c:	4d5c      	ldr	r5, [pc, #368]	; (8004810 <HAL_I2C_Mem_Write+0x254>)
 800469e:	f8df a178 	ldr.w	sl, [pc, #376]	; 8004818 <HAL_I2C_Mem_Write+0x25c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80046a2:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80046a6:	e004      	b.n	80046b2 <HAL_I2C_Mem_Write+0xf6>
    } while (hi2c->XferCount > 0U);
 80046a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f000 808d 	beq.w	80047cc <HAL_I2C_Mem_Write+0x210>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b2:	4632      	mov	r2, r6
 80046b4:	4641      	mov	r1, r8
 80046b6:	4620      	mov	r0, r4
 80046b8:	f7ff fb02 	bl	8003cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 80046bc:	2800      	cmp	r0, #0
 80046be:	f040 8083 	bne.w	80047c8 <HAL_I2C_Mem_Write+0x20c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046c4:	6822      	ldr	r2, [r4, #0]
 80046c6:	f813 1b01 	ldrb.w	r1, [r3], #1
 80046ca:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80046cc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80046ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80046d6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046d8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046de:	b289      	uxth	r1, r1
      hi2c->XferSize--;
 80046e0:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046e2:	2900      	cmp	r1, #0
 80046e4:	d0e0      	beq.n	80046a8 <HAL_I2C_Mem_Write+0xec>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1de      	bne.n	80046a8 <HAL_I2C_Mem_Write+0xec>
 80046ea:	f1b8 3fff 	cmp.w	r8, #4294967295
 80046ee:	d151      	bne.n	8004794 <HAL_I2C_Mem_Write+0x1d8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f0:	6993      	ldr	r3, [r2, #24]
 80046f2:	0619      	lsls	r1, r3, #24
 80046f4:	d5fc      	bpl.n	80046f0 <HAL_I2C_Mem_Write+0x134>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2bff      	cmp	r3, #255	; 0xff
 80046fc:	d957      	bls.n	80047ae <HAL_I2C_Mem_Write+0x1f2>
  MODIFY_REG(hi2c->Instance->CR2, \
 80046fe:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004700:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004704:	402b      	ands	r3, r5
 8004706:	433b      	orrs	r3, r7
 8004708:	ea43 030a 	orr.w	r3, r3, sl
 800470c:	6053      	str	r3, [r2, #4]
}
 800470e:	e7cb      	b.n	80046a8 <HAL_I2C_Mem_Write+0xec>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004710:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004714:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8004716:	2001      	movs	r0, #1
}
 8004718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 800471c:	2002      	movs	r0, #2
}
 800471e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004722:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004724:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004726:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 800472a:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800472c:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800472e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8004732:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004736:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          return HAL_ERROR;
 800473a:	2001      	movs	r0, #1
}
 800473c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004740:	6993      	ldr	r3, [r2, #24]
 8004742:	0618      	lsls	r0, r3, #24
 8004744:	d499      	bmi.n	800467a <HAL_I2C_Mem_Write+0xbe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004746:	f7fd ffcd 	bl	80026e4 <HAL_GetTick>
 800474a:	1b80      	subs	r0, r0, r6
 800474c:	4580      	cmp	r8, r0
 800474e:	d352      	bcc.n	80047f6 <HAL_I2C_Mem_Write+0x23a>
 8004750:	f1b8 0f00 	cmp.w	r8, #0
 8004754:	d04f      	beq.n	80047f6 <HAL_I2C_Mem_Write+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004756:	6822      	ldr	r2, [r4, #0]
 8004758:	e789      	b.n	800466e <HAL_I2C_Mem_Write+0xb2>
  MODIFY_REG(hi2c->Instance->CR2, \
 800475a:	6853      	ldr	r3, [r2, #4]
 800475c:	492c      	ldr	r1, [pc, #176]	; (8004810 <HAL_I2C_Mem_Write+0x254>)
 800475e:	400b      	ands	r3, r1
 8004760:	433b      	orrs	r3, r7
 8004762:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 8004766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800476a:	21ff      	movs	r1, #255	; 0xff
 800476c:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 800476e:	6053      	str	r3, [r2, #4]
}
 8004770:	e794      	b.n	800469c <HAL_I2C_Mem_Write+0xe0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8004778:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800477a:	4641      	mov	r1, r8
 800477c:	4632      	mov	r2, r6
 800477e:	4620      	mov	r0, r4
 8004780:	f7ff fa9e 	bl	8003cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004784:	2800      	cmp	r0, #0
 8004786:	f43f af6e 	beq.w	8004666 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 800478a:	2300      	movs	r3, #0
 800478c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004790:	2001      	movs	r0, #1
 8004792:	e7c1      	b.n	8004718 <HAL_I2C_Mem_Write+0x15c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004794:	6993      	ldr	r3, [r2, #24]
 8004796:	061b      	lsls	r3, r3, #24
 8004798:	d4ad      	bmi.n	80046f6 <HAL_I2C_Mem_Write+0x13a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479a:	f7fd ffa3 	bl	80026e4 <HAL_GetTick>
 800479e:	1b80      	subs	r0, r0, r6
 80047a0:	4580      	cmp	r8, r0
 80047a2:	d3be      	bcc.n	8004722 <HAL_I2C_Mem_Write+0x166>
 80047a4:	f1b8 0f00 	cmp.w	r8, #0
 80047a8:	d0bb      	beq.n	8004722 <HAL_I2C_Mem_Write+0x166>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047aa:	6822      	ldr	r2, [r4, #0]
 80047ac:	e79d      	b.n	80046ea <HAL_I2C_Mem_Write+0x12e>
          hi2c->XferSize = hi2c->XferCount;
 80047ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	8523      	strh	r3, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047b4:	b2d9      	uxtb	r1, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80047b6:	6853      	ldr	r3, [r2, #4]
 80047b8:	402b      	ands	r3, r5
 80047ba:	433b      	orrs	r3, r7
 80047bc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80047c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047c4:	6053      	str	r3, [r2, #4]
}
 80047c6:	e76f      	b.n	80046a8 <HAL_I2C_Mem_Write+0xec>
        return HAL_ERROR;
 80047c8:	2001      	movs	r0, #1
 80047ca:	e7a5      	b.n	8004718 <HAL_I2C_Mem_Write+0x15c>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047cc:	4632      	mov	r2, r6
 80047ce:	4641      	mov	r1, r8
 80047d0:	4620      	mov	r0, r4
 80047d2:	f7ff fb51 	bl	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	d1f6      	bne.n	80047c8 <HAL_I2C_Mem_Write+0x20c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047da:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80047dc:	4d0d      	ldr	r5, [pc, #52]	; (8004814 <HAL_I2C_Mem_Write+0x258>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047de:	2120      	movs	r1, #32
 80047e0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	402a      	ands	r2, r5
 80047e6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80047e8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80047ec:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047f0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80047f4:	e790      	b.n	8004718 <HAL_I2C_Mem_Write+0x15c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80047f8:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047fa:	430b      	orrs	r3, r1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047fc:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047fe:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004800:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004804:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    return HAL_ERROR;
 8004808:	e7bf      	b.n	800478a <HAL_I2C_Mem_Write+0x1ce>
 800480a:	bf00      	nop
 800480c:	fc009800 	.word	0xfc009800
 8004810:	fc009c00 	.word	0xfc009c00
 8004814:	fe00e800 	.word	0xfe00e800
 8004818:	01ff0000 	.word	0x01ff0000

0800481c <HAL_I2C_Mem_Read>:
{
 800481c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004820:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004822:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8004826:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
 800482a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800482c:	2b20      	cmp	r3, #32
 800482e:	f040 80a6 	bne.w	800497e <HAL_I2C_Mem_Read+0x162>
    if ((pData == NULL) || (Size == 0U))
 8004832:	9b08      	ldr	r3, [sp, #32]
 8004834:	4604      	mov	r4, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 809b 	beq.w	8004972 <HAL_I2C_Mem_Read+0x156>
 800483c:	f1ba 0f00 	cmp.w	sl, #0
 8004840:	f000 8097 	beq.w	8004972 <HAL_I2C_Mem_Read+0x156>
    __HAL_LOCK(hi2c);
 8004844:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004848:	2b01      	cmp	r3, #1
 800484a:	f000 8098 	beq.w	800497e <HAL_I2C_Mem_Read+0x162>
 800484e:	2301      	movs	r3, #1
 8004850:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8004854:	460f      	mov	r7, r1
 8004856:	4691      	mov	r9, r2
    tickstart = HAL_GetTick();
 8004858:	f7fd ff44 	bl	80026e4 <HAL_GetTick>
 800485c:	4606      	mov	r6, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 800485e:	e004      	b.n	800486a <HAL_I2C_Mem_Read+0x4e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004860:	f7fd ff40 	bl	80026e4 <HAL_GetTick>
 8004864:	1b80      	subs	r0, r0, r6
 8004866:	2819      	cmp	r0, #25
 8004868:	d874      	bhi.n	8004954 <HAL_I2C_Mem_Read+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	6998      	ldr	r0, [r3, #24]
 800486e:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8004872:	d1f5      	bne.n	8004860 <HAL_I2C_Mem_Read+0x44>
    hi2c->pBuffPtr  = pData;
 8004874:	9a08      	ldr	r2, [sp, #32]
 8004876:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004878:	2222      	movs	r2, #34	; 0x22
 800487a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800487e:	2240      	movs	r2, #64	; 0x40
 8004880:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004884:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8004886:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	4978      	ldr	r1, [pc, #480]	; (8004a70 <HAL_I2C_Mem_Read+0x254>)
    hi2c->XferISR   = NULL;
 800488e:	6360      	str	r0, [r4, #52]	; 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 8004890:	400a      	ands	r2, r1
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004892:	fa5f f188 	uxtb.w	r1, r8
  MODIFY_REG(hi2c->Instance->CR2, \
 8004896:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800489a:	f3c7 0709 	ubfx	r7, r7, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800489e:	433a      	orrs	r2, r7
 80048a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048a4:	605a      	str	r2, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048a6:	4629      	mov	r1, r5
 80048a8:	4632      	mov	r2, r6
 80048aa:	4620      	mov	r0, r4
 80048ac:	f7ff fa08 	bl	8003cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	f040 80a9 	bne.w	8004a08 <HAL_I2C_Mem_Read+0x1ec>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048b6:	f1b8 0f01 	cmp.w	r8, #1
 80048ba:	f040 8099 	bne.w	80049f0 <HAL_I2C_Mem_Read+0x1d4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048be:	6822      	ldr	r2, [r4, #0]
 80048c0:	fa5f f389 	uxtb.w	r3, r9
 80048c4:	6293      	str	r3, [r2, #40]	; 0x28
 80048c6:	1c68      	adds	r0, r5, #1
 80048c8:	d15c      	bne.n	8004984 <HAL_I2C_Mem_Read+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048ca:	6993      	ldr	r3, [r2, #24]
 80048cc:	0659      	lsls	r1, r3, #25
 80048ce:	d5fc      	bpl.n	80048ca <HAL_I2C_Mem_Read+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048d0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2bff      	cmp	r3, #255	; 0xff
 80048d6:	d87f      	bhi.n	80049d8 <HAL_I2C_Mem_Read+0x1bc>
      hi2c->XferSize = hi2c->XferCount;
 80048d8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80048da:	4865      	ldr	r0, [pc, #404]	; (8004a70 <HAL_I2C_Mem_Read+0x254>)
      hi2c->XferSize = hi2c->XferCount;
 80048dc:	b29b      	uxth	r3, r3
 80048de:	8523      	strh	r3, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048e0:	b2d9      	uxtb	r1, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80048e2:	6853      	ldr	r3, [r2, #4]
 80048e4:	4003      	ands	r3, r0
 80048e6:	433b      	orrs	r3, r7
 80048e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80048ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048f0:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 80048f4:	6053      	str	r3, [r2, #4]
 80048f6:	1c68      	adds	r0, r5, #1
 80048f8:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8004a78 <HAL_I2C_Mem_Read+0x25c>
 80048fc:	f8df a17c 	ldr.w	sl, [pc, #380]	; 8004a7c <HAL_I2C_Mem_Read+0x260>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004900:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8004904:	d11c      	bne.n	8004940 <HAL_I2C_Mem_Read+0x124>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004906:	6993      	ldr	r3, [r2, #24]
 8004908:	0759      	lsls	r1, r3, #29
 800490a:	d5fc      	bpl.n	8004906 <HAL_I2C_Mem_Read+0xea>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800490c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800490e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004910:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8004912:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004914:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004916:	3b01      	subs	r3, #1
 8004918:	b29b      	uxth	r3, r3
 800491a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800491c:	3201      	adds	r2, #1
      hi2c->XferSize--;
 800491e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004920:	6262      	str	r2, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004922:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004924:	3b01      	subs	r3, #1
 8004926:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004928:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800492a:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800492c:	b10a      	cbz	r2, 8004932 <HAL_I2C_Mem_Read+0x116>
 800492e:	2b00      	cmp	r3, #0
 8004930:	d03e      	beq.n	80049b0 <HAL_I2C_Mem_Read+0x194>
    } while (hi2c->XferCount > 0U);
 8004932:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004934:	b29b      	uxth	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d079      	beq.n	8004a2e <HAL_I2C_Mem_Read+0x212>
 800493a:	1c68      	adds	r0, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800493c:	6822      	ldr	r2, [r4, #0]
 800493e:	d0e2      	beq.n	8004906 <HAL_I2C_Mem_Read+0xea>
 8004940:	6993      	ldr	r3, [r2, #24]
 8004942:	075b      	lsls	r3, r3, #29
 8004944:	d4e2      	bmi.n	800490c <HAL_I2C_Mem_Read+0xf0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004946:	f7fd fecd 	bl	80026e4 <HAL_GetTick>
 800494a:	1b80      	subs	r0, r0, r6
 800494c:	4285      	cmp	r5, r0
 800494e:	d301      	bcc.n	8004954 <HAL_I2C_Mem_Read+0x138>
 8004950:	2d00      	cmp	r5, #0
 8004952:	d1f2      	bne.n	800493a <HAL_I2C_Mem_Read+0x11e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004954:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004956:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004958:	f043 0320 	orr.w	r3, r3, #32
        hi2c->State = HAL_I2C_STATE_READY;
 800495c:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800495e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8004960:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8004964:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004968:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          return HAL_ERROR;
 800496c:	2001      	movs	r0, #1
}
 800496e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004972:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004976:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8004978:	2001      	movs	r0, #1
}
 800497a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 800497e:	2002      	movs	r0, #2
}
 8004980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004984:	6993      	ldr	r3, [r2, #24]
 8004986:	065b      	lsls	r3, r3, #25
 8004988:	d4a2      	bmi.n	80048d0 <HAL_I2C_Mem_Read+0xb4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498a:	f7fd feab 	bl	80026e4 <HAL_GetTick>
 800498e:	1b80      	subs	r0, r0, r6
 8004990:	4285      	cmp	r5, r0
 8004992:	d360      	bcc.n	8004a56 <HAL_I2C_Mem_Read+0x23a>
 8004994:	2d00      	cmp	r5, #0
 8004996:	d05e      	beq.n	8004a56 <HAL_I2C_Mem_Read+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004998:	6822      	ldr	r2, [r4, #0]
 800499a:	e794      	b.n	80048c6 <HAL_I2C_Mem_Read+0xaa>
 800499c:	6993      	ldr	r3, [r2, #24]
 800499e:	061b      	lsls	r3, r3, #24
 80049a0:	d40c      	bmi.n	80049bc <HAL_I2C_Mem_Read+0x1a0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a2:	f7fd fe9f 	bl	80026e4 <HAL_GetTick>
 80049a6:	1b80      	subs	r0, r0, r6
 80049a8:	4285      	cmp	r5, r0
 80049aa:	d3d3      	bcc.n	8004954 <HAL_I2C_Mem_Read+0x138>
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	d0d1      	beq.n	8004954 <HAL_I2C_Mem_Read+0x138>
 80049b0:	1c68      	adds	r0, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049b2:	6822      	ldr	r2, [r4, #0]
 80049b4:	d1f2      	bne.n	800499c <HAL_I2C_Mem_Read+0x180>
 80049b6:	6993      	ldr	r3, [r2, #24]
 80049b8:	0619      	lsls	r1, r3, #24
 80049ba:	d5fc      	bpl.n	80049b6 <HAL_I2C_Mem_Read+0x19a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2bff      	cmp	r3, #255	; 0xff
 80049c2:	d926      	bls.n	8004a12 <HAL_I2C_Mem_Read+0x1f6>
  MODIFY_REG(hi2c->Instance->CR2, \
 80049c4:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049c6:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80049ca:	ea03 0308 	and.w	r3, r3, r8
 80049ce:	433b      	orrs	r3, r7
 80049d0:	ea43 030a 	orr.w	r3, r3, sl
 80049d4:	6053      	str	r3, [r2, #4]
}
 80049d6:	e7ac      	b.n	8004932 <HAL_I2C_Mem_Read+0x116>
  MODIFY_REG(hi2c->Instance->CR2, \
 80049d8:	6853      	ldr	r3, [r2, #4]
 80049da:	4925      	ldr	r1, [pc, #148]	; (8004a70 <HAL_I2C_Mem_Read+0x254>)
 80049dc:	400b      	ands	r3, r1
 80049de:	433b      	orrs	r3, r7
 80049e0:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 80049e4:	f443 3392 	orr.w	r3, r3, #74752	; 0x12400
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049e8:	21ff      	movs	r1, #255	; 0xff
 80049ea:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80049ec:	6053      	str	r3, [r2, #4]
}
 80049ee:	e782      	b.n	80048f6 <HAL_I2C_Mem_Read+0xda>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049f0:	6823      	ldr	r3, [r4, #0]
 80049f2:	ea4f 2219 	mov.w	r2, r9, lsr #8
 80049f6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f8:	4629      	mov	r1, r5
 80049fa:	4632      	mov	r2, r6
 80049fc:	4620      	mov	r0, r4
 80049fe:	f7ff f95f 	bl	8003cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a02:	2800      	cmp	r0, #0
 8004a04:	f43f af5b 	beq.w	80048be <HAL_I2C_Mem_Read+0xa2>
      __HAL_UNLOCK(hi2c);
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004a0e:	2001      	movs	r0, #1
 8004a10:	e7b3      	b.n	800497a <HAL_I2C_Mem_Read+0x15e>
          hi2c->XferSize = hi2c->XferCount;
 8004a12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	8523      	strh	r3, [r4, #40]	; 0x28
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a18:	b2d9      	uxtb	r1, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a1a:	6853      	ldr	r3, [r2, #4]
 8004a1c:	ea03 0308 	and.w	r3, r3, r8
 8004a20:	433b      	orrs	r3, r7
 8004a22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004a26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a2a:	6053      	str	r3, [r2, #4]
}
 8004a2c:	e781      	b.n	8004932 <HAL_I2C_Mem_Read+0x116>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a2e:	4632      	mov	r2, r6
 8004a30:	4629      	mov	r1, r5
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff fa20 	bl	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a38:	b9b8      	cbnz	r0, 8004a6a <HAL_I2C_Mem_Read+0x24e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a3a:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004a3c:	4d0d      	ldr	r5, [pc, #52]	; (8004a74 <HAL_I2C_Mem_Read+0x258>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a3e:	2120      	movs	r1, #32
 8004a40:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	402a      	ands	r2, r5
 8004a46:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a48:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004a4c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a50:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8004a54:	e791      	b.n	800497a <HAL_I2C_Mem_Read+0x15e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a56:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a58:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5a:	430b      	orrs	r3, r1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a5c:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a60:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a64:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    return HAL_ERROR;
 8004a68:	e7ce      	b.n	8004a08 <HAL_I2C_Mem_Read+0x1ec>
      return HAL_ERROR;
 8004a6a:	2001      	movs	r0, #1
 8004a6c:	e785      	b.n	800497a <HAL_I2C_Mem_Read+0x15e>
 8004a6e:	bf00      	nop
 8004a70:	fc009800 	.word	0xfc009800
 8004a74:	fe00e800 	.word	0xfe00e800
 8004a78:	fc009c00 	.word	0xfc009c00
 8004a7c:	01ff0000 	.word	0x01ff0000

08004a80 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a80:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004a84:	2a20      	cmp	r2, #32
 8004a86:	d123      	bne.n	8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8004a88:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a8c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8004a90:	2a01      	cmp	r2, #1
 8004a92:	4603      	mov	r3, r0
 8004a94:	d01c      	beq.n	8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a96:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a98:	2024      	movs	r0, #36	; 0x24
{
 8004a9a:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a9c:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8004aa0:	6810      	ldr	r0, [r2, #0]
 8004aa2:	f020 0001 	bic.w	r0, r0, #1
 8004aa6:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004aa8:	6810      	ldr	r0, [r2, #0]
 8004aaa:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8004aae:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ab0:	6810      	ldr	r0, [r2, #0]
 8004ab2:	4301      	orrs	r1, r0
 8004ab4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ab6:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab8:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_ENABLE(hi2c);
 8004abc:	f041 0101 	orr.w	r1, r1, #1
 8004ac0:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004ac2:	f883 c041 	strb.w	ip, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004ac6:	f883 e040 	strb.w	lr, [r3, #64]	; 0x40

    return HAL_OK;
 8004aca:	4670      	mov	r0, lr
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004acc:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 8004ad0:	2002      	movs	r0, #2
}
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ad4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004ad8:	2a20      	cmp	r2, #32
 8004ada:	d122      	bne.n	8004b22 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
{
 8004adc:	b500      	push	{lr}
 8004ade:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae2:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8004ae6:	2a01      	cmp	r2, #1
 8004ae8:	4603      	mov	r3, r0
 8004aea:	d01c      	beq.n	8004b26 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004aec:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004aee:	2024      	movs	r0, #36	; 0x24
 8004af0:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8004af4:	6810      	ldr	r0, [r2, #0]
 8004af6:	f020 0001 	bic.w	r0, r0, #1
 8004afa:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004afc:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004afe:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b02:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b06:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b08:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b0a:	f04f 0c00 	mov.w	ip, #0
    __HAL_I2C_ENABLE(hi2c);
 8004b0e:	f041 0101 	orr.w	r1, r1, #1
 8004b12:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004b14:	f883 e041 	strb.w	lr, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004b18:	f883 c040 	strb.w	ip, [r3, #64]	; 0x40

    return HAL_OK;
 8004b1c:	4660      	mov	r0, ip
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004b1e:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 8004b22:	2002      	movs	r0, #2
}
 8004b24:	4770      	bx	lr
    return HAL_BUSY;
 8004b26:	2002      	movs	r0, #2
}
 8004b28:	f85d fb04 	ldr.w	pc, [sp], #4

08004b2c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004b2c:	4b02      	ldr	r3, [pc, #8]	; (8004b38 <HAL_PWREx_GetVoltageRange+0xc>)
 8004b2e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8004b30:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40007000 	.word	0x40007000

08004b3c <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b3c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004b40:	d00e      	beq.n	8004b60 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b42:	4a1c      	ldr	r2, [pc, #112]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004b44:	6813      	ldr	r3, [r2, #0]
 8004b46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b4e:	d02d      	beq.n	8004bac <HAL_PWREx_ControlVoltageScaling+0x70>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b50:	6813      	ldr	r3, [r2, #0]
 8004b52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b5a:	2000      	movs	r0, #0
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b60:	4914      	ldr	r1, [pc, #80]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004b62:	680b      	ldr	r3, [r1, #0]
 8004b64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b6c:	d01e      	beq.n	8004bac <HAL_PWREx_ControlVoltageScaling+0x70>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b6e:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b70:	4a11      	ldr	r2, [pc, #68]	; (8004bb8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004b72:	4812      	ldr	r0, [pc, #72]	; (8004bbc <HAL_PWREx_ControlVoltageScaling+0x80>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b7c:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b7e:	6813      	ldr	r3, [r2, #0]
 8004b80:	2232      	movs	r2, #50	; 0x32
 8004b82:	fb02 f303 	mul.w	r3, r2, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b86:	694a      	ldr	r2, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b88:	fba0 0303 	umull	r0, r3, r0, r3
 8004b8c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b8e:	0550      	lsls	r0, r2, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b90:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b94:	d506      	bpl.n	8004ba4 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004b96:	e000      	b.n	8004b9a <HAL_PWREx_ControlVoltageScaling+0x5e>
 8004b98:	b123      	cbz	r3, 8004ba4 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004b9a:	694a      	ldr	r2, [r1, #20]
 8004b9c:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 8004b9e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ba2:	d4f9      	bmi.n	8004b98 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ba4:	4b03      	ldr	r3, [pc, #12]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	055b      	lsls	r3, r3, #21
 8004baa:	d401      	bmi.n	8004bb0 <HAL_PWREx_ControlVoltageScaling+0x74>
  return HAL_OK;
 8004bac:	2000      	movs	r0, #0
 8004bae:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004bb0:	2003      	movs	r0, #3
}
 8004bb2:	4770      	bx	lr
 8004bb4:	40007000 	.word	0x40007000
 8004bb8:	20000020 	.word	0x20000020
 8004bbc:	431bde83 	.word	0x431bde83

08004bc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004bc0:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bc2:	4d20      	ldr	r5, [pc, #128]	; (8004c44 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8004bc4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004bc6:	00db      	lsls	r3, r3, #3
{
 8004bc8:	b083      	sub	sp, #12
 8004bca:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bcc:	d51c      	bpl.n	8004c08 <RCC_SetFlashLatencyFromMSIRange+0x48>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004bce:	f7ff ffad 	bl	8004b2c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bd2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004bd6:	d029      	beq.n	8004c2c <RCC_SetFlashLatencyFromMSIRange+0x6c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004bd8:	2c80      	cmp	r4, #128	; 0x80
 8004bda:	d813      	bhi.n	8004c04 <RCC_SetFlashLatencyFromMSIRange+0x44>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004bdc:	d02f      	beq.n	8004c3e <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004bde:	f1a4 0470 	sub.w	r4, r4, #112	; 0x70
 8004be2:	fab4 f484 	clz	r4, r4
 8004be6:	0964      	lsrs	r4, r4, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004be8:	4917      	ldr	r1, [pc, #92]	; (8004c48 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8004bea:	680b      	ldr	r3, [r1, #0]
 8004bec:	f023 0307 	bic.w	r3, r3, #7
 8004bf0:	4323      	orrs	r3, r4
 8004bf2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004bf4:	6808      	ldr	r0, [r1, #0]
 8004bf6:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8004bfa:	1b00      	subs	r0, r0, r4
 8004bfc:	bf18      	it	ne
 8004bfe:	2001      	movne	r0, #1
 8004c00:	b003      	add	sp, #12
 8004c02:	bd30      	pop	{r4, r5, pc}
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c04:	2403      	movs	r4, #3
 8004c06:	e7ef      	b.n	8004be8 <RCC_SetFlashLatencyFromMSIRange+0x28>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c08:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c0e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004c10:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c16:	9301      	str	r3, [sp, #4]
 8004c18:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8004c1a:	f7ff ff87 	bl	8004b2c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c1e:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c20:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c28:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c2a:	d1d5      	bne.n	8004bd8 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8004c2c:	2c80      	cmp	r4, #128	; 0x80
 8004c2e:	d904      	bls.n	8004c3a <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c30:	2ca0      	cmp	r4, #160	; 0xa0
 8004c32:	bf8c      	ite	hi
 8004c34:	2402      	movhi	r4, #2
 8004c36:	2401      	movls	r4, #1
 8004c38:	e7d6      	b.n	8004be8 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c3a:	2400      	movs	r4, #0
 8004c3c:	e7d4      	b.n	8004be8 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c3e:	2402      	movs	r4, #2
 8004c40:	e7d2      	b.n	8004be8 <RCC_SetFlashLatencyFromMSIRange+0x28>
 8004c42:	bf00      	nop
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40022000 	.word	0x40022000

08004c4c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c4c:	4a28      	ldr	r2, [pc, #160]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c4e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c50:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c52:	f013 030c 	ands.w	r3, r3, #12
 8004c56:	d008      	beq.n	8004c6a <HAL_RCC_GetSysClockFreq+0x1e>
 8004c58:	2b0c      	cmp	r3, #12
 8004c5a:	d038      	beq.n	8004cce <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d034      	beq.n	8004cca <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	4824      	ldr	r0, [pc, #144]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004c64:	bf18      	it	ne
 8004c66:	2000      	movne	r0, #0
 8004c68:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c6a:	4a21      	ldr	r2, [pc, #132]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c6c:	6811      	ldr	r1, [r2, #0]
 8004c6e:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c70:	bf54      	ite	pl
 8004c72:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c76:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8004c78:	491f      	ldr	r1, [pc, #124]	; (8004cf8 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c7a:	bf54      	ite	pl
 8004c7c:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c80:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8004c84:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c88:	b303      	cbz	r3, 8004ccc <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c8a:	2b0c      	cmp	r3, #12
 8004c8c:	d12d      	bne.n	8004cea <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c8e:	4b18      	ldr	r3, [pc, #96]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d025      	beq.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x9a>
 8004c9a:	4a16      	ldr	r2, [pc, #88]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	bf08      	it	eq
 8004ca0:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ca2:	4b13      	ldr	r3, [pc, #76]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004ca4:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ca6:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004cae:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cb2:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cb6:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004cb8:	fb02 f000 	mul.w	r0, r2, r0
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cbc:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cbe:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004cc0:	fbb0 f0f1 	udiv	r0, r0, r1
    sysclockfreq = pllvco / pllr;
 8004cc4:	fbb0 f0f3 	udiv	r0, r0, r3
 8004cc8:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8004cca:	480c      	ldr	r0, [pc, #48]	; (8004cfc <HAL_RCC_GetSysClockFreq+0xb0>)
}
 8004ccc:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cce:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cd2:	2a01      	cmp	r2, #1
 8004cd4:	d0c9      	beq.n	8004c6a <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cd6:	4b06      	ldr	r3, [pc, #24]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004cde:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ce0:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8004ce4:	d1d9      	bne.n	8004c9a <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 8004ce6:	4805      	ldr	r0, [pc, #20]	; (8004cfc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ce8:	e7db      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x56>
 8004cea:	2000      	movs	r0, #0
  return sysclockfreq;
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	007a1200 	.word	0x007a1200
 8004cf8:	0801f010 	.word	0x0801f010
 8004cfc:	00f42400 	.word	0x00f42400

08004d00 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004d00:	2800      	cmp	r0, #0
 8004d02:	f000 8239 	beq.w	8005178 <HAL_RCC_OscConfig+0x478>
{
 8004d06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d0a:	4a99      	ldr	r2, [pc, #612]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d0c:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d0e:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d10:	68d6      	ldr	r6, [r2, #12]
 8004d12:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d14:	06d8      	lsls	r0, r3, #27
{
 8004d16:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d18:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d1c:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d20:	d52e      	bpl.n	8004d80 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d22:	2d00      	cmp	r5, #0
 8004d24:	f000 812b 	beq.w	8004f7e <HAL_RCC_OscConfig+0x27e>
 8004d28:	2d0c      	cmp	r5, #12
 8004d2a:	f000 8125 	beq.w	8004f78 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d2e:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8004d30:	4f8f      	ldr	r7, [pc, #572]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 819b 	beq.w	800506e <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_MSI_ENABLE();
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	f043 0301 	orr.w	r3, r3, #1
 8004d3e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004d40:	f7fd fcd0 	bl	80026e4 <HAL_GetTick>
 8004d44:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d46:	e006      	b.n	8004d56 <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d48:	f7fd fccc 	bl	80026e4 <HAL_GetTick>
 8004d4c:	eba0 0008 	sub.w	r0, r0, r8
 8004d50:	2802      	cmp	r0, #2
 8004d52:	f200 819c 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	079b      	lsls	r3, r3, #30
 8004d5a:	d5f5      	bpl.n	8004d48 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	f043 0308 	orr.w	r3, r3, #8
 8004d62:	603b      	str	r3, [r7, #0]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6a22      	ldr	r2, [r4, #32]
 8004d68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	69e2      	ldr	r2, [r4, #28]
 8004d74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004d7c:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	07d9      	lsls	r1, r3, #31
 8004d82:	f100 80cb 	bmi.w	8004f1c <HAL_RCC_OscConfig+0x21c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d86:	0799      	lsls	r1, r3, #30
 8004d88:	d523      	bpl.n	8004dd2 <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d8a:	2d04      	cmp	r5, #4
 8004d8c:	f000 815f 	beq.w	800504e <HAL_RCC_OscConfig+0x34e>
 8004d90:	2d0c      	cmp	r5, #12
 8004d92:	f000 8159 	beq.w	8005048 <HAL_RCC_OscConfig+0x348>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d96:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8004d98:	4e75      	ldr	r6, [pc, #468]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8192 	beq.w	80050c4 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_ENABLE();
 8004da0:	6833      	ldr	r3, [r6, #0]
 8004da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da6:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004da8:	f7fd fc9c 	bl	80026e4 <HAL_GetTick>
 8004dac:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dae:	e005      	b.n	8004dbc <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004db0:	f7fd fc98 	bl	80026e4 <HAL_GetTick>
 8004db4:	1bc0      	subs	r0, r0, r7
 8004db6:	2802      	cmp	r0, #2
 8004db8:	f200 8169 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dbc:	6833      	ldr	r3, [r6, #0]
 8004dbe:	055b      	lsls	r3, r3, #21
 8004dc0:	d5f6      	bpl.n	8004db0 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc2:	6873      	ldr	r3, [r6, #4]
 8004dc4:	6922      	ldr	r2, [r4, #16]
 8004dc6:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8004dca:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004dce:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	0719      	lsls	r1, r3, #28
 8004dd4:	d519      	bpl.n	8004e0a <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dd6:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004dd8:	4e65      	ldr	r6, [pc, #404]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 8120 	beq.w	8005020 <HAL_RCC_OscConfig+0x320>
      __HAL_RCC_LSI_ENABLE();
 8004de0:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004dec:	f7fd fc7a 	bl	80026e4 <HAL_GetTick>
 8004df0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004df2:	e005      	b.n	8004e00 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df4:	f7fd fc76 	bl	80026e4 <HAL_GetTick>
 8004df8:	1bc0      	subs	r0, r0, r7
 8004dfa:	2802      	cmp	r0, #2
 8004dfc:	f200 8147 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e00:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8004e04:	079a      	lsls	r2, r3, #30
 8004e06:	d5f5      	bpl.n	8004df4 <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	075f      	lsls	r7, r3, #29
 8004e0c:	d53f      	bpl.n	8004e8e <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e0e:	4b58      	ldr	r3, [pc, #352]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
 8004e10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e12:	00d6      	lsls	r6, r2, #3
 8004e14:	f100 8154 	bmi.w	80050c0 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e1a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e1e:	659a      	str	r2, [r3, #88]	; 0x58
 8004e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e26:	9301      	str	r3, [sp, #4]
 8004e28:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004e2a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e2c:	4f51      	ldr	r7, [pc, #324]	; (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	05d8      	lsls	r0, r3, #23
 8004e32:	f140 81a3 	bpl.w	800517c <HAL_RCC_OscConfig+0x47c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e36:	68a3      	ldr	r3, [r4, #8]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	f000 8155 	beq.w	80050e8 <HAL_RCC_OscConfig+0x3e8>
 8004e3e:	2b05      	cmp	r3, #5
 8004e40:	f000 81c7 	beq.w	80051d2 <HAL_RCC_OscConfig+0x4d2>
 8004e44:	4f4a      	ldr	r7, [pc, #296]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
 8004e46:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8004e4a:	f022 0201 	bic.w	r2, r2, #1
 8004e4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8004e52:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8004e56:	f022 0204 	bic.w	r2, r2, #4
 8004e5a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f040 8149 	bne.w	80050f6 <HAL_RCC_OscConfig+0x3f6>
      tickstart = HAL_GetTick();
 8004e64:	f7fd fc3e 	bl	80026e4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e68:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004e6c:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e6e:	e006      	b.n	8004e7e <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e70:	f7fd fc38 	bl	80026e4 <HAL_GetTick>
 8004e74:	eba0 0008 	sub.w	r0, r0, r8
 8004e78:	4548      	cmp	r0, r9
 8004e7a:	f200 8108 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004e82:	079b      	lsls	r3, r3, #30
 8004e84:	d4f4      	bmi.n	8004e70 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 8004e86:	2e00      	cmp	r6, #0
 8004e88:	f040 818a 	bne.w	80051a0 <HAL_RCC_OscConfig+0x4a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	0698      	lsls	r0, r3, #26
 8004e90:	d518      	bpl.n	8004ec4 <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e92:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 8004e94:	4e36      	ldr	r6, [pc, #216]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 815a 	beq.w	8005150 <HAL_RCC_OscConfig+0x450>
      __HAL_RCC_HSI48_ENABLE();
 8004e9c:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004ea8:	f7fd fc1c 	bl	80026e4 <HAL_GetTick>
 8004eac:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004eae:	e005      	b.n	8004ebc <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004eb0:	f7fd fc18 	bl	80026e4 <HAL_GetTick>
 8004eb4:	1bc0      	subs	r0, r0, r7
 8004eb6:	2802      	cmp	r0, #2
 8004eb8:	f200 80e9 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ebc:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8004ec0:	0799      	lsls	r1, r3, #30
 8004ec2:	d5f5      	bpl.n	8004eb0 <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ec4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ec6:	b32b      	cbz	r3, 8004f14 <HAL_RCC_OscConfig+0x214>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	f000 8190 	beq.w	80051ee <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ece:	2d0c      	cmp	r5, #12
 8004ed0:	f000 8096 	beq.w	8005000 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_PLL_DISABLE();
 8004ed4:	4b26      	ldr	r3, [pc, #152]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004edc:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	0112      	lsls	r2, r2, #4
 8004ee2:	d403      	bmi.n	8004eec <HAL_RCC_OscConfig+0x1ec>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	f022 0203 	bic.w	r2, r2, #3
 8004eea:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004eec:	4c20      	ldr	r4, [pc, #128]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
 8004eee:	68e3      	ldr	r3, [r4, #12]
 8004ef0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ef8:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8004efa:	f7fd fbf3 	bl	80026e4 <HAL_GetTick>
 8004efe:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f00:	e005      	b.n	8004f0e <HAL_RCC_OscConfig+0x20e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fd fbef 	bl	80026e4 <HAL_GetTick>
 8004f06:	1b40      	subs	r0, r0, r5
 8004f08:	2802      	cmp	r0, #2
 8004f0a:	f200 80c0 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f0e:	6823      	ldr	r3, [r4, #0]
 8004f10:	019b      	lsls	r3, r3, #6
 8004f12:	d4f6      	bmi.n	8004f02 <HAL_RCC_OscConfig+0x202>
  return HAL_OK;
 8004f14:	2000      	movs	r0, #0
}
 8004f16:	b003      	add	sp, #12
 8004f18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004f1c:	2d08      	cmp	r5, #8
 8004f1e:	d075      	beq.n	800500c <HAL_RCC_OscConfig+0x30c>
 8004f20:	2d0c      	cmp	r5, #12
 8004f22:	d071      	beq.n	8005008 <HAL_RCC_OscConfig+0x308>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	6863      	ldr	r3, [r4, #4]
 8004f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f2a:	f000 80b4 	beq.w	8005096 <HAL_RCC_OscConfig+0x396>
 8004f2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f32:	f000 8141 	beq.w	80051b8 <HAL_RCC_OscConfig+0x4b8>
 8004f36:	4f0e      	ldr	r7, [pc, #56]	; (8004f70 <HAL_RCC_OscConfig+0x270>)
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004f3e:	603a      	str	r2, [r7, #0]
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f46:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f040 80a9 	bne.w	80050a0 <HAL_RCC_OscConfig+0x3a0>
        tickstart = HAL_GetTick();
 8004f4e:	f7fd fbc9 	bl	80026e4 <HAL_GetTick>
 8004f52:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f54:	e006      	b.n	8004f64 <HAL_RCC_OscConfig+0x264>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f56:	f7fd fbc5 	bl	80026e4 <HAL_GetTick>
 8004f5a:	eba0 0008 	sub.w	r0, r0, r8
 8004f5e:	2864      	cmp	r0, #100	; 0x64
 8004f60:	f200 8095 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	0398      	lsls	r0, r3, #14
 8004f68:	d4f5      	bmi.n	8004f56 <HAL_RCC_OscConfig+0x256>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	e70b      	b.n	8004d86 <HAL_RCC_OscConfig+0x86>
 8004f6e:	bf00      	nop
 8004f70:	40021000 	.word	0x40021000
 8004f74:	40007000 	.word	0x40007000
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004f78:	2e01      	cmp	r6, #1
 8004f7a:	f47f aed8 	bne.w	8004d2e <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f7e:	4ba7      	ldr	r3, [pc, #668]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	0799      	lsls	r1, r3, #30
 8004f84:	d439      	bmi.n	8004ffa <HAL_RCC_OscConfig+0x2fa>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004f86:	4ba5      	ldr	r3, [pc, #660]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8004f88:	6a20      	ldr	r0, [r4, #32]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	0712      	lsls	r2, r2, #28
 8004f8e:	bf56      	itet	pl
 8004f90:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8004f94:	681b      	ldrmi	r3, [r3, #0]
 8004f96:	091b      	lsrpl	r3, r3, #4
 8004f98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f9c:	4298      	cmp	r0, r3
 8004f9e:	f200 80bf 	bhi.w	8005120 <HAL_RCC_OscConfig+0x420>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fa2:	4b9e      	ldr	r3, [pc, #632]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	f042 0208 	orr.w	r2, r2, #8
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004fb2:	4302      	orrs	r2, r0
 8004fb4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	69e1      	ldr	r1, [r4, #28]
 8004fba:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004fbe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004fc2:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004fc4:	2d00      	cmp	r5, #0
 8004fc6:	f000 80f1 	beq.w	80051ac <HAL_RCC_OscConfig+0x4ac>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fca:	f7ff fe3f 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 8004fce:	4b93      	ldr	r3, [pc, #588]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8004fd0:	4a93      	ldr	r2, [pc, #588]	; (8005220 <HAL_RCC_OscConfig+0x520>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004fd8:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 8004fda:	4a92      	ldr	r2, [pc, #584]	; (8005224 <HAL_RCC_OscConfig+0x524>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8004fe4:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fe6:	4a90      	ldr	r2, [pc, #576]	; (8005228 <HAL_RCC_OscConfig+0x528>)
 8004fe8:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8004fea:	f7fd fb39 	bl	8002660 <HAL_InitTick>
        if(status != HAL_OK)
 8004fee:	b940      	cbnz	r0, 8005002 <HAL_RCC_OscConfig+0x302>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	07d9      	lsls	r1, r3, #31
 8004ff4:	f57f aec7 	bpl.w	8004d86 <HAL_RCC_OscConfig+0x86>
 8004ff8:	e790      	b.n	8004f1c <HAL_RCC_OscConfig+0x21c>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ffa:	69a3      	ldr	r3, [r4, #24]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1c2      	bne.n	8004f86 <HAL_RCC_OscConfig+0x286>
          return HAL_ERROR;
 8005000:	2001      	movs	r0, #1
}
 8005002:	b003      	add	sp, #12
 8005004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005008:	2e03      	cmp	r6, #3
 800500a:	d18b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x224>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800500c:	4a83      	ldr	r2, [pc, #524]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 800500e:	6812      	ldr	r2, [r2, #0]
 8005010:	0392      	lsls	r2, r2, #14
 8005012:	f57f aeb8 	bpl.w	8004d86 <HAL_RCC_OscConfig+0x86>
 8005016:	6862      	ldr	r2, [r4, #4]
 8005018:	2a00      	cmp	r2, #0
 800501a:	f47f aeb4 	bne.w	8004d86 <HAL_RCC_OscConfig+0x86>
 800501e:	e7ef      	b.n	8005000 <HAL_RCC_OscConfig+0x300>
      __HAL_RCC_LSI_DISABLE();
 8005020:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8005024:	f023 0301 	bic.w	r3, r3, #1
 8005028:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 800502c:	f7fd fb5a 	bl	80026e4 <HAL_GetTick>
 8005030:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005032:	e004      	b.n	800503e <HAL_RCC_OscConfig+0x33e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005034:	f7fd fb56 	bl	80026e4 <HAL_GetTick>
 8005038:	1bc0      	subs	r0, r0, r7
 800503a:	2802      	cmp	r0, #2
 800503c:	d827      	bhi.n	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800503e:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8005042:	079b      	lsls	r3, r3, #30
 8005044:	d4f6      	bmi.n	8005034 <HAL_RCC_OscConfig+0x334>
 8005046:	e6df      	b.n	8004e08 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005048:	2e02      	cmp	r6, #2
 800504a:	f47f aea4 	bne.w	8004d96 <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800504e:	4a73      	ldr	r2, [pc, #460]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8005050:	6812      	ldr	r2, [r2, #0]
 8005052:	0552      	lsls	r2, r2, #21
 8005054:	d502      	bpl.n	800505c <HAL_RCC_OscConfig+0x35c>
 8005056:	68e2      	ldr	r2, [r4, #12]
 8005058:	2a00      	cmp	r2, #0
 800505a:	d0d1      	beq.n	8005000 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800505c:	496f      	ldr	r1, [pc, #444]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 800505e:	6920      	ldr	r0, [r4, #16]
 8005060:	684a      	ldr	r2, [r1, #4]
 8005062:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 8005066:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800506a:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800506c:	e6b1      	b.n	8004dd2 <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	f023 0301 	bic.w	r3, r3, #1
 8005074:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8005076:	f7fd fb35 	bl	80026e4 <HAL_GetTick>
 800507a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	0798      	lsls	r0, r3, #30
 8005080:	d5b6      	bpl.n	8004ff0 <HAL_RCC_OscConfig+0x2f0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005082:	f7fd fb2f 	bl	80026e4 <HAL_GetTick>
 8005086:	eba0 0008 	sub.w	r0, r0, r8
 800508a:	2802      	cmp	r0, #2
 800508c:	d9f6      	bls.n	800507c <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 800508e:	2003      	movs	r0, #3
}
 8005090:	b003      	add	sp, #12
 8005092:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005096:	4a61      	ldr	r2, [pc, #388]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8005098:	6813      	ldr	r3, [r2, #0]
 800509a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800509e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80050a0:	f7fd fb20 	bl	80026e4 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050a4:	f8df 8174 	ldr.w	r8, [pc, #372]	; 800521c <HAL_RCC_OscConfig+0x51c>
        tickstart = HAL_GetTick();
 80050a8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050aa:	e004      	b.n	80050b6 <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ac:	f7fd fb1a 	bl	80026e4 <HAL_GetTick>
 80050b0:	1bc0      	subs	r0, r0, r7
 80050b2:	2864      	cmp	r0, #100	; 0x64
 80050b4:	d8eb      	bhi.n	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050b6:	f8d8 3000 	ldr.w	r3, [r8]
 80050ba:	039b      	lsls	r3, r3, #14
 80050bc:	d5f6      	bpl.n	80050ac <HAL_RCC_OscConfig+0x3ac>
 80050be:	e754      	b.n	8004f6a <HAL_RCC_OscConfig+0x26a>
    FlagStatus       pwrclkchanged = RESET;
 80050c0:	2600      	movs	r6, #0
 80050c2:	e6b3      	b.n	8004e2c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 80050c4:	6833      	ldr	r3, [r6, #0]
 80050c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050ca:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80050cc:	f7fd fb0a 	bl	80026e4 <HAL_GetTick>
 80050d0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050d2:	e004      	b.n	80050de <HAL_RCC_OscConfig+0x3de>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050d4:	f7fd fb06 	bl	80026e4 <HAL_GetTick>
 80050d8:	1bc0      	subs	r0, r0, r7
 80050da:	2802      	cmp	r0, #2
 80050dc:	d8d7      	bhi.n	800508e <HAL_RCC_OscConfig+0x38e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050de:	6833      	ldr	r3, [r6, #0]
 80050e0:	0558      	lsls	r0, r3, #21
 80050e2:	d4f7      	bmi.n	80050d4 <HAL_RCC_OscConfig+0x3d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	e674      	b.n	8004dd2 <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050e8:	4a4c      	ldr	r2, [pc, #304]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 80050ea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80050f6:	f7fd faf5 	bl	80026e4 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050fa:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800521c <HAL_RCC_OscConfig+0x51c>
      tickstart = HAL_GetTick();
 80050fe:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005100:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005104:	e004      	b.n	8005110 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005106:	f7fd faed 	bl	80026e4 <HAL_GetTick>
 800510a:	1bc0      	subs	r0, r0, r7
 800510c:	4548      	cmp	r0, r9
 800510e:	d8be      	bhi.n	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005110:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8005114:	079a      	lsls	r2, r3, #30
 8005116:	d5f6      	bpl.n	8005106 <HAL_RCC_OscConfig+0x406>
    if(pwrclkchanged == SET)
 8005118:	2e00      	cmp	r6, #0
 800511a:	f43f aeb7 	beq.w	8004e8c <HAL_RCC_OscConfig+0x18c>
 800511e:	e03f      	b.n	80051a0 <HAL_RCC_OscConfig+0x4a0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005120:	f7ff fd4e 	bl	8004bc0 <RCC_SetFlashLatencyFromMSIRange>
 8005124:	2800      	cmp	r0, #0
 8005126:	f47f af6b 	bne.w	8005000 <HAL_RCC_OscConfig+0x300>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800512a:	4b3c      	ldr	r3, [pc, #240]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	f042 0208 	orr.w	r2, r2, #8
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	6a21      	ldr	r1, [r4, #32]
 8005138:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800513c:	430a      	orrs	r2, r1
 800513e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	69e1      	ldr	r1, [r4, #28]
 8005144:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8005148:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800514c:	605a      	str	r2, [r3, #4]
 800514e:	e73c      	b.n	8004fca <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_HSI48_DISABLE();
 8005150:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8005154:	f023 0301 	bic.w	r3, r3, #1
 8005158:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
      tickstart = HAL_GetTick();
 800515c:	f7fd fac2 	bl	80026e4 <HAL_GetTick>
 8005160:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005162:	e004      	b.n	800516e <HAL_RCC_OscConfig+0x46e>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005164:	f7fd fabe 	bl	80026e4 <HAL_GetTick>
 8005168:	1bc0      	subs	r0, r0, r7
 800516a:	2802      	cmp	r0, #2
 800516c:	d88f      	bhi.n	800508e <HAL_RCC_OscConfig+0x38e>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800516e:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8005172:	079a      	lsls	r2, r3, #30
 8005174:	d4f6      	bmi.n	8005164 <HAL_RCC_OscConfig+0x464>
 8005176:	e6a5      	b.n	8004ec4 <HAL_RCC_OscConfig+0x1c4>
    return HAL_ERROR;
 8005178:	2001      	movs	r0, #1
}
 800517a:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005182:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005184:	f7fd faae 	bl	80026e4 <HAL_GetTick>
 8005188:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	05d9      	lsls	r1, r3, #23
 800518e:	f53f ae52 	bmi.w	8004e36 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005192:	f7fd faa7 	bl	80026e4 <HAL_GetTick>
 8005196:	eba0 0008 	sub.w	r0, r0, r8
 800519a:	2802      	cmp	r0, #2
 800519c:	d9f5      	bls.n	800518a <HAL_RCC_OscConfig+0x48a>
 800519e:	e776      	b.n	800508e <HAL_RCC_OscConfig+0x38e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a0:	4a1e      	ldr	r2, [pc, #120]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 80051a2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80051a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051a8:	6593      	str	r3, [r2, #88]	; 0x58
 80051aa:	e66f      	b.n	8004e8c <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051ac:	f7ff fd08 	bl	8004bc0 <RCC_SetFlashLatencyFromMSIRange>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	f43f af0a 	beq.w	8004fca <HAL_RCC_OscConfig+0x2ca>
 80051b6:	e723      	b.n	8005000 <HAL_RCC_OscConfig+0x300>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051bc:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80051ce:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051d0:	e766      	b.n	80050a0 <HAL_RCC_OscConfig+0x3a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d2:	4b12      	ldr	r3, [pc, #72]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 80051d4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051d8:	f042 0204 	orr.w	r2, r2, #4
 80051dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80051e0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051e4:	f042 0201 	orr.w	r2, r2, #1
 80051e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051ec:	e783      	b.n	80050f6 <HAL_RCC_OscConfig+0x3f6>
      pll_config = RCC->PLLCFGR;
 80051ee:	4e0b      	ldr	r6, [pc, #44]	; (800521c <HAL_RCC_OscConfig+0x51c>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 80051f2:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f4:	f003 0103 	and.w	r1, r3, #3
 80051f8:	4291      	cmp	r1, r2
 80051fa:	d051      	beq.n	80052a0 <HAL_RCC_OscConfig+0x5a0>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051fc:	2d0c      	cmp	r5, #12
 80051fe:	f43f aeff 	beq.w	8005000 <HAL_RCC_OscConfig+0x300>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005202:	4d06      	ldr	r5, [pc, #24]	; (800521c <HAL_RCC_OscConfig+0x51c>)
 8005204:	682b      	ldr	r3, [r5, #0]
 8005206:	015b      	lsls	r3, r3, #5
 8005208:	f53f aefa 	bmi.w	8005000 <HAL_RCC_OscConfig+0x300>
            __HAL_RCC_PLL_DISABLE();
 800520c:	682b      	ldr	r3, [r5, #0]
 800520e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005212:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8005214:	f7fd fa66 	bl	80026e4 <HAL_GetTick>
 8005218:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800521a:	e00d      	b.n	8005238 <HAL_RCC_OscConfig+0x538>
 800521c:	40021000 	.word	0x40021000
 8005220:	0801eff8 	.word	0x0801eff8
 8005224:	20000028 	.word	0x20000028
 8005228:	20000020 	.word	0x20000020
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800522c:	f7fd fa5a 	bl	80026e4 <HAL_GetTick>
 8005230:	1b80      	subs	r0, r0, r6
 8005232:	2802      	cmp	r0, #2
 8005234:	f63f af2b 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005238:	682b      	ldr	r3, [r5, #0]
 800523a:	019f      	lsls	r7, r3, #6
 800523c:	d4f6      	bmi.n	800522c <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800523e:	68e9      	ldr	r1, [r5, #12]
 8005240:	4b36      	ldr	r3, [pc, #216]	; (800531c <HAL_RCC_OscConfig+0x61c>)
 8005242:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005244:	6b20      	ldr	r0, [r4, #48]	; 0x30
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005246:	4e36      	ldr	r6, [pc, #216]	; (8005320 <HAL_RCC_OscConfig+0x620>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005248:	400b      	ands	r3, r1
 800524a:	4313      	orrs	r3, r2
 800524c:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
 8005250:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005254:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8005258:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 800525c:	3801      	subs	r0, #1
 800525e:	0849      	lsrs	r1, r1, #1
 8005260:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005264:	3901      	subs	r1, #1
 8005266:	0852      	lsrs	r2, r2, #1
 8005268:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800526c:	3a01      	subs	r2, #1
 800526e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005272:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8005274:	682b      	ldr	r3, [r5, #0]
 8005276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800527a:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800527c:	68eb      	ldr	r3, [r5, #12]
 800527e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005282:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8005284:	f7fd fa2e 	bl	80026e4 <HAL_GetTick>
 8005288:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800528a:	e005      	b.n	8005298 <HAL_RCC_OscConfig+0x598>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800528c:	f7fd fa2a 	bl	80026e4 <HAL_GetTick>
 8005290:	1b00      	subs	r0, r0, r4
 8005292:	2802      	cmp	r0, #2
 8005294:	f63f aefb 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005298:	6833      	ldr	r3, [r6, #0]
 800529a:	019d      	lsls	r5, r3, #6
 800529c:	d5f6      	bpl.n	800528c <HAL_RCC_OscConfig+0x58c>
 800529e:	e639      	b.n	8004f14 <HAL_RCC_OscConfig+0x214>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80052a2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80052a6:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052a8:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80052ac:	d1a6      	bne.n	80051fc <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052b4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80052b8:	d1a0      	bne.n	80051fc <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052bc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052c0:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80052c4:	d19a      	bne.n	80051fc <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052c6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80052c8:	0852      	lsrs	r2, r2, #1
 80052ca:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80052ce:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052d0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80052d4:	d192      	bne.n	80051fc <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80052d8:	0852      	lsrs	r2, r2, #1
 80052da:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80052de:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052e0:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80052e4:	d18a      	bne.n	80051fc <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052e6:	6833      	ldr	r3, [r6, #0]
 80052e8:	0198      	lsls	r0, r3, #6
 80052ea:	f53f ae13 	bmi.w	8004f14 <HAL_RCC_OscConfig+0x214>
          __HAL_RCC_PLL_ENABLE();
 80052ee:	6833      	ldr	r3, [r6, #0]
 80052f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052f4:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052f6:	68f3      	ldr	r3, [r6, #12]
 80052f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052fc:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 80052fe:	f7fd f9f1 	bl	80026e4 <HAL_GetTick>
 8005302:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005304:	e005      	b.n	8005312 <HAL_RCC_OscConfig+0x612>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005306:	f7fd f9ed 	bl	80026e4 <HAL_GetTick>
 800530a:	1b00      	subs	r0, r0, r4
 800530c:	2802      	cmp	r0, #2
 800530e:	f63f aebe 	bhi.w	800508e <HAL_RCC_OscConfig+0x38e>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005312:	6833      	ldr	r3, [r6, #0]
 8005314:	0199      	lsls	r1, r3, #6
 8005316:	d5f6      	bpl.n	8005306 <HAL_RCC_OscConfig+0x606>
 8005318:	e5fc      	b.n	8004f14 <HAL_RCC_OscConfig+0x214>
 800531a:	bf00      	nop
 800531c:	019d808c 	.word	0x019d808c
 8005320:	40021000 	.word	0x40021000

08005324 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8005324:	2800      	cmp	r0, #0
 8005326:	f000 8081 	beq.w	800542c <HAL_RCC_ClockConfig+0x108>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800532a:	4a45      	ldr	r2, [pc, #276]	; (8005440 <HAL_RCC_ClockConfig+0x11c>)
 800532c:	6813      	ldr	r3, [r2, #0]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	428b      	cmp	r3, r1
{
 8005334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005338:	460d      	mov	r5, r1
 800533a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800533c:	d20c      	bcs.n	8005358 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800533e:	6813      	ldr	r3, [r2, #0]
 8005340:	f023 0307 	bic.w	r3, r3, #7
 8005344:	430b      	orrs	r3, r1
 8005346:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005348:	6813      	ldr	r3, [r2, #0]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	428b      	cmp	r3, r1
 8005350:	d002      	beq.n	8005358 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005352:	2001      	movs	r0, #1
}
 8005354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	07da      	lsls	r2, r3, #31
 800535c:	d43f      	bmi.n	80053de <HAL_RCC_ClockConfig+0xba>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800535e:	0799      	lsls	r1, r3, #30
 8005360:	d506      	bpl.n	8005370 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005362:	4938      	ldr	r1, [pc, #224]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
 8005364:	68a0      	ldr	r0, [r4, #8]
 8005366:	688a      	ldr	r2, [r1, #8]
 8005368:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800536c:	4302      	orrs	r2, r0
 800536e:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005370:	4933      	ldr	r1, [pc, #204]	; (8005440 <HAL_RCC_ClockConfig+0x11c>)
 8005372:	680a      	ldr	r2, [r1, #0]
 8005374:	f002 0207 	and.w	r2, r2, #7
 8005378:	42aa      	cmp	r2, r5
 800537a:	d909      	bls.n	8005390 <HAL_RCC_ClockConfig+0x6c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537c:	680a      	ldr	r2, [r1, #0]
 800537e:	f022 0207 	bic.w	r2, r2, #7
 8005382:	432a      	orrs	r2, r5
 8005384:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005386:	680a      	ldr	r2, [r1, #0]
 8005388:	f002 0207 	and.w	r2, r2, #7
 800538c:	42aa      	cmp	r2, r5
 800538e:	d1e0      	bne.n	8005352 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005390:	075a      	lsls	r2, r3, #29
 8005392:	d506      	bpl.n	80053a2 <HAL_RCC_ClockConfig+0x7e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005394:	492b      	ldr	r1, [pc, #172]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
 8005396:	68e0      	ldr	r0, [r4, #12]
 8005398:	688a      	ldr	r2, [r1, #8]
 800539a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800539e:	4302      	orrs	r2, r0
 80053a0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a2:	071b      	lsls	r3, r3, #28
 80053a4:	d507      	bpl.n	80053b6 <HAL_RCC_ClockConfig+0x92>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053a6:	4a27      	ldr	r2, [pc, #156]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
 80053a8:	6921      	ldr	r1, [r4, #16]
 80053aa:	6893      	ldr	r3, [r2, #8]
 80053ac:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80053b0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80053b4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053b6:	f7ff fc49 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 80053ba:	4a22      	ldr	r2, [pc, #136]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
 80053bc:	4c22      	ldr	r4, [pc, #136]	; (8005448 <HAL_RCC_ClockConfig+0x124>)
 80053be:	6892      	ldr	r2, [r2, #8]
 80053c0:	4922      	ldr	r1, [pc, #136]	; (800544c <HAL_RCC_ClockConfig+0x128>)
 80053c2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80053c6:	4603      	mov	r3, r0
 80053c8:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 80053ca:	4821      	ldr	r0, [pc, #132]	; (8005450 <HAL_RCC_ClockConfig+0x12c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053cc:	f002 021f 	and.w	r2, r2, #31
 80053d0:	40d3      	lsrs	r3, r2
}
 80053d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 80053d6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053d8:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 80053da:	f7fd b941 	b.w	8002660 <HAL_InitTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053de:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053e0:	4b18      	ldr	r3, [pc, #96]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053e2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053e4:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053e6:	d023      	beq.n	8005430 <HAL_RCC_ClockConfig+0x10c>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053e8:	2a02      	cmp	r2, #2
 80053ea:	d01c      	beq.n	8005426 <HAL_RCC_ClockConfig+0x102>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053ec:	bb2a      	cbnz	r2, 800543a <HAL_RCC_ClockConfig+0x116>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053ee:	079e      	lsls	r6, r3, #30
 80053f0:	d5af      	bpl.n	8005352 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053f2:	4e14      	ldr	r6, [pc, #80]	; (8005444 <HAL_RCC_ClockConfig+0x120>)
 80053f4:	68b3      	ldr	r3, [r6, #8]
 80053f6:	f023 0303 	bic.w	r3, r3, #3
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80053fe:	f7fd f971 	bl	80026e4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005402:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005406:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005408:	e004      	b.n	8005414 <HAL_RCC_ClockConfig+0xf0>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800540a:	f7fd f96b 	bl	80026e4 <HAL_GetTick>
 800540e:	1bc0      	subs	r0, r0, r7
 8005410:	4540      	cmp	r0, r8
 8005412:	d810      	bhi.n	8005436 <HAL_RCC_ClockConfig+0x112>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005414:	68b3      	ldr	r3, [r6, #8]
 8005416:	6862      	ldr	r2, [r4, #4]
 8005418:	f003 030c 	and.w	r3, r3, #12
 800541c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005420:	d1f3      	bne.n	800540a <HAL_RCC_ClockConfig+0xe6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005422:	6823      	ldr	r3, [r4, #0]
 8005424:	e79b      	b.n	800535e <HAL_RCC_ClockConfig+0x3a>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005426:	039f      	lsls	r7, r3, #14
 8005428:	d4e3      	bmi.n	80053f2 <HAL_RCC_ClockConfig+0xce>
 800542a:	e792      	b.n	8005352 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800542c:	2001      	movs	r0, #1
}
 800542e:	4770      	bx	lr
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005430:	019b      	lsls	r3, r3, #6
 8005432:	d4de      	bmi.n	80053f2 <HAL_RCC_ClockConfig+0xce>
 8005434:	e78d      	b.n	8005352 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8005436:	2003      	movs	r0, #3
 8005438:	e78c      	b.n	8005354 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800543a:	0558      	lsls	r0, r3, #21
 800543c:	d589      	bpl.n	8005352 <HAL_RCC_ClockConfig+0x2e>
 800543e:	e7d8      	b.n	80053f2 <HAL_RCC_ClockConfig+0xce>
 8005440:	40022000 	.word	0x40022000
 8005444:	40021000 	.word	0x40021000
 8005448:	0801eff8 	.word	0x0801eff8
 800544c:	20000020 	.word	0x20000020
 8005450:	20000028 	.word	0x20000028

08005454 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005454:	4b05      	ldr	r3, [pc, #20]	; (800546c <HAL_RCC_GetPCLK1Freq+0x18>)
 8005456:	4a06      	ldr	r2, [pc, #24]	; (8005470 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005458:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800545a:	4906      	ldr	r1, [pc, #24]	; (8005474 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800545c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005460:	6808      	ldr	r0, [r1, #0]
 8005462:	5cd3      	ldrb	r3, [r2, r3]
 8005464:	f003 031f 	and.w	r3, r3, #31
}
 8005468:	40d8      	lsrs	r0, r3
 800546a:	4770      	bx	lr
 800546c:	40021000 	.word	0x40021000
 8005470:	0801f008 	.word	0x0801f008
 8005474:	20000020 	.word	0x20000020

08005478 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005478:	4b05      	ldr	r3, [pc, #20]	; (8005490 <HAL_RCC_GetPCLK2Freq+0x18>)
 800547a:	4a06      	ldr	r2, [pc, #24]	; (8005494 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800547c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800547e:	4906      	ldr	r1, [pc, #24]	; (8005498 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005480:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005484:	6808      	ldr	r0, [r1, #0]
 8005486:	5cd3      	ldrb	r3, [r2, r3]
 8005488:	f003 031f 	and.w	r3, r3, #31
}
 800548c:	40d8      	lsrs	r0, r3
 800548e:	4770      	bx	lr
 8005490:	40021000 	.word	0x40021000
 8005494:	0801f008 	.word	0x0801f008
 8005498:	20000020 	.word	0x20000020

0800549c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800549c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800549e:	4b47      	ldr	r3, [pc, #284]	; (80055bc <RCCEx_PLLSAI1_Config+0x120>)
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	0792      	lsls	r2, r2, #30
{
 80054a4:	4604      	mov	r4, r0
 80054a6:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054a8:	d007      	beq.n	80054ba <RCCEx_PLLSAI1_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	6801      	ldr	r1, [r0, #0]
 80054ae:	f002 0203 	and.w	r2, r2, #3
 80054b2:	428a      	cmp	r2, r1
 80054b4:	d04b      	beq.n	800554e <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80054b6:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80054b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 80054ba:	6800      	ldr	r0, [r0, #0]
 80054bc:	2802      	cmp	r0, #2
 80054be:	d057      	beq.n	8005570 <RCCEx_PLLSAI1_Config+0xd4>
 80054c0:	2803      	cmp	r0, #3
 80054c2:	d04e      	beq.n	8005562 <RCCEx_PLLSAI1_Config+0xc6>
 80054c4:	2801      	cmp	r0, #1
 80054c6:	d1f6      	bne.n	80054b6 <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	079b      	lsls	r3, r3, #30
 80054cc:	d5f4      	bpl.n	80054b8 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054ce:	4a3b      	ldr	r2, [pc, #236]	; (80055bc <RCCEx_PLLSAI1_Config+0x120>)
 80054d0:	68d3      	ldr	r3, [r2, #12]
 80054d2:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80054d6:	4318      	orrs	r0, r3
 80054d8:	6863      	ldr	r3, [r4, #4]
 80054da:	3b01      	subs	r3, #1
 80054dc:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
 80054e0:	60d0      	str	r0, [r2, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 80054e2:	4d36      	ldr	r5, [pc, #216]	; (80055bc <RCCEx_PLLSAI1_Config+0x120>)
 80054e4:	682b      	ldr	r3, [r5, #0]
 80054e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80054ea:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80054ec:	f7fd f8fa 	bl	80026e4 <HAL_GetTick>
 80054f0:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054f2:	e004      	b.n	80054fe <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054f4:	f7fd f8f6 	bl	80026e4 <HAL_GetTick>
 80054f8:	1b83      	subs	r3, r0, r6
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d83c      	bhi.n	8005578 <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054fe:	682b      	ldr	r3, [r5, #0]
 8005500:	011a      	lsls	r2, r3, #4
 8005502:	d4f7      	bmi.n	80054f4 <RCCEx_PLLSAI1_Config+0x58>
      if(Divider == DIVIDER_P_UPDATE)
 8005504:	2f00      	cmp	r7, #0
 8005506:	d139      	bne.n	800557c <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005508:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800550c:	692a      	ldr	r2, [r5, #16]
 800550e:	06db      	lsls	r3, r3, #27
 8005510:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8005514:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005518:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800551c:	4313      	orrs	r3, r2
 800551e:	612b      	str	r3, [r5, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8005520:	4d26      	ldr	r5, [pc, #152]	; (80055bc <RCCEx_PLLSAI1_Config+0x120>)
 8005522:	682b      	ldr	r3, [r5, #0]
 8005524:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005528:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800552a:	f7fd f8db 	bl	80026e4 <HAL_GetTick>
 800552e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005530:	e004      	b.n	800553c <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005532:	f7fd f8d7 	bl	80026e4 <HAL_GetTick>
 8005536:	1b83      	subs	r3, r0, r6
 8005538:	2b02      	cmp	r3, #2
 800553a:	d81d      	bhi.n	8005578 <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	011b      	lsls	r3, r3, #4
 8005540:	d5f7      	bpl.n	8005532 <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005542:	692b      	ldr	r3, [r5, #16]
 8005544:	69a2      	ldr	r2, [r4, #24]
 8005546:	4313      	orrs	r3, r2
 8005548:	2000      	movs	r0, #0
 800554a:	612b      	str	r3, [r5, #16]
}
 800554c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800554e:	2a00      	cmp	r2, #0
 8005550:	d0b1      	beq.n	80054b6 <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005552:	68db      	ldr	r3, [r3, #12]
       ||
 8005554:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005556:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800555a:	3301      	adds	r3, #1
       ||
 800555c:	4293      	cmp	r3, r2
 800555e:	d1aa      	bne.n	80054b6 <RCCEx_PLLSAI1_Config+0x1a>
 8005560:	e7bf      	b.n	80054e2 <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	0395      	lsls	r5, r2, #14
 8005566:	d4b2      	bmi.n	80054ce <RCCEx_PLLSAI1_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	0359      	lsls	r1, r3, #13
 800556c:	d5a3      	bpl.n	80054b6 <RCCEx_PLLSAI1_Config+0x1a>
 800556e:	e7ae      	b.n	80054ce <RCCEx_PLLSAI1_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	055e      	lsls	r6, r3, #21
 8005574:	d59f      	bpl.n	80054b6 <RCCEx_PLLSAI1_Config+0x1a>
 8005576:	e7aa      	b.n	80054ce <RCCEx_PLLSAI1_Config+0x32>
        status = HAL_TIMEOUT;
 8005578:	2003      	movs	r0, #3
}
 800557a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 800557c:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800557e:	692b      	ldr	r3, [r5, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8005580:	d00d      	beq.n	800559e <RCCEx_PLLSAI1_Config+0x102>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005582:	6962      	ldr	r2, [r4, #20]
 8005584:	68a1      	ldr	r1, [r4, #8]
 8005586:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800558a:	0852      	lsrs	r2, r2, #1
 800558c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005590:	3a01      	subs	r2, #1
 8005592:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005596:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800559a:	612b      	str	r3, [r5, #16]
 800559c:	e7c0      	b.n	8005520 <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800559e:	6922      	ldr	r2, [r4, #16]
 80055a0:	68a1      	ldr	r1, [r4, #8]
 80055a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80055a6:	0852      	lsrs	r2, r2, #1
 80055a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80055ac:	3a01      	subs	r2, #1
 80055ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80055b2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80055b6:	612b      	str	r3, [r5, #16]
 80055b8:	e7b2      	b.n	8005520 <RCCEx_PLLSAI1_Config+0x84>
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000

080055c0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80055c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055c4:	6803      	ldr	r3, [r0, #0]
 80055c6:	f413 6700 	ands.w	r7, r3, #2048	; 0x800
{
 80055ca:	b083      	sub	sp, #12
 80055cc:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055ce:	d00c      	beq.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x2a>
    switch(PeriphClkInit->Sai1ClockSelection)
 80055d0:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80055d2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80055d6:	f000 80fc 	beq.w	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80055da:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80055de:	f000 80fd 	beq.w	80057dc <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80055e2:	2900      	cmp	r1, #0
 80055e4:	f000 8110 	beq.w	8005808 <HAL_RCCEx_PeriphCLKConfig+0x248>
 80055e8:	2701      	movs	r7, #1
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055ea:	039e      	lsls	r6, r3, #14
 80055ec:	d559      	bpl.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055ee:	4b9a      	ldr	r3, [pc, #616]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80055f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80055f2:	00d5      	lsls	r5, r2, #3
 80055f4:	f140 80e1 	bpl.w	80057ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    FlagStatus       pwrclkchanged = RESET;
 80055f8:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055fc:	4d97      	ldr	r5, [pc, #604]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80055fe:	682b      	ldr	r3, [r5, #0]
 8005600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005604:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005606:	f7fd f86d 	bl	80026e4 <HAL_GetTick>
 800560a:	4606      	mov	r6, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800560c:	e005      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x5a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800560e:	f7fd f869 	bl	80026e4 <HAL_GetTick>
 8005612:	1b83      	subs	r3, r0, r6
 8005614:	2b02      	cmp	r3, #2
 8005616:	f200 80eb 	bhi.w	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800561a:	682b      	ldr	r3, [r5, #0]
 800561c:	05d8      	lsls	r0, r3, #23
 800561e:	d5f6      	bpl.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    if(ret == HAL_OK)
 8005620:	bbb7      	cbnz	r7, 8005690 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005622:	4d8d      	ldr	r5, [pc, #564]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005624:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005628:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800562c:	d027      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800562e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005630:	429a      	cmp	r2, r3
 8005632:	d025      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005634:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8005638:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800563c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005640:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005644:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800564c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005650:	f421 7340 	bic.w	r3, r1, #768	; 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005654:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005656:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800565a:	f140 80fa 	bpl.w	8005852 <HAL_RCCEx_PeriphCLKConfig+0x292>
        tickstart = HAL_GetTick();
 800565e:	f7fd f841 	bl	80026e4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005662:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005666:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005668:	e005      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xb6>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566a:	f7fd f83b 	bl	80026e4 <HAL_GetTick>
 800566e:	1b80      	subs	r0, r0, r6
 8005670:	4548      	cmp	r0, r9
 8005672:	f200 80bd 	bhi.w	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005676:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800567a:	079b      	lsls	r3, r3, #30
 800567c:	d5f5      	bpl.n	800566a <HAL_RCCEx_PeriphCLKConfig+0xaa>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800567e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005680:	4975      	ldr	r1, [pc, #468]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005682:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005686:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800568a:	4313      	orrs	r3, r2
 800568c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
    if(pwrclkchanged == SET)
 8005690:	f1b8 0f00 	cmp.w	r8, #0
 8005694:	d004      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005696:	4a70      	ldr	r2, [pc, #448]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005698:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800569a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800569e:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	07de      	lsls	r6, r3, #31
 80056a4:	d508      	bpl.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056a6:	496c      	ldr	r1, [pc, #432]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056a8:	6a20      	ldr	r0, [r4, #32]
 80056aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80056ae:	f022 0203 	bic.w	r2, r2, #3
 80056b2:	4302      	orrs	r2, r0
 80056b4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056b8:	079d      	lsls	r5, r3, #30
 80056ba:	d508      	bpl.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056bc:	4966      	ldr	r1, [pc, #408]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80056c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80056c4:	f022 020c 	bic.w	r2, r2, #12
 80056c8:	4302      	orrs	r2, r0
 80056ca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056ce:	0698      	lsls	r0, r3, #26
 80056d0:	d508      	bpl.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056d2:	4961      	ldr	r1, [pc, #388]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056d4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80056d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80056da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80056de:	4302      	orrs	r2, r0
 80056e0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056e4:	0599      	lsls	r1, r3, #22
 80056e6:	d508      	bpl.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056e8:	495b      	ldr	r1, [pc, #364]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056ea:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80056ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80056f0:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80056f4:	4302      	orrs	r2, r0
 80056f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056fa:	055a      	lsls	r2, r3, #21
 80056fc:	d508      	bpl.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x150>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056fe:	4956      	ldr	r1, [pc, #344]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005700:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005702:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005706:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800570a:	4302      	orrs	r2, r0
 800570c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005710:	065e      	lsls	r6, r3, #25
 8005712:	d508      	bpl.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x166>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005714:	4950      	ldr	r1, [pc, #320]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005716:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005718:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800571c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005720:	4302      	orrs	r2, r0
 8005722:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005726:	05dd      	lsls	r5, r3, #23
 8005728:	d508      	bpl.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800572a:	494b      	ldr	r1, [pc, #300]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800572c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800572e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005732:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005736:	4302      	orrs	r2, r0
 8005738:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800573c:	0498      	lsls	r0, r3, #18
 800573e:	d50e      	bpl.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005740:	4945      	ldr	r1, [pc, #276]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005742:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8005744:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005748:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800574c:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800574e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005752:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005756:	d04d      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005758:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800575c:	d064      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x268>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800575e:	0359      	lsls	r1, r3, #13
 8005760:	d50e      	bpl.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005762:	493d      	ldr	r1, [pc, #244]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005764:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005766:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800576a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800576e:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005770:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005774:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005778:	d041      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x23e>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800577a:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800577e:	d05c      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005780:	045a      	lsls	r2, r3, #17
 8005782:	d50b      	bpl.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005784:	4834      	ldr	r0, [pc, #208]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005786:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005788:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800578c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005790:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005792:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005796:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800579a:	d03c      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x256>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800579c:	041b      	lsls	r3, r3, #16
 800579e:	d508      	bpl.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80057a0:	4a2d      	ldr	r2, [pc, #180]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80057a2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80057a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80057a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057ac:	430b      	orrs	r3, r1
 80057ae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80057b2:	4638      	mov	r0, r7
 80057b4:	b003      	add	sp, #12
 80057b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80057bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80057c0:	659a      	str	r2, [r3, #88]	; 0x58
 80057c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057c8:	9301      	str	r3, [sp, #4]
 80057ca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80057cc:	f04f 0801 	mov.w	r8, #1
 80057d0:	e714      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x3c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80057d2:	4821      	ldr	r0, [pc, #132]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80057d4:	68c2      	ldr	r2, [r0, #12]
 80057d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80057da:	60c2      	str	r2, [r0, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057dc:	481e      	ldr	r0, [pc, #120]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80057de:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80057e2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80057e6:	4311      	orrs	r1, r2
 80057e8:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
 80057ec:	2700      	movs	r7, #0
 80057ee:	e6fc      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x2a>
        ret = HAL_TIMEOUT;
 80057f0:	2703      	movs	r7, #3
 80057f2:	e74d      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f4:	68ca      	ldr	r2, [r1, #12]
 80057f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80057fa:	60ca      	str	r2, [r1, #12]
 80057fc:	e7af      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057fe:	68ca      	ldr	r2, [r1, #12]
 8005800:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005804:	60ca      	str	r2, [r1, #12]
 8005806:	e7bb      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005808:	3004      	adds	r0, #4
 800580a:	f7ff fe47 	bl	800549c <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800580e:	4607      	mov	r7, r0
 8005810:	b1e0      	cbz	r0, 800584c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	e6e9      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005816:	2102      	movs	r1, #2
 8005818:	1d20      	adds	r0, r4, #4
 800581a:	f7ff fe3f 	bl	800549c <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800581e:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005820:	2800      	cmp	r0, #0
 8005822:	d0bb      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005824:	4607      	mov	r7, r0
 8005826:	e7b9      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005828:	2101      	movs	r1, #1
 800582a:	1d20      	adds	r0, r4, #4
 800582c:	f7ff fe36 	bl	800549c <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005830:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8005832:	2800      	cmp	r0, #0
 8005834:	d093      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x19e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005836:	4607      	mov	r7, r0
 8005838:	e791      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800583a:	2101      	movs	r1, #1
 800583c:	1d20      	adds	r0, r4, #4
 800583e:	f7ff fe2d 	bl	800549c <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005842:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005844:	2800      	cmp	r0, #0
 8005846:	d09b      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005848:	4607      	mov	r7, r0
 800584a:	e799      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800584c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	e7c4      	b.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8005852:	4613      	mov	r3, r2
 8005854:	e714      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8005856:	bf00      	nop
 8005858:	40021000 	.word	0x40021000
 800585c:	40007000 	.word	0x40007000

08005860 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005864:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005866:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005868:	4614      	mov	r4, r2
 800586a:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 800586c:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005870:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005872:	f7fc ff37 	bl	80026e4 <HAL_GetTick>
 8005876:	442c      	add	r4, r5
 8005878:	1a27      	subs	r7, r4, r0
  tmp_tickstart = HAL_GetTick();
 800587a:	f7fc ff33 	bl	80026e4 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800587e:	4b32      	ldr	r3, [pc, #200]	; (8005948 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005880:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005888:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800588c:	0d1b      	lsrs	r3, r3, #20
 800588e:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 8005892:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005894:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005896:	4622      	mov	r2, r4
 8005898:	1c69      	adds	r1, r5, #1
 800589a:	6893      	ldr	r3, [r2, #8]
 800589c:	d110      	bne.n	80058c0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 800589e:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80058a2:	d009      	beq.n	80058b8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80058a4:	7b23      	ldrb	r3, [r4, #12]
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80058ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80058b0:	6893      	ldr	r3, [r2, #8]
 80058b2:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80058b6:	d1f5      	bne.n	80058a4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 80058b8:	2000      	movs	r0, #0
}
 80058ba:	b002      	add	sp, #8
 80058bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80058c0:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80058c4:	d0f8      	beq.n	80058b8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 80058c6:	7b23      	ldrb	r3, [r4, #12]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80058ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058d2:	f7fc ff07 	bl	80026e4 <HAL_GetTick>
 80058d6:	eba0 0008 	sub.w	r0, r0, r8
 80058da:	42b8      	cmp	r0, r7
 80058dc:	d209      	bcs.n	80058f2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 80058de:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 80058e0:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 80058e2:	2b00      	cmp	r3, #0
      count--;
 80058e4:	9b01      	ldr	r3, [sp, #4]
 80058e6:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80058ea:	bf08      	it	eq
 80058ec:	2700      	moveq	r7, #0
      count--;
 80058ee:	9301      	str	r3, [sp, #4]
 80058f0:	e7d2      	b.n	8005898 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058f2:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058f6:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058f8:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005900:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005902:	d014      	beq.n	800592e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005904:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8005906:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800590a:	d007      	beq.n	800591c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
        hspi->State = HAL_SPI_STATE_READY;
 800590c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800590e:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005910:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8005914:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8005918:	2003      	movs	r0, #3
 800591a:	e7ce      	b.n	80058ba <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
          SPI_RESET_CRC(hspi);
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800592a:	601a      	str	r2, [r3, #0]
 800592c:	e7ee      	b.n	800590c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800592e:	68b2      	ldr	r2, [r6, #8]
 8005930:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005934:	d002      	beq.n	800593c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005936:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800593a:	d1e3      	bne.n	8005904 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	e7de      	b.n	8005904 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 8005946:	bf00      	nop
 8005948:	20000020 	.word	0x20000020

0800594c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800594c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005950:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	f88d 3007 	strb.w	r3, [sp, #7]
 8005958:	eb01 0902 	add.w	r9, r1, r2
{
 800595c:	460e      	mov	r6, r1
 800595e:	4617      	mov	r7, r2
 8005960:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005962:	f7fc febf 	bl	80026e4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005966:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8005a88 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800596a:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 800596e:	f7fc feb9 	bl	80026e4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005972:	f8d8 3000 	ldr.w	r3, [r8]
 8005976:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800597a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800597e:	0d1b      	lsrs	r3, r3, #20
 8005980:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 8005984:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005986:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005988:	1c70      	adds	r0, r6, #1
 800598a:	682c      	ldr	r4, [r5, #0]
 800598c:	d120      	bne.n	80059d0 <SPI_EndRxTxTransaction+0x84>
 800598e:	68a3      	ldr	r3, [r4, #8]
 8005990:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8005994:	d1fb      	bne.n	800598e <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005996:	f7fc fea5 	bl	80026e4 <HAL_GetTick>
 800599a:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 800599e:	f7fc fea1 	bl	80026e4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059a2:	f8d8 3000 	ldr.w	r3, [r8]
 80059a6:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80059aa:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 80059ae:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059b0:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059b2:	1c71      	adds	r1, r6, #1
 80059b4:	682c      	ldr	r4, [r5, #0]
 80059b6:	d11f      	bne.n	80059f8 <SPI_EndRxTxTransaction+0xac>
 80059b8:	68a3      	ldr	r3, [r4, #8]
 80059ba:	061a      	lsls	r2, r3, #24
 80059bc:	d4fc      	bmi.n	80059b8 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80059be:	463a      	mov	r2, r7
 80059c0:	4631      	mov	r1, r6
 80059c2:	4628      	mov	r0, r5
 80059c4:	f7ff ff4c 	bl	8005860 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80059c8:	bb48      	cbnz	r0, 8005a1e <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80059ca:	b005      	add	sp, #20
 80059cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80059d0:	68a3      	ldr	r3, [r4, #8]
 80059d2:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80059d6:	d0de      	beq.n	8005996 <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059d8:	f7fc fe84 	bl	80026e4 <HAL_GetTick>
 80059dc:	eba0 000b 	sub.w	r0, r0, fp
 80059e0:	4550      	cmp	r0, sl
 80059e2:	d222      	bcs.n	8005a2a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 80059e4:	9a02      	ldr	r2, [sp, #8]
      count--;
 80059e6:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 80059e8:	2a00      	cmp	r2, #0
      count--;
 80059ea:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80059ee:	bf08      	it	eq
 80059f0:	f04f 0a00 	moveq.w	sl, #0
      count--;
 80059f4:	9302      	str	r3, [sp, #8]
 80059f6:	e7c7      	b.n	8005988 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059f8:	68a3      	ldr	r3, [r4, #8]
 80059fa:	061b      	lsls	r3, r3, #24
 80059fc:	d5df      	bpl.n	80059be <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059fe:	f7fc fe71 	bl	80026e4 <HAL_GetTick>
 8005a02:	eba0 0008 	sub.w	r0, r0, r8
 8005a06:	4548      	cmp	r0, r9
 8005a08:	d20f      	bcs.n	8005a2a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8005a0a:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005a0c:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8005a0e:	2a00      	cmp	r2, #0
      count--;
 8005a10:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005a14:	bf08      	it	eq
 8005a16:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005a1a:	9303      	str	r3, [sp, #12]
 8005a1c:	e7c9      	b.n	80059b2 <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a1e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8005a20:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8005a24:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a26:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a28:	e7cf      	b.n	80059ca <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a2a:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a2e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a30:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a38:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a3a:	d019      	beq.n	8005a70 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a3c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005a3e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005a42:	d107      	bne.n	8005a54 <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a4a:	601a      	str	r2, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a52:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005a54:	2301      	movs	r3, #1
 8005a56:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a5a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8005a5c:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a5e:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8005a62:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8005a64:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a68:	662b      	str	r3, [r5, #96]	; 0x60
}
 8005a6a:	b005      	add	sp, #20
 8005a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a70:	68aa      	ldr	r2, [r5, #8]
 8005a72:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005a76:	d002      	beq.n	8005a7e <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a78:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005a7c:	d1de      	bne.n	8005a3c <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e7d9      	b.n	8005a3c <SPI_EndRxTxTransaction+0xf0>
 8005a88:	20000020 	.word	0x20000020

08005a8c <HAL_SPI_Init>:
  if (hspi == NULL)
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d074      	beq.n	8005b7a <HAL_SPI_Init+0xee>
{
 8005a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a94:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a96:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d055      	beq.n	8005b48 <HAL_SPI_Init+0xbc>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a9c:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a9e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aa2:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d056      	beq.n	8005b60 <HAL_SPI_Init+0xd4>
  __HAL_SPI_DISABLE(hspi);
 8005ab2:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ab4:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005abc:	680d      	ldr	r5, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005abe:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8005ac2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8005ac6:	600d      	str	r5, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ac8:	d944      	bls.n	8005b54 <HAL_SPI_Init+0xc8>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005aca:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8005ace:	d156      	bne.n	8005b7e <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ad0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ad2:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ad6:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 8005ada:	68a3      	ldr	r3, [r4, #8]
 8005adc:	69a6      	ldr	r6, [r4, #24]
 8005ade:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ae0:	f402 6e70 	and.w	lr, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ae4:	6862      	ldr	r2, [r4, #4]
 8005ae6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005aea:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8005aee:	431a      	orrs	r2, r3
 8005af0:	6923      	ldr	r3, [r4, #16]
 8005af2:	f003 0302 	and.w	r3, r3, #2
 8005af6:	431a      	orrs	r2, r3
 8005af8:	6963      	ldr	r3, [r4, #20]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	ea43 0e0e 	orr.w	lr, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b0a:	69e3      	ldr	r3, [r4, #28]
 8005b0c:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8005b10:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8005b14:	4313      	orrs	r3, r2
 8005b16:	f007 0780 	and.w	r7, r7, #128	; 0x80
 8005b1a:	ea43 0308 	orr.w	r3, r3, r8
 8005b1e:	433b      	orrs	r3, r7
 8005b20:	432b      	orrs	r3, r5
 8005b22:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b24:	0c33      	lsrs	r3, r6, #16
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	f000 0010 	and.w	r0, r0, #16
 8005b2e:	ea4e 0303 	orr.w	r3, lr, r3
 8005b32:	4303      	orrs	r3, r0
 8005b34:	ea43 030c 	orr.w	r3, r3, ip
 8005b38:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b3a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005b3c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b3e:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b40:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8005b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b48:	6863      	ldr	r3, [r4, #4]
 8005b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b4e:	d0a8      	beq.n	8005aa2 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b50:	61e0      	str	r0, [r4, #28]
 8005b52:	e7a6      	b.n	8005aa2 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b54:	d00b      	beq.n	8005b6e <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b56:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b5a:	2500      	movs	r5, #0
 8005b5c:	62a5      	str	r5, [r4, #40]	; 0x28
 8005b5e:	e7bc      	b.n	8005ada <HAL_SPI_Init+0x4e>
    HAL_SPI_MspInit(hspi);
 8005b60:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005b62:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8005b66:	f7fc fbef 	bl	8002348 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b6c:	e7a1      	b.n	8005ab2 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b70:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b74:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 8005b78:	e7af      	b.n	8005ada <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 8005b7a:	2001      	movs	r0, #1
}
 8005b7c:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b7e:	f04f 0c00 	mov.w	ip, #0
 8005b82:	e7ea      	b.n	8005b5a <HAL_SPI_Init+0xce>

08005b84 <HAL_SPI_Transmit>:
{
 8005b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b88:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005b8a:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8005b8e:	2801      	cmp	r0, #1
{
 8005b90:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8005b92:	d078      	beq.n	8005c86 <HAL_SPI_Transmit+0x102>
 8005b94:	461d      	mov	r5, r3
 8005b96:	2301      	movs	r3, #1
 8005b98:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8005b9c:	4688      	mov	r8, r1
 8005b9e:	4617      	mov	r7, r2
 8005ba0:	f7fc fda0 	bl	80026e4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005ba4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8005ba8:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8005baa:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005bac:	b2d8      	uxtb	r0, r3
 8005bae:	d009      	beq.n	8005bc4 <HAL_SPI_Transmit+0x40>
    errorcode = HAL_BUSY;
 8005bb0:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005bb2:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8005bb4:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8005bb6:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005bba:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8005bbe:	b002      	add	sp, #8
 8005bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8005bc4:	f1b8 0f00 	cmp.w	r8, #0
 8005bc8:	d0f3      	beq.n	8005bb2 <HAL_SPI_Transmit+0x2e>
 8005bca:	2f00      	cmp	r7, #0
 8005bcc:	d0f1      	beq.n	8005bb2 <HAL_SPI_Transmit+0x2e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bce:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005bd0:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bd4:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bd6:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bd8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bdc:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxISR       = NULL;
 8005be0:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005be4:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005be6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005be8:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->TxXferCount = Size;
 8005bec:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005bee:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005bf0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    __HAL_SPI_DISABLE(hspi);
 8005bf4:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bf6:	d070      	beq.n	8005cda <HAL_SPI_Transmit+0x156>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	0652      	lsls	r2, r2, #25
    __HAL_SPI_DISABLE(hspi);
 8005bfc:	4618      	mov	r0, r3
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bfe:	d403      	bmi.n	8005c08 <HAL_SPI_Transmit+0x84>
    __HAL_SPI_ENABLE(hspi);
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c06:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c08:	68e2      	ldr	r2, [r4, #12]
 8005c0a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c0e:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c10:	d93d      	bls.n	8005c8e <HAL_SPI_Transmit+0x10a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c12:	2a00      	cmp	r2, #0
 8005c14:	f000 809e 	beq.w	8005d54 <HAL_SPI_Transmit+0x1d0>
 8005c18:	2f01      	cmp	r7, #1
 8005c1a:	f000 809b 	beq.w	8005d54 <HAL_SPI_Transmit+0x1d0>
    while (hspi->TxXferCount > 0U)
 8005c1e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005c20:	b292      	uxth	r2, r2
 8005c22:	b1d2      	cbz	r2, 8005c5a <HAL_SPI_Transmit+0xd6>
 8005c24:	2d00      	cmp	r5, #0
 8005c26:	f000 80da 	beq.w	8005dde <HAL_SPI_Transmit+0x25a>
 8005c2a:	1c69      	adds	r1, r5, #1
 8005c2c:	f040 8089 	bne.w	8005d42 <HAL_SPI_Transmit+0x1be>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	0792      	lsls	r2, r2, #30
 8005c34:	f140 80a6 	bpl.w	8005d84 <HAL_SPI_Transmit+0x200>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c38:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c3a:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005c3e:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8005c40:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c44:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005c46:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005c4a:	fa1f fc8c 	uxth.w	ip, ip
 8005c4e:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005c52:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005c54:	b292      	uxth	r2, r2
 8005c56:	2a00      	cmp	r2, #0
 8005c58:	d1ea      	bne.n	8005c30 <HAL_SPI_Transmit+0xac>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c5a:	4632      	mov	r2, r6
 8005c5c:	4629      	mov	r1, r5
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f7ff fe74 	bl	800594c <SPI_EndRxTxTransaction>
 8005c64:	b108      	cbz	r0, 8005c6a <HAL_SPI_Transmit+0xe6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c66:	2320      	movs	r3, #32
 8005c68:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c6a:	68a3      	ldr	r3, [r4, #8]
 8005c6c:	b933      	cbnz	r3, 8005c7c <HAL_SPI_Transmit+0xf8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	9301      	str	r3, [sp, #4]
 8005c72:	68d3      	ldr	r3, [r2, #12]
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	6893      	ldr	r3, [r2, #8]
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c7c:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8005c7e:	3800      	subs	r0, #0
 8005c80:	bf18      	it	ne
 8005c82:	2001      	movne	r0, #1
error:
 8005c84:	e795      	b.n	8005bb2 <HAL_SPI_Transmit+0x2e>
  __HAL_LOCK(hspi);
 8005c86:	2002      	movs	r0, #2
}
 8005c88:	b002      	add	sp, #8
 8005c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c8e:	2a00      	cmp	r2, #0
 8005c90:	d06a      	beq.n	8005d68 <HAL_SPI_Transmit+0x1e4>
 8005c92:	2f01      	cmp	r7, #1
 8005c94:	d068      	beq.n	8005d68 <HAL_SPI_Transmit+0x1e4>
    while (hspi->TxXferCount > 0U)
 8005c96:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0dd      	beq.n	8005c5a <HAL_SPI_Transmit+0xd6>
 8005c9e:	2d00      	cmp	r5, #0
 8005ca0:	f000 80b2 	beq.w	8005e08 <HAL_SPI_Transmit+0x284>
 8005ca4:	1c6f      	adds	r7, r5, #1
 8005ca6:	d011      	beq.n	8005ccc <HAL_SPI_Transmit+0x148>
 8005ca8:	e032      	b.n	8005d10 <HAL_SPI_Transmit+0x18c>
        if (hspi->TxXferCount > 1U)
 8005caa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d971      	bls.n	8005d96 <HAL_SPI_Transmit+0x212>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cb2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005cb4:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005cb8:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 8005cba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cbc:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005cbe:	3b02      	subs	r3, #2
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005cc4:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005cc6:	b289      	uxth	r1, r1
 8005cc8:	2900      	cmp	r1, #0
 8005cca:	d0c6      	beq.n	8005c5a <HAL_SPI_Transmit+0xd6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ccc:	6822      	ldr	r2, [r4, #0]
 8005cce:	6893      	ldr	r3, [r2, #8]
 8005cd0:	0798      	lsls	r0, r3, #30
 8005cd2:	d4ea      	bmi.n	8005caa <HAL_SPI_Transmit+0x126>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cd4:	f7fc fd06 	bl	80026e4 <HAL_GetTick>
 8005cd8:	e7f4      	b.n	8005cc4 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_DISABLE(hspi);
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ce0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e785      	b.n	8005bf8 <HAL_SPI_Transmit+0x74>
        if (hspi->TxXferCount > 1U)
 8005cec:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005cee:	b292      	uxth	r2, r2
 8005cf0:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cf2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8005cf4:	f240 809e 	bls.w	8005e34 <HAL_SPI_Transmit+0x2b0>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cf8:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005cfc:	60d9      	str	r1, [r3, #12]
          hspi->TxXferCount -= 2U;
 8005cfe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d00:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005d02:	3b02      	subs	r3, #2
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005d08:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0a4      	beq.n	8005c5a <HAL_SPI_Transmit+0xd6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d10:	6823      	ldr	r3, [r4, #0]
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	0791      	lsls	r1, r2, #30
 8005d16:	d4e9      	bmi.n	8005cec <HAL_SPI_Transmit+0x168>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d18:	f7fc fce4 	bl	80026e4 <HAL_GetTick>
 8005d1c:	1b80      	subs	r0, r0, r6
 8005d1e:	4285      	cmp	r5, r0
 8005d20:	d8f2      	bhi.n	8005d08 <HAL_SPI_Transmit+0x184>
          errorcode = HAL_TIMEOUT;
 8005d22:	2003      	movs	r0, #3
 8005d24:	e745      	b.n	8005bb2 <HAL_SPI_Transmit+0x2e>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d26:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005d28:	f832 3b02 	ldrh.w	r3, [r2], #2
 8005d2c:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8005d2e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d30:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005d38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d08c      	beq.n	8005c5a <HAL_SPI_Transmit+0xd6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d40:	6820      	ldr	r0, [r4, #0]
 8005d42:	6883      	ldr	r3, [r0, #8]
 8005d44:	079b      	lsls	r3, r3, #30
 8005d46:	d4ee      	bmi.n	8005d26 <HAL_SPI_Transmit+0x1a2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d48:	f7fc fccc 	bl	80026e4 <HAL_GetTick>
 8005d4c:	1b80      	subs	r0, r0, r6
 8005d4e:	4285      	cmp	r5, r0
 8005d50:	d9e7      	bls.n	8005d22 <HAL_SPI_Transmit+0x19e>
 8005d52:	e7f1      	b.n	8005d38 <HAL_SPI_Transmit+0x1b4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d54:	4641      	mov	r1, r8
 8005d56:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005d5a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005d5c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d5e:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8005d60:	3a01      	subs	r2, #1
 8005d62:	b292      	uxth	r2, r2
 8005d64:	87e2      	strh	r2, [r4, #62]	; 0x3e
 8005d66:	e75a      	b.n	8005c1e <HAL_SPI_Transmit+0x9a>
      if (hspi->TxXferCount > 1U)
 8005d68:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005d6a:	b292      	uxth	r2, r2
 8005d6c:	2a01      	cmp	r2, #1
 8005d6e:	d91d      	bls.n	8005dac <HAL_SPI_Transmit+0x228>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d70:	4641      	mov	r1, r8
 8005d72:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005d76:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8005d78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d7a:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005d7c:	3b02      	subs	r3, #2
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005d82:	e788      	b.n	8005c96 <HAL_SPI_Transmit+0x112>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d84:	f7fc fcae 	bl	80026e4 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8005d88:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f43f af64 	beq.w	8005c5a <HAL_SPI_Transmit+0xd6>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	e74c      	b.n	8005c30 <HAL_SPI_Transmit+0xac>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8005d9c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8005d9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005da0:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005da2:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005da4:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005da6:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005da8:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005daa:	e78b      	b.n	8005cc4 <HAL_SPI_Transmit+0x140>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dac:	f898 2000 	ldrb.w	r2, [r8]
 8005db0:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005db2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 8005db4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005db6:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 8005db8:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005dba:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 8005dbc:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005dbe:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005dc0:	e769      	b.n	8005c96 <HAL_SPI_Transmit+0x112>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dc2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005dc4:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005dc8:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8005dca:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dcc:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005dce:	3a01      	subs	r2, #1
 8005dd0:	b292      	uxth	r2, r2
 8005dd2:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005dd4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005dd6:	b292      	uxth	r2, r2
 8005dd8:	2a00      	cmp	r2, #0
 8005dda:	f43f af3e 	beq.w	8005c5a <HAL_SPI_Transmit+0xd6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	0790      	lsls	r0, r2, #30
 8005de2:	d4ee      	bmi.n	8005dc2 <HAL_SPI_Transmit+0x23e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005de4:	f7fc fc7e 	bl	80026e4 <HAL_GetTick>
 8005de8:	e79b      	b.n	8005d22 <HAL_SPI_Transmit+0x19e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005dec:	7812      	ldrb	r2, [r2, #0]
 8005dee:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8005df0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8005df2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005dfa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8005dfc:	3201      	adds	r2, #1
    while (hspi->TxXferCount > 0U)
 8005dfe:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005e00:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->TxXferCount > 0U)
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f43f af29 	beq.w	8005c5a <HAL_SPI_Transmit+0xd6>
 8005e08:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	0792      	lsls	r2, r2, #30
 8005e0e:	d5e9      	bpl.n	8005de4 <HAL_SPI_Transmit+0x260>
        if (hspi->TxXferCount > 1U)
 8005e10:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005e12:	b292      	uxth	r2, r2
 8005e14:	2a01      	cmp	r2, #1
 8005e16:	d9e8      	bls.n	8005dea <HAL_SPI_Transmit+0x266>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e18:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005e1a:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005e1e:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8005e20:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e22:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e24:	3a02      	subs	r2, #2
 8005e26:	b292      	uxth	r2, r2
 8005e28:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005e2a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005e2c:	b292      	uxth	r2, r2
 8005e2e:	2a00      	cmp	r2, #0
 8005e30:	d1eb      	bne.n	8005e0a <HAL_SPI_Transmit+0x286>
 8005e32:	e712      	b.n	8005c5a <HAL_SPI_Transmit+0xd6>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e34:	7812      	ldrb	r2, [r2, #0]
 8005e36:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8005e38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8005e3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005e3c:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005e3e:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005e40:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005e42:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005e44:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005e46:	e75f      	b.n	8005d08 <HAL_SPI_Transmit+0x184>

08005e48 <HAL_SPI_TransmitReceive>:
{
 8005e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e4c:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005e4e:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8005e52:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8005e54:	2801      	cmp	r0, #1
 8005e56:	f000 8098 	beq.w	8005f8a <HAL_SPI_TransmitReceive+0x142>
 8005e5a:	461f      	mov	r7, r3
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8005e62:	4689      	mov	r9, r1
 8005e64:	4690      	mov	r8, r2
 8005e66:	f7fc fc3d 	bl	80026e4 <HAL_GetTick>
 8005e6a:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8005e6c:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8005e70:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e72:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8005e74:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e76:	d010      	beq.n	8005e9a <HAL_SPI_TransmitReceive+0x52>
 8005e78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e7c:	d008      	beq.n	8005e90 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8005e7e:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005e80:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8005e82:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8005e84:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005e88:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8005e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e90:	68a2      	ldr	r2, [r4, #8]
 8005e92:	2a00      	cmp	r2, #0
 8005e94:	d1f3      	bne.n	8005e7e <HAL_SPI_TransmitReceive+0x36>
 8005e96:	2904      	cmp	r1, #4
 8005e98:	d1f1      	bne.n	8005e7e <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e9a:	f1b9 0f00 	cmp.w	r9, #0
 8005e9e:	d077      	beq.n	8005f90 <HAL_SPI_TransmitReceive+0x148>
 8005ea0:	f1b8 0f00 	cmp.w	r8, #0
 8005ea4:	d074      	beq.n	8005f90 <HAL_SPI_TransmitReceive+0x148>
 8005ea6:	2f00      	cmp	r7, #0
 8005ea8:	d072      	beq.n	8005f90 <HAL_SPI_TransmitReceive+0x148>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005eaa:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005eae:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005eb0:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005eb4:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005eb6:	bf1c      	itt	ne
 8005eb8:	2205      	movne	r2, #5
 8005eba:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8005ec2:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ec6:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8005ec8:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005ecc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 8005ed0:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ed2:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 8005ed4:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ed8:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005edc:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005ede:	d859      	bhi.n	8005f94 <HAL_SPI_TransmitReceive+0x14c>
 8005ee0:	2f01      	cmp	r7, #1
 8005ee2:	f000 8129 	beq.w	8006138 <HAL_SPI_TransmitReceive+0x2f0>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ee6:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8005eea:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005eec:	6811      	ldr	r1, [r2, #0]
 8005eee:	0649      	lsls	r1, r1, #25
 8005ef0:	f100 80e4 	bmi.w	80060bc <HAL_SPI_TransmitReceive+0x274>
    __HAL_SPI_ENABLE(hspi);
 8005ef4:	6811      	ldr	r1, [r2, #0]
 8005ef6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005efa:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 80e0 	beq.w	80060c2 <HAL_SPI_TransmitReceive+0x27a>
 8005f02:	2f01      	cmp	r7, #1
 8005f04:	f000 80dd 	beq.w	80060c2 <HAL_SPI_TransmitReceive+0x27a>
        txallowed = 1U;
 8005f08:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f0a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	b92b      	cbnz	r3, 8005f1c <HAL_SPI_TransmitReceive+0xd4>
 8005f10:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f000 8087 	beq.w	800602a <HAL_SPI_TransmitReceive+0x1e2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f1c:	6822      	ldr	r2, [r4, #0]
 8005f1e:	6893      	ldr	r3, [r2, #8]
 8005f20:	0799      	lsls	r1, r3, #30
 8005f22:	d505      	bpl.n	8005f30 <HAL_SPI_TransmitReceive+0xe8>
 8005f24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	b113      	cbz	r3, 8005f30 <HAL_SPI_TransmitReceive+0xe8>
 8005f2a:	2f00      	cmp	r7, #0
 8005f2c:	f040 80e9 	bne.w	8006102 <HAL_SPI_TransmitReceive+0x2ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f30:	6893      	ldr	r3, [r2, #8]
 8005f32:	f013 0301 	ands.w	r3, r3, #1
 8005f36:	d01e      	beq.n	8005f76 <HAL_SPI_TransmitReceive+0x12e>
 8005f38:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8005f3c:	b289      	uxth	r1, r1
 8005f3e:	b1d1      	cbz	r1, 8005f76 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 8005f40:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8005f44:	b289      	uxth	r1, r1
 8005f46:	2901      	cmp	r1, #1
 8005f48:	f240 80cd 	bls.w	80060e6 <HAL_SPI_TransmitReceive+0x29e>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f4c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005f4e:	68d0      	ldr	r0, [r2, #12]
 8005f50:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f54:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005f56:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8005f5a:	3902      	subs	r1, #2
 8005f5c:	b289      	uxth	r1, r1
 8005f5e:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005f62:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8005f66:	b289      	uxth	r1, r1
 8005f68:	2901      	cmp	r1, #1
        txallowed = 1U;
 8005f6a:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8005f6c:	d803      	bhi.n	8005f76 <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f6e:	6853      	ldr	r3, [r2, #4]
 8005f70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f74:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f76:	f7fc fbb5 	bl	80026e4 <HAL_GetTick>
 8005f7a:	1b40      	subs	r0, r0, r5
 8005f7c:	42b0      	cmp	r0, r6
 8005f7e:	f0c0 80ae 	bcc.w	80060de <HAL_SPI_TransmitReceive+0x296>
 8005f82:	1c73      	adds	r3, r6, #1
 8005f84:	d0c1      	beq.n	8005f0a <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 8005f86:	2003      	movs	r0, #3
 8005f88:	e77a      	b.n	8005e80 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8005f8a:	2002      	movs	r0, #2
}
 8005f8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8005f90:	2001      	movs	r0, #1
 8005f92:	e775      	b.n	8005e80 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f94:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8005f98:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f9a:	6811      	ldr	r1, [r2, #0]
 8005f9c:	0648      	lsls	r0, r1, #25
 8005f9e:	d403      	bmi.n	8005fa8 <HAL_SPI_TransmitReceive+0x160>
    __HAL_SPI_ENABLE(hspi);
 8005fa0:	6811      	ldr	r1, [r2, #0]
 8005fa2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005fa6:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d161      	bne.n	8006070 <HAL_SPI_TransmitReceive+0x228>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fac:	4649      	mov	r1, r9
 8005fae:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005fb2:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8005fb4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fb6:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005fbe:	1c72      	adds	r2, r6, #1
{
 8005fc0:	f04f 0701 	mov.w	r7, #1
 8005fc4:	d028      	beq.n	8006018 <HAL_SPI_TransmitReceive+0x1d0>
 8005fc6:	e04e      	b.n	8006066 <HAL_SPI_TransmitReceive+0x21e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fc8:	6822      	ldr	r2, [r4, #0]
 8005fca:	6893      	ldr	r3, [r2, #8]
 8005fcc:	079b      	lsls	r3, r3, #30
 8005fce:	d50d      	bpl.n	8005fec <HAL_SPI_TransmitReceive+0x1a4>
 8005fd0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	b153      	cbz	r3, 8005fec <HAL_SPI_TransmitReceive+0x1a4>
 8005fd6:	b14f      	cbz	r7, 8005fec <HAL_SPI_TransmitReceive+0x1a4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fd8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005fda:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005fde:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005fe0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fe2:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8005fe8:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8005fea:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fec:	6893      	ldr	r3, [r2, #8]
 8005fee:	f013 0301 	ands.w	r3, r3, #1
 8005ff2:	d00f      	beq.n	8006014 <HAL_SPI_TransmitReceive+0x1cc>
 8005ff4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8005ff8:	b289      	uxth	r1, r1
 8005ffa:	b159      	cbz	r1, 8006014 <HAL_SPI_TransmitReceive+0x1cc>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ffc:	68d1      	ldr	r1, [r2, #12]
 8005ffe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006000:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8006004:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8006006:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800600a:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800600c:	3b01      	subs	r3, #1
 800600e:	b29b      	uxth	r3, r3
 8006010:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006014:	f7fc fb66 	bl	80026e4 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006018:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800601a:	b29b      	uxth	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1d3      	bne.n	8005fc8 <HAL_SPI_TransmitReceive+0x180>
 8006020:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8006024:	b29b      	uxth	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1ce      	bne.n	8005fc8 <HAL_SPI_TransmitReceive+0x180>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800602a:	462a      	mov	r2, r5
 800602c:	4631      	mov	r1, r6
 800602e:	4620      	mov	r0, r4
 8006030:	f7ff fc8c 	bl	800594c <SPI_EndRxTxTransaction>
 8006034:	2800      	cmp	r0, #0
 8006036:	f43f af23 	beq.w	8005e80 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800603a:	2320      	movs	r3, #32
 800603c:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 800603e:	2001      	movs	r0, #1
 8006040:	e71e      	b.n	8005e80 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006042:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0ee      	beq.n	800602a <HAL_SPI_TransmitReceive+0x1e2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800604c:	6822      	ldr	r2, [r4, #0]
 800604e:	6893      	ldr	r3, [r2, #8]
 8006050:	0798      	lsls	r0, r3, #30
 8006052:	d422      	bmi.n	800609a <HAL_SPI_TransmitReceive+0x252>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006054:	6893      	ldr	r3, [r2, #8]
 8006056:	f013 0301 	ands.w	r3, r3, #1
 800605a:	d10c      	bne.n	8006076 <HAL_SPI_TransmitReceive+0x22e>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800605c:	f7fc fb42 	bl	80026e4 <HAL_GetTick>
 8006060:	1b40      	subs	r0, r0, r5
 8006062:	42b0      	cmp	r0, r6
 8006064:	d28f      	bcs.n	8005f86 <HAL_SPI_TransmitReceive+0x13e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006066:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006068:	b29b      	uxth	r3, r3
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1ee      	bne.n	800604c <HAL_SPI_TransmitReceive+0x204>
 800606e:	e7e8      	b.n	8006042 <HAL_SPI_TransmitReceive+0x1fa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006070:	2f01      	cmp	r7, #1
 8006072:	d1a4      	bne.n	8005fbe <HAL_SPI_TransmitReceive+0x176>
 8006074:	e79a      	b.n	8005fac <HAL_SPI_TransmitReceive+0x164>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006076:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800607a:	b289      	uxth	r1, r1
 800607c:	2900      	cmp	r1, #0
 800607e:	d0ed      	beq.n	800605c <HAL_SPI_TransmitReceive+0x214>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006080:	68d1      	ldr	r1, [r2, #12]
 8006082:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006084:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8006088:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 800608a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800608e:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8006090:	3b01      	subs	r3, #1
 8006092:	b29b      	uxth	r3, r3
 8006094:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8006098:	e7e0      	b.n	800605c <HAL_SPI_TransmitReceive+0x214>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800609a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800609c:	b29b      	uxth	r3, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d0d8      	beq.n	8006054 <HAL_SPI_TransmitReceive+0x20c>
 80060a2:	2f00      	cmp	r7, #0
 80060a4:	d0d6      	beq.n	8006054 <HAL_SPI_TransmitReceive+0x20c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80060a8:	f833 1b02 	ldrh.w	r1, [r3], #2
 80060ac:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ae:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80060b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80060b2:	3b01      	subs	r3, #1
 80060b4:	b29b      	uxth	r3, r3
        txallowed = 0U;
 80060b6:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 80060b8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80060ba:	e7cb      	b.n	8006054 <HAL_SPI_TransmitReceive+0x20c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f47f af23 	bne.w	8005f08 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 80060c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d93e      	bls.n	8006148 <HAL_SPI_TransmitReceive+0x300>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060ca:	4649      	mov	r1, r9
 80060cc:	f831 3b02 	ldrh.w	r3, [r1], #2
 80060d0:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 80060d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060d4:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80060d6:	3b02      	subs	r3, #2
 80060d8:	b29b      	uxth	r3, r3
 80060da:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80060dc:	e714      	b.n	8005f08 <HAL_SPI_TransmitReceive+0xc0>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060de:	2e00      	cmp	r6, #0
 80060e0:	f47f af13 	bne.w	8005f0a <HAL_SPI_TransmitReceive+0xc2>
 80060e4:	e74f      	b.n	8005f86 <HAL_SPI_TransmitReceive+0x13e>
        txallowed = 1U;
 80060e6:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80060e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060ea:	7b12      	ldrb	r2, [r2, #12]
 80060ec:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80060ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060f0:	3301      	adds	r3, #1
 80060f2:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 80060f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80060f8:	3b01      	subs	r3, #1
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8006100:	e739      	b.n	8005f76 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8006102:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006108:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 800610a:	d909      	bls.n	8006120 <HAL_SPI_TransmitReceive+0x2d8>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800610c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006110:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006112:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006114:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006116:	3b02      	subs	r3, #2
 8006118:	b29b      	uxth	r3, r3
        txallowed = 0U;
 800611a:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 800611c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800611e:	e707      	b.n	8005f30 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8006124:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8006126:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8006128:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800612a:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800612c:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800612e:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8006130:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006132:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8006134:	2700      	movs	r7, #0
 8006136:	e6fb      	b.n	8005f30 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006138:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800613c:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800613e:	6811      	ldr	r1, [r2, #0]
 8006140:	0649      	lsls	r1, r1, #25
 8006142:	f57f aed7 	bpl.w	8005ef4 <HAL_SPI_TransmitReceive+0xac>
 8006146:	e7bc      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x27a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006148:	f899 3000 	ldrb.w	r3, [r9]
 800614c:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 800614e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8006150:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8006152:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8006154:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8006156:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8006158:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800615a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800615c:	e6d4      	b.n	8005f08 <HAL_SPI_TransmitReceive+0xc0>
 800615e:	bf00      	nop

08006160 <HAL_SPI_ErrorCallback>:
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop

08006164 <HAL_SPI_IRQHandler>:
{
 8006164:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8006166:	6802      	ldr	r2, [r0, #0]
 8006168:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800616a:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800616c:	f013 0f40 	tst.w	r3, #64	; 0x40
{
 8006170:	b085      	sub	sp, #20
 8006172:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006174:	f3c3 1580 	ubfx	r5, r3, #6, #1
 8006178:	d105      	bne.n	8006186 <HAL_SPI_IRQHandler+0x22>
 800617a:	f013 0f01 	tst.w	r3, #1
 800617e:	d002      	beq.n	8006186 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006180:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006184:	d17a      	bne.n	800627c <HAL_SPI_IRQHandler+0x118>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006186:	0798      	lsls	r0, r3, #30
 8006188:	d501      	bpl.n	800618e <HAL_SPI_IRQHandler+0x2a>
 800618a:	0608      	lsls	r0, r1, #24
 800618c:	d470      	bmi.n	8006270 <HAL_SPI_IRQHandler+0x10c>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800618e:	f013 0f20 	tst.w	r3, #32
 8006192:	f3c3 1040 	ubfx	r0, r3, #5, #1
 8006196:	d049      	beq.n	800622c <HAL_SPI_IRQHandler+0xc8>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006198:	0688      	lsls	r0, r1, #26
 800619a:	d545      	bpl.n	8006228 <HAL_SPI_IRQHandler+0xc4>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800619c:	b175      	cbz	r5, 80061bc <HAL_SPI_IRQHandler+0x58>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800619e:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 80061a2:	2803      	cmp	r0, #3
 80061a4:	d06c      	beq.n	8006280 <HAL_SPI_IRQHandler+0x11c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80061a6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80061a8:	f040 0004 	orr.w	r0, r0, #4
 80061ac:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061ae:	2000      	movs	r0, #0
 80061b0:	9000      	str	r0, [sp, #0]
 80061b2:	68d0      	ldr	r0, [r2, #12]
 80061b4:	9000      	str	r0, [sp, #0]
 80061b6:	6890      	ldr	r0, [r2, #8]
 80061b8:	9000      	str	r0, [sp, #0]
 80061ba:	9800      	ldr	r0, [sp, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80061bc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80061be:	f040 0001 	orr.w	r0, r0, #1
 80061c2:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80061c4:	2000      	movs	r0, #0
 80061c6:	9002      	str	r0, [sp, #8]
 80061c8:	6890      	ldr	r0, [r2, #8]
 80061ca:	9002      	str	r0, [sp, #8]
 80061cc:	6810      	ldr	r0, [r2, #0]
 80061ce:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80061d2:	6010      	str	r0, [r2, #0]
 80061d4:	9802      	ldr	r0, [sp, #8]
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80061d6:	f3c3 2300 	ubfx	r3, r3, #8, #1
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d13e      	bne.n	800625c <HAL_SPI_IRQHandler+0xf8>
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061de:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80061e0:	b313      	cbz	r3, 8006228 <HAL_SPI_IRQHandler+0xc4>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80061e2:	6853      	ldr	r3, [r2, #4]
 80061e4:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80061e8:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80061ea:	2001      	movs	r0, #1
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80061ec:	078b      	lsls	r3, r1, #30
      hspi->State = HAL_SPI_STATE_READY;
 80061ee:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80061f2:	d04d      	beq.n	8006290 <HAL_SPI_IRQHandler+0x12c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80061f4:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80061f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80061f8:	f023 0303 	bic.w	r3, r3, #3
 80061fc:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80061fe:	b140      	cbz	r0, 8006212 <HAL_SPI_IRQHandler+0xae>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006200:	4b25      	ldr	r3, [pc, #148]	; (8006298 <HAL_SPI_IRQHandler+0x134>)
 8006202:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006204:	f7fd faf2 	bl	80037ec <HAL_DMA_Abort_IT>
 8006208:	b118      	cbz	r0, 8006212 <HAL_SPI_IRQHandler+0xae>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800620a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800620c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006210:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006212:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006214:	b140      	cbz	r0, 8006228 <HAL_SPI_IRQHandler+0xc4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006216:	4b20      	ldr	r3, [pc, #128]	; (8006298 <HAL_SPI_IRQHandler+0x134>)
 8006218:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800621a:	f7fd fae7 	bl	80037ec <HAL_DMA_Abort_IT>
 800621e:	b118      	cbz	r0, 8006228 <HAL_SPI_IRQHandler+0xc4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006220:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006226:	6623      	str	r3, [r4, #96]	; 0x60
}
 8006228:	b005      	add	sp, #20
 800622a:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800622c:	b195      	cbz	r5, 8006254 <HAL_SPI_IRQHandler+0xf0>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800622e:	068d      	lsls	r5, r1, #26
 8006230:	d5fa      	bpl.n	8006228 <HAL_SPI_IRQHandler+0xc4>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006232:	f894 505d 	ldrb.w	r5, [r4, #93]	; 0x5d
 8006236:	2d03      	cmp	r5, #3
 8006238:	d022      	beq.n	8006280 <HAL_SPI_IRQHandler+0x11c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800623a:	6e25      	ldr	r5, [r4, #96]	; 0x60
 800623c:	f045 0504 	orr.w	r5, r5, #4
 8006240:	6625      	str	r5, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006242:	9000      	str	r0, [sp, #0]
 8006244:	68d0      	ldr	r0, [r2, #12]
 8006246:	9000      	str	r0, [sp, #0]
 8006248:	6890      	ldr	r0, [r2, #8]
 800624a:	9000      	str	r0, [sp, #0]
 800624c:	9800      	ldr	r0, [sp, #0]
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800624e:	f3c3 2300 	ubfx	r3, r3, #8, #1
 8006252:	e7c2      	b.n	80061da <HAL_SPI_IRQHandler+0x76>
 8006254:	05dd      	lsls	r5, r3, #23
 8006256:	d5e7      	bpl.n	8006228 <HAL_SPI_IRQHandler+0xc4>
 8006258:	068b      	lsls	r3, r1, #26
 800625a:	d5e5      	bpl.n	8006228 <HAL_SPI_IRQHandler+0xc4>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800625c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800625e:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006260:	f043 0308 	orr.w	r3, r3, #8
 8006264:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006266:	9003      	str	r0, [sp, #12]
 8006268:	6893      	ldr	r3, [r2, #8]
 800626a:	9303      	str	r3, [sp, #12]
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	e7b6      	b.n	80061de <HAL_SPI_IRQHandler+0x7a>
    hspi->TxISR(hspi);
 8006270:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006272:	4620      	mov	r0, r4
}
 8006274:	b005      	add	sp, #20
 8006276:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 800627a:	4718      	bx	r3
    hspi->RxISR(hspi);
 800627c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800627e:	e7f9      	b.n	8006274 <HAL_SPI_IRQHandler+0x110>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006280:	2300      	movs	r3, #0
 8006282:	9301      	str	r3, [sp, #4]
 8006284:	68d3      	ldr	r3, [r2, #12]
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	6893      	ldr	r3, [r2, #8]
 800628a:	9301      	str	r3, [sp, #4]
 800628c:	9b01      	ldr	r3, [sp, #4]
        return;
 800628e:	e7cb      	b.n	8006228 <HAL_SPI_IRQHandler+0xc4>
        HAL_SPI_ErrorCallback(hspi);
 8006290:	4620      	mov	r0, r4
 8006292:	f7ff ff65 	bl	8006160 <HAL_SPI_ErrorCallback>
 8006296:	e7c7      	b.n	8006228 <HAL_SPI_IRQHandler+0xc4>
 8006298:	0800629d 	.word	0x0800629d

0800629c <SPI_DMAAbortOnError>:
{
 800629c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800629e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 80062a0:	2300      	movs	r3, #0
 80062a2:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80062a6:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 80062a8:	f7ff ff5a 	bl	8006160 <HAL_SPI_ErrorCallback>
}
 80062ac:	bd08      	pop	{r3, pc}
 80062ae:	bf00      	nop

080062b0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d070      	beq.n	8006396 <HAL_TIM_Base_Init+0xe6>
{
 80062b4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80062ba:	4604      	mov	r4, r0
 80062bc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d047      	beq.n	8006354 <HAL_TIM_Base_Init+0xa4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c4:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062c6:	4935      	ldr	r1, [pc, #212]	; (800639c <HAL_TIM_Base_Init+0xec>)
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	2302      	movs	r3, #2
 80062ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062ce:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80062d0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062d2:	d044      	beq.n	800635e <HAL_TIM_Base_Init+0xae>
 80062d4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80062d8:	d04b      	beq.n	8006372 <HAL_TIM_Base_Init+0xc2>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062da:	f501 51a0 	add.w	r1, r1, #5120	; 0x1400
 80062de:	428a      	cmp	r2, r1
 80062e0:	d00d      	beq.n	80062fe <HAL_TIM_Base_Init+0x4e>
 80062e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80062e6:	428a      	cmp	r2, r1
 80062e8:	d009      	beq.n	80062fe <HAL_TIM_Base_Init+0x4e>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062ea:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ec:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062f2:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80062f4:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f6:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f8:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80062fa:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062fc:	e00e      	b.n	800631c <HAL_TIM_Base_Init+0x6c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062fe:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006300:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006306:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006308:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800630c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800630e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006310:	68e3      	ldr	r3, [r4, #12]
 8006312:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006314:	6863      	ldr	r3, [r4, #4]
 8006316:	6293      	str	r3, [r2, #40]	; 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006318:	6963      	ldr	r3, [r4, #20]
 800631a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800631c:	2301      	movs	r3, #1
 800631e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006320:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006324:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006328:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800632c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006330:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006334:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800633c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006340:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006344:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006348:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800634c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006350:	2000      	movs	r0, #0
}
 8006352:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006354:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006358:	f7fc f850 	bl	80023fc <HAL_TIM_Base_MspInit>
 800635c:	e7b2      	b.n	80062c4 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800635e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006360:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006366:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800636c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800636e:	69a1      	ldr	r1, [r4, #24]
 8006370:	e7ca      	b.n	8006308 <HAL_TIM_Base_Init+0x58>
    tmpcr1 |= Structure->CounterMode;
 8006372:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006374:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800637a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800637c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006380:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006382:	69a1      	ldr	r1, [r4, #24]
 8006384:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006388:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800638a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800638c:	68e3      	ldr	r3, [r4, #12]
 800638e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006390:	6863      	ldr	r3, [r4, #4]
 8006392:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006394:	e7c2      	b.n	800631c <HAL_TIM_Base_Init+0x6c>
    return HAL_ERROR;
 8006396:	2001      	movs	r0, #1
}
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	40012c00 	.word	0x40012c00

080063a0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80063a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d113      	bne.n	80063d0 <HAL_TIM_Base_Start+0x30>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a8:	6803      	ldr	r3, [r0, #0]
 80063aa:	4a0f      	ldr	r2, [pc, #60]	; (80063e8 <HAL_TIM_Base_Start+0x48>)
  htim->State = HAL_TIM_STATE_BUSY;
 80063ac:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ae:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 80063b0:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063b4:	d00e      	beq.n	80063d4 <HAL_TIM_Base_Start+0x34>
 80063b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063ba:	d00b      	beq.n	80063d4 <HAL_TIM_Base_Start+0x34>
 80063bc:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d007      	beq.n	80063d4 <HAL_TIM_Base_Start+0x34>
    __HAL_TIM_ENABLE(htim);
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 80063ca:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	4770      	bx	lr
    return HAL_ERROR;
 80063d0:	2001      	movs	r0, #1
 80063d2:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063d4:	6899      	ldr	r1, [r3, #8]
 80063d6:	4a05      	ldr	r2, [pc, #20]	; (80063ec <HAL_TIM_Base_Start+0x4c>)
 80063d8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063da:	2a06      	cmp	r2, #6
 80063dc:	d002      	beq.n	80063e4 <HAL_TIM_Base_Start+0x44>
 80063de:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80063e2:	d1ef      	bne.n	80063c4 <HAL_TIM_Base_Start+0x24>
  return HAL_OK;
 80063e4:	2000      	movs	r0, #0
}
 80063e6:	4770      	bx	lr
 80063e8:	40012c00 	.word	0x40012c00
 80063ec:	00010007 	.word	0x00010007

080063f0 <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 80063f0:	6803      	ldr	r3, [r0, #0]
 80063f2:	6a19      	ldr	r1, [r3, #32]
 80063f4:	f241 1211 	movw	r2, #4369	; 0x1111
 80063f8:	4211      	tst	r1, r2
 80063fa:	d108      	bne.n	800640e <HAL_TIM_Base_Stop+0x1e>
 80063fc:	6a19      	ldr	r1, [r3, #32]
 80063fe:	f240 4244 	movw	r2, #1092	; 0x444
 8006402:	4211      	tst	r1, r2
 8006404:	d103      	bne.n	800640e <HAL_TIM_Base_Stop+0x1e>
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	f022 0201 	bic.w	r2, r2, #1
 800640c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800640e:	2301      	movs	r3, #1
 8006410:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8006414:	2000      	movs	r0, #0
 8006416:	4770      	bx	lr

08006418 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006418:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800641c:	2b01      	cmp	r3, #1
 800641e:	d116      	bne.n	800644e <HAL_TIM_Base_Start_IT+0x36>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006420:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006422:	4911      	ldr	r1, [pc, #68]	; (8006468 <HAL_TIM_Base_Start_IT+0x50>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	2202      	movs	r2, #2
 8006426:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800642a:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800642c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800642e:	f042 0201 	orr.w	r2, r2, #1
 8006432:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006434:	d00d      	beq.n	8006452 <HAL_TIM_Base_Start_IT+0x3a>
 8006436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800643a:	d00a      	beq.n	8006452 <HAL_TIM_Base_Start_IT+0x3a>
 800643c:	4a0b      	ldr	r2, [pc, #44]	; (800646c <HAL_TIM_Base_Start_IT+0x54>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d007      	beq.n	8006452 <HAL_TIM_Base_Start_IT+0x3a>
    __HAL_TIM_ENABLE(htim);
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8006448:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	4770      	bx	lr
    return HAL_ERROR;
 800644e:	2001      	movs	r0, #1
 8006450:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006452:	6899      	ldr	r1, [r3, #8]
 8006454:	4a06      	ldr	r2, [pc, #24]	; (8006470 <HAL_TIM_Base_Start_IT+0x58>)
 8006456:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006458:	2a06      	cmp	r2, #6
 800645a:	d002      	beq.n	8006462 <HAL_TIM_Base_Start_IT+0x4a>
 800645c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006460:	d1ef      	bne.n	8006442 <HAL_TIM_Base_Start_IT+0x2a>
  return HAL_OK;
 8006462:	2000      	movs	r0, #0
}
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40012c00 	.word	0x40012c00
 800646c:	40014000 	.word	0x40014000
 8006470:	00010007 	.word	0x00010007

08006474 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006474:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006478:	2b01      	cmp	r3, #1
 800647a:	d073      	beq.n	8006564 <HAL_TIM_ConfigClockSource+0xf0>
 800647c:	4602      	mov	r2, r0
{
 800647e:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8006480:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8006482:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006484:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8006488:	2001      	movs	r0, #1
 800648a:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800648e:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006490:	4b4f      	ldr	r3, [pc, #316]	; (80065d0 <HAL_TIM_ConfigClockSource+0x15c>)
 8006492:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8006494:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006496:	680b      	ldr	r3, [r1, #0]
 8006498:	2b60      	cmp	r3, #96	; 0x60
 800649a:	d065      	beq.n	8006568 <HAL_TIM_ConfigClockSource+0xf4>
 800649c:	d824      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x74>
 800649e:	2b40      	cmp	r3, #64	; 0x40
 80064a0:	d07c      	beq.n	800659c <HAL_TIM_ConfigClockSource+0x128>
 80064a2:	d94b      	bls.n	800653c <HAL_TIM_ConfigClockSource+0xc8>
 80064a4:	2b50      	cmp	r3, #80	; 0x50
 80064a6:	d117      	bne.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a8:	6848      	ldr	r0, [r1, #4]
 80064aa:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064ac:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ae:	6a25      	ldr	r5, [r4, #32]
 80064b0:	f025 0501 	bic.w	r5, r5, #1
 80064b4:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064b6:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064b8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80064c0:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064c2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064c6:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80064c8:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064ca:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064d0:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 80064d4:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064d6:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80064d8:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80064da:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80064dc:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80064e0:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80064e4:	bc70      	pop	{r4, r5, r6}
 80064e6:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80064e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ec:	d038      	beq.n	8006560 <HAL_TIM_ConfigClockSource+0xec>
 80064ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064f2:	d110      	bne.n	8006516 <HAL_TIM_ConfigClockSource+0xa2>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064f4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80064f8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064fa:	432b      	orrs	r3, r5
 80064fc:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064fe:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006502:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006506:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006508:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800650a:	68a3      	ldr	r3, [r4, #8]
 800650c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8006510:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006512:	60a3      	str	r3, [r4, #8]
      break;
 8006514:	e7e0      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8006516:	2b70      	cmp	r3, #112	; 0x70
 8006518:	d1de      	bne.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800651a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800651e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006520:	432b      	orrs	r3, r5
 8006522:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006524:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006528:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800652c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800652e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006530:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006532:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 8006536:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8006538:	60a3      	str	r3, [r4, #8]
      break;
 800653a:	e7cd      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 800653c:	2b20      	cmp	r3, #32
 800653e:	d002      	beq.n	8006546 <HAL_TIM_ConfigClockSource+0xd2>
 8006540:	d90a      	bls.n	8006558 <HAL_TIM_ConfigClockSource+0xe4>
 8006542:	2b30      	cmp	r3, #48	; 0x30
 8006544:	d1c8      	bne.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8006546:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006548:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800654c:	430b      	orrs	r3, r1
 800654e:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 8006552:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8006554:	60a3      	str	r3, [r4, #8]
}
 8006556:	e7bf      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8006558:	f033 0110 	bics.w	r1, r3, #16
 800655c:	d1bc      	bne.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
 800655e:	e7f2      	b.n	8006546 <HAL_TIM_ConfigClockSource+0xd2>
  HAL_StatusTypeDef status = HAL_OK;
 8006560:	2000      	movs	r0, #0
 8006562:	e7b9      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8006564:	2002      	movs	r0, #2
}
 8006566:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006568:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800656a:	68cb      	ldr	r3, [r1, #12]
 800656c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800656e:	f020 0010 	bic.w	r0, r0, #16
 8006572:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006574:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006576:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800657a:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 800657e:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8006580:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006582:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006586:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 800658a:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800658c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800658e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006592:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8006596:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8006598:	60a3      	str	r3, [r4, #8]
}
 800659a:	e79d      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800659c:	6848      	ldr	r0, [r1, #4]
 800659e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80065a0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a2:	6a25      	ldr	r5, [r4, #32]
 80065a4:	f025 0501 	bic.w	r5, r5, #1
 80065a8:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065aa:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065ac:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80065b4:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065b6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80065ba:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80065bc:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80065be:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80065c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065c4:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 80065c8:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80065ca:	60a3      	str	r3, [r4, #8]
}
 80065cc:	e784      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x64>
 80065ce:	bf00      	nop
 80065d0:	fffe0088 	.word	0xfffe0088

080065d4 <HAL_TIM_OC_DelayElapsedCallback>:
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop

080065d8 <HAL_TIM_IC_CaptureCallback>:
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop

080065dc <HAL_TIM_PWM_PulseFinishedCallback>:
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop

080065e0 <HAL_TIM_TriggerCallback>:
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop

080065e4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065e4:	6803      	ldr	r3, [r0, #0]
 80065e6:	691a      	ldr	r2, [r3, #16]
 80065e8:	0791      	lsls	r1, r2, #30
{
 80065ea:	b510      	push	{r4, lr}
 80065ec:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065ee:	d502      	bpl.n	80065f6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065f0:	68da      	ldr	r2, [r3, #12]
 80065f2:	0792      	lsls	r2, r2, #30
 80065f4:	d468      	bmi.n	80066c8 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	0752      	lsls	r2, r2, #29
 80065fa:	d502      	bpl.n	8006602 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	0750      	lsls	r0, r2, #29
 8006600:	d44f      	bmi.n	80066a2 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006602:	691a      	ldr	r2, [r3, #16]
 8006604:	0711      	lsls	r1, r2, #28
 8006606:	d502      	bpl.n	800660e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	0712      	lsls	r2, r2, #28
 800660c:	d437      	bmi.n	800667e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800660e:	691a      	ldr	r2, [r3, #16]
 8006610:	06d0      	lsls	r0, r2, #27
 8006612:	d502      	bpl.n	800661a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	06d1      	lsls	r1, r2, #27
 8006618:	d41e      	bmi.n	8006658 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	07d2      	lsls	r2, r2, #31
 800661e:	d502      	bpl.n	8006626 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	07d0      	lsls	r0, r2, #31
 8006624:	d469      	bmi.n	80066fa <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006626:	691a      	ldr	r2, [r3, #16]
 8006628:	0611      	lsls	r1, r2, #24
 800662a:	d502      	bpl.n	8006632 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	0612      	lsls	r2, r2, #24
 8006630:	d46b      	bmi.n	800670a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006632:	691a      	ldr	r2, [r3, #16]
 8006634:	05d0      	lsls	r0, r2, #23
 8006636:	d502      	bpl.n	800663e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	0611      	lsls	r1, r2, #24
 800663c:	d46d      	bmi.n	800671a <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	0652      	lsls	r2, r2, #25
 8006642:	d502      	bpl.n	800664a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	0650      	lsls	r0, r2, #25
 8006648:	d46f      	bmi.n	800672a <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	0691      	lsls	r1, r2, #26
 800664e:	d502      	bpl.n	8006656 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	0692      	lsls	r2, r2, #26
 8006654:	d449      	bmi.n	80066ea <HAL_TIM_IRQHandler+0x106>
}
 8006656:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006658:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800665c:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800665e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006660:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006662:	69db      	ldr	r3, [r3, #28]
 8006664:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006668:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800666a:	d16f      	bne.n	800674c <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800666c:	f7ff ffb2 	bl	80065d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006670:	4620      	mov	r0, r4
 8006672:	f7ff ffb3 	bl	80065dc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006676:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006678:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667a:	7722      	strb	r2, [r4, #28]
 800667c:	e7cd      	b.n	800661a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800667e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006682:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006684:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006686:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800668c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800668e:	d15a      	bne.n	8006746 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006690:	f7ff ffa0 	bl	80065d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006694:	4620      	mov	r0, r4
 8006696:	f7ff ffa1 	bl	80065dc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800669a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800669c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800669e:	7722      	strb	r2, [r4, #28]
 80066a0:	e7b5      	b.n	800660e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066a2:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066a6:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066a8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066aa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80066b2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066b4:	d144      	bne.n	8006740 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066b6:	f7ff ff8d 	bl	80065d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066ba:	4620      	mov	r0, r4
 80066bc:	f7ff ff8e 	bl	80065dc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066c2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c4:	7722      	strb	r2, [r4, #28]
 80066c6:	e79c      	b.n	8006602 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066c8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066cc:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066ce:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066d0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	0799      	lsls	r1, r3, #30
 80066d6:	d130      	bne.n	800673a <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d8:	f7ff ff7c 	bl	80065d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066dc:	4620      	mov	r0, r4
 80066de:	f7ff ff7d 	bl	80065dc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066e4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e6:	7722      	strb	r2, [r4, #28]
 80066e8:	e785      	b.n	80065f6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066ea:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80066ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066f0:	611a      	str	r2, [r3, #16]
}
 80066f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80066f6:	f000 b865 	b.w	80067c4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066fa:	f06f 0201 	mvn.w	r2, #1
 80066fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006700:	4620      	mov	r0, r4
 8006702:	f7fb fc41 	bl	8001f88 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	e78d      	b.n	8006626 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800670a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800670e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006710:	4620      	mov	r0, r4
 8006712:	f000 f859 	bl	80067c8 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	e78b      	b.n	8006632 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800671a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800671e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006720:	4620      	mov	r0, r4
 8006722:	f000 f853 	bl	80067cc <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006726:	6823      	ldr	r3, [r4, #0]
 8006728:	e789      	b.n	800663e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800672a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800672e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006730:	4620      	mov	r0, r4
 8006732:	f7ff ff55 	bl	80065e0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	e787      	b.n	800664a <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800673a:	f7ff ff4d 	bl	80065d8 <HAL_TIM_IC_CaptureCallback>
 800673e:	e7d0      	b.n	80066e2 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8006740:	f7ff ff4a 	bl	80065d8 <HAL_TIM_IC_CaptureCallback>
 8006744:	e7bc      	b.n	80066c0 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8006746:	f7ff ff47 	bl	80065d8 <HAL_TIM_IC_CaptureCallback>
 800674a:	e7a6      	b.n	800669a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800674c:	f7ff ff44 	bl	80065d8 <HAL_TIM_IC_CaptureCallback>
 8006750:	e791      	b.n	8006676 <HAL_TIM_IRQHandler+0x92>
 8006752:	bf00      	nop

08006754 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006754:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006758:	2b01      	cmp	r3, #1
 800675a:	d02c      	beq.n	80067b6 <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 800675c:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800675e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006760:	4d16      	ldr	r5, [pc, #88]	; (80067bc <HAL_TIMEx_MasterConfigSynchronization+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006762:	2302      	movs	r3, #2
 8006764:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006768:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800676a:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800676c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800676e:	d018      	beq.n	80067a2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006770:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006776:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006778:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800677c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800677e:	d002      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8006780:	4b0f      	ldr	r3, [pc, #60]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8006782:	429a      	cmp	r2, r3
 8006784:	d104      	bne.n	8006790 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006786:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006788:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800678c:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800678e:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006790:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006792:	2201      	movs	r2, #1
 8006794:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006798:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 800679c:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800679e:	4618      	mov	r0, r3
}
 80067a0:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067a2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067a8:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067aa:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80067ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067b0:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80067b2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b4:	e7e7      	b.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0x32>
  __HAL_LOCK(htim);
 80067b6:	2002      	movs	r0, #2
}
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	40012c00 	.word	0x40012c00
 80067c0:	40014000 	.word	0x40014000

080067c4 <HAL_TIMEx_CommutCallback>:
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop

080067c8 <HAL_TIMEx_BreakCallback>:
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop

080067cc <HAL_TIMEx_Break2Callback>:
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop

080067d0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067d4:	4605      	mov	r5, r0
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067d6:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 80067d8:	2820      	cmp	r0, #32
 80067da:	d151      	bne.n	8006880 <HAL_UART_Receive+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80067dc:	468a      	mov	sl, r1
 80067de:	2900      	cmp	r1, #0
 80067e0:	d04b      	beq.n	800687a <HAL_UART_Receive+0xaa>
 80067e2:	4614      	mov	r4, r2
 80067e4:	2a00      	cmp	r2, #0
 80067e6:	d048      	beq.n	800687a <HAL_UART_Receive+0xaa>
 80067e8:	461e      	mov	r6, r3
    {
      return  HAL_ERROR;
    }

    __HAL_LOCK(huart);
 80067ea:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d046      	beq.n	8006880 <HAL_UART_Receive+0xb0>
 80067f2:	2301      	movs	r3, #1
 80067f4:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f8:	2700      	movs	r7, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067fa:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067fc:	f8c5 7080 	str.w	r7, [r5, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006800:	67eb      	str	r3, [r5, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006802:	662f      	str	r7, [r5, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006804:	f7fb ff6e 	bl	80026e4 <HAL_GetTick>

    huart->RxXferSize  = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006808:	68ab      	ldr	r3, [r5, #8]
    huart->RxXferSize  = Size;
 800680a:	f8a5 4058 	strh.w	r4, [r5, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 800680e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferCount = Size;
 8006812:	f8a5 405a 	strh.w	r4, [r5, #90]	; 0x5a
    tickstart = HAL_GetTick();
 8006816:	4680      	mov	r8, r0
    UART_MASK_COMPUTATION(huart);
 8006818:	d035      	beq.n	8006886 <HAL_UART_Receive+0xb6>
 800681a:	2b00      	cmp	r3, #0
 800681c:	f040 8099 	bne.w	8006952 <HAL_UART_Receive+0x182>
 8006820:	692b      	ldr	r3, [r5, #16]
 8006822:	2b00      	cmp	r3, #0
 8006824:	f000 80a0 	beq.w	8006968 <HAL_UART_Receive+0x198>
 8006828:	277f      	movs	r7, #127	; 0x7f
 800682a:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
      pdata16bits = (uint16_t *) pData;
    }
    else
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
 800682e:	f04f 0900 	mov.w	r9, #0
    }

    __HAL_UNLOCK(huart);

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006832:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
    __HAL_UNLOCK(huart);
 8006836:	2200      	movs	r2, #0
    while (huart->RxXferCount > 0U)
 8006838:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800683a:	f885 2074 	strb.w	r2, [r5, #116]	; 0x74
    while (huart->RxXferCount > 0U)
 800683e:	b1bb      	cbz	r3, 8006870 <HAL_UART_Receive+0xa0>
 8006840:	682c      	ldr	r4, [r5, #0]
 8006842:	1c71      	adds	r1, r6, #1
 8006844:	d129      	bne.n	800689a <HAL_UART_Receive+0xca>
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006846:	69e2      	ldr	r2, [r4, #28]
 8006848:	0692      	lsls	r2, r2, #26
 800684a:	d5fc      	bpl.n	8006846 <HAL_UART_Receive+0x76>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800684c:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
 800684e:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 8006850:	f1ba 0f00 	cmp.w	sl, #0
 8006854:	d06e      	beq.n	8006934 <HAL_UART_Receive+0x164>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006856:	f80a 3b01 	strb.w	r3, [sl], #1
      huart->RxXferCount--;
 800685a:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
 800685e:	3b01      	subs	r3, #1
 8006860:	b29b      	uxth	r3, r3
 8006862:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006866:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1e7      	bne.n	8006840 <HAL_UART_Receive+0x70>
    huart->RxState = HAL_UART_STATE_READY;
 8006870:	2320      	movs	r3, #32
 8006872:	67eb      	str	r3, [r5, #124]	; 0x7c
    return HAL_OK;
 8006874:	2000      	movs	r0, #0
}
 8006876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 800687a:	2001      	movs	r0, #1
}
 800687c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 8006880:	2002      	movs	r0, #2
}
 8006882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    UART_MASK_COMPUTATION(huart);
 8006886:	692b      	ldr	r3, [r5, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d168      	bne.n	800695e <HAL_UART_Receive+0x18e>
 800688c:	f240 17ff 	movw	r7, #511	; 0x1ff
 8006890:	46d1      	mov	r9, sl
 8006892:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
      pdata8bits  = NULL;
 8006896:	469a      	mov	sl, r3
 8006898:	e7cb      	b.n	8006832 <HAL_UART_Receive+0x62>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800689a:	69e3      	ldr	r3, [r4, #28]
 800689c:	069b      	lsls	r3, r3, #26
 800689e:	d4d5      	bmi.n	800684c <HAL_UART_Receive+0x7c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068a0:	f7fb ff20 	bl	80026e4 <HAL_GetTick>
 80068a4:	eba0 0008 	sub.w	r0, r0, r8
 80068a8:	4286      	cmp	r6, r0
 80068aa:	682c      	ldr	r4, [r5, #0]
 80068ac:	d326      	bcc.n	80068fc <HAL_UART_Receive+0x12c>
 80068ae:	b32e      	cbz	r6, 80068fc <HAL_UART_Receive+0x12c>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	075b      	lsls	r3, r3, #29
 80068b4:	d5c5      	bpl.n	8006842 <HAL_UART_Receive+0x72>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068b6:	69e3      	ldr	r3, [r4, #28]
 80068b8:	0518      	lsls	r0, r3, #20
 80068ba:	d5c2      	bpl.n	8006842 <HAL_UART_Receive+0x72>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80068c0:	6223      	str	r3, [r4, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	e854 3f00 	ldrex	r3, [r4]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ca:	e844 3200 	strex	r2, r3, [r4]
 80068ce:	2a00      	cmp	r2, #0
 80068d0:	d1f7      	bne.n	80068c2 <HAL_UART_Receive+0xf2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d2:	f104 0308 	add.w	r3, r4, #8
 80068d6:	e853 3f00 	ldrex	r3, [r3]
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068da:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	f104 0108 	add.w	r1, r4, #8
 80068e2:	e841 3200 	strex	r2, r3, [r1]
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	d1f3      	bne.n	80068d2 <HAL_UART_Receive+0x102>

          huart->gState = HAL_UART_STATE_READY;
 80068ea:	2320      	movs	r3, #32
 80068ec:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068ee:	f885 2074 	strb.w	r2, [r5, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80068f2:	67eb      	str	r3, [r5, #124]	; 0x7c
        return HAL_TIMEOUT;
 80068f4:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068f6:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 80068fa:	e7bf      	b.n	800687c <HAL_UART_Receive+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fc:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006900:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	e844 3200 	strex	r2, r3, [r4]
 8006908:	2a00      	cmp	r2, #0
 800690a:	d1f7      	bne.n	80068fc <HAL_UART_Receive+0x12c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690c:	f104 0308 	add.w	r3, r4, #8
 8006910:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006914:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006918:	f104 0108 	add.w	r1, r4, #8
 800691c:	e841 3200 	strex	r2, r3, [r1]
 8006920:	2a00      	cmp	r2, #0
 8006922:	d1f3      	bne.n	800690c <HAL_UART_Receive+0x13c>
        huart->gState = HAL_UART_STATE_READY;
 8006924:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 8006926:	f885 2074 	strb.w	r2, [r5, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 800692a:	67ab      	str	r3, [r5, #120]	; 0x78
        return HAL_TIMEOUT;
 800692c:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 800692e:	67eb      	str	r3, [r5, #124]	; 0x7c
}
 8006930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006934:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 8006938:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
 800693c:	3b01      	subs	r3, #1
 800693e:	b29b      	uxth	r3, r3
 8006940:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006944:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
 8006948:	b29b      	uxth	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	f47f af79 	bne.w	8006842 <HAL_UART_Receive+0x72>
 8006950:	e78e      	b.n	8006870 <HAL_UART_Receive+0xa0>
    UART_MASK_COMPUTATION(huart);
 8006952:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006956:	d00b      	beq.n	8006970 <HAL_UART_Receive+0x1a0>
 8006958:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
 800695c:	e767      	b.n	800682e <HAL_UART_Receive+0x5e>
      pdata16bits = NULL;
 800695e:	46b9      	mov	r9, r7
 8006960:	27ff      	movs	r7, #255	; 0xff
 8006962:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006966:	e764      	b.n	8006832 <HAL_UART_Receive+0x62>
    UART_MASK_COMPUTATION(huart);
 8006968:	27ff      	movs	r7, #255	; 0xff
 800696a:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
 800696e:	e75e      	b.n	800682e <HAL_UART_Receive+0x5e>
 8006970:	692b      	ldr	r3, [r5, #16]
 8006972:	2b00      	cmp	r3, #0
 8006974:	f43f af58 	beq.w	8006828 <HAL_UART_Receive+0x58>
 8006978:	273f      	movs	r7, #63	; 0x3f
 800697a:	f8a5 705c 	strh.w	r7, [r5, #92]	; 0x5c
 800697e:	e756      	b.n	800682e <HAL_UART_Receive+0x5e>

08006980 <UART_SetConfig>:
{
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8006984:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006986:	6883      	ldr	r3, [r0, #8]
 8006988:	6900      	ldr	r0, [r0, #16]
 800698a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800698c:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800698e:	4303      	orrs	r3, r0
 8006990:	430b      	orrs	r3, r1
 8006992:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006994:	4977      	ldr	r1, [pc, #476]	; (8006b74 <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006996:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006998:	4029      	ands	r1, r5
 800699a:	430b      	orrs	r3, r1
 800699c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800699e:	6853      	ldr	r3, [r2, #4]
 80069a0:	68e1      	ldr	r1, [r4, #12]
 80069a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80069a6:	430b      	orrs	r3, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069a8:	4973      	ldr	r1, [pc, #460]	; (8006b78 <UART_SetConfig+0x1f8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069aa:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069ac:	428a      	cmp	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069ae:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069b0:	6891      	ldr	r1, [r2, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069b2:	d031      	beq.n	8006a18 <UART_SetConfig+0x98>
    tmpreg |= huart->Init.OneBitSampling;
 80069b4:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069b6:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80069ba:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069bc:	430b      	orrs	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069be:	496f      	ldr	r1, [pc, #444]	; (8006b7c <UART_SetConfig+0x1fc>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069c0:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069c2:	428a      	cmp	r2, r1
 80069c4:	d007      	beq.n	80069d6 <UART_SetConfig+0x56>
 80069c6:	4b6e      	ldr	r3, [pc, #440]	; (8006b80 <UART_SetConfig+0x200>)
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d061      	beq.n	8006a90 <UART_SetConfig+0x110>
        ret = HAL_ERROR;
 80069cc:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80069ce:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 80069d0:	e9c4 2219 	strd	r2, r2, [r4, #100]	; 0x64
}
 80069d4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069d6:	4b6b      	ldr	r3, [pc, #428]	; (8006b84 <UART_SetConfig+0x204>)
 80069d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069dc:	f003 0303 	and.w	r3, r3, #3
 80069e0:	3b01      	subs	r3, #1
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d976      	bls.n	8006ad4 <UART_SetConfig+0x154>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80069ea:	f000 80bb 	beq.w	8006b64 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK2Freq();
 80069ee:	f7fe fd43 	bl	8005478 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80069f2:	b330      	cbz	r0, 8006a42 <UART_SetConfig+0xc2>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069f4:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069f6:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069fa:	eb00 0052 	add.w	r0, r0, r2, lsr #1
 80069fe:	fbb0 f2f2 	udiv	r2, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a02:	f1a2 0110 	sub.w	r1, r2, #16
 8006a06:	4299      	cmp	r1, r3
 8006a08:	d8e0      	bhi.n	80069cc <UART_SetConfig+0x4c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8006a0e:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8006a10:	e9c4 2219 	strd	r2, r2, [r4, #100]	; 0x64
 8006a14:	2000      	movs	r0, #0
}
 8006a16:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a18:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8006a1c:	430b      	orrs	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a1e:	4859      	ldr	r0, [pc, #356]	; (8006b84 <UART_SetConfig+0x204>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a20:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a22:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8006a26:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a2e:	d075      	beq.n	8006b1c <UART_SetConfig+0x19c>
 8006a30:	d80c      	bhi.n	8006a4c <UART_SetConfig+0xcc>
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d051      	beq.n	8006ada <UART_SetConfig+0x15a>
 8006a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3a:	d1c7      	bne.n	80069cc <UART_SetConfig+0x4c>
        pclk = HAL_RCC_GetSysClockFreq();
 8006a3c:	f7fe f906 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006a40:	b948      	cbnz	r0, 8006a56 <UART_SetConfig+0xd6>
  huart->RxISR = NULL;
 8006a42:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8006a44:	e9c4 2219 	strd	r2, r2, [r4, #100]	; 0x64
 8006a48:	2000      	movs	r0, #0
}
 8006a4a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a50:	d1bc      	bne.n	80069cc <UART_SetConfig+0x4c>
        pclk = (uint32_t) LSE_VALUE;
 8006a52:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a56:	6862      	ldr	r2, [r4, #4]
 8006a58:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8006a5c:	4283      	cmp	r3, r0
 8006a5e:	d8b5      	bhi.n	80069cc <UART_SetConfig+0x4c>
 8006a60:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8006a64:	d8b2      	bhi.n	80069cc <UART_SetConfig+0x4c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a66:	2500      	movs	r5, #0
 8006a68:	0853      	lsrs	r3, r2, #1
 8006a6a:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8006a6e:	4629      	mov	r1, r5
 8006a70:	fbe0 310c 	umlal	r3, r1, r0, ip
 8006a74:	4618      	mov	r0, r3
 8006a76:	462b      	mov	r3, r5
 8006a78:	f7fa f906 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a7c:	4a42      	ldr	r2, [pc, #264]	; (8006b88 <UART_SetConfig+0x208>)
 8006a7e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8006a82:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a84:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a86:	d8a1      	bhi.n	80069cc <UART_SetConfig+0x4c>
          huart->Instance->BRR = usartdiv;
 8006a88:	6822      	ldr	r2, [r4, #0]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	60d3      	str	r3, [r2, #12]
 8006a8e:	e79e      	b.n	80069ce <UART_SetConfig+0x4e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a90:	4b3c      	ldr	r3, [pc, #240]	; (8006b84 <UART_SetConfig+0x204>)
 8006a92:	4a3e      	ldr	r2, [pc, #248]	; (8006b8c <UART_SetConfig+0x20c>)
 8006a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a98:	f003 030c 	and.w	r3, r3, #12
 8006a9c:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a9e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006aa2:	d01d      	beq.n	8006ae0 <UART_SetConfig+0x160>
    switch (clocksource)
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	d891      	bhi.n	80069cc <UART_SetConfig+0x4c>
 8006aa8:	a201      	add	r2, pc, #4	; (adr r2, 8006ab0 <UART_SetConfig+0x130>)
 8006aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aae:	bf00      	nop
 8006ab0:	08006b17 	.word	0x08006b17
 8006ab4:	080069ef 	.word	0x080069ef
 8006ab8:	08006b21 	.word	0x08006b21
 8006abc:	080069cd 	.word	0x080069cd
 8006ac0:	08006b11 	.word	0x08006b11
 8006ac4:	080069cd 	.word	0x080069cd
 8006ac8:	080069cd 	.word	0x080069cd
 8006acc:	080069cd 	.word	0x080069cd
 8006ad0:	08006b25 	.word	0x08006b25
 8006ad4:	4a2e      	ldr	r2, [pc, #184]	; (8006b90 <UART_SetConfig+0x210>)
 8006ad6:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ad8:	e7e1      	b.n	8006a9e <UART_SetConfig+0x11e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ada:	f7fe fcbb 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
        break;
 8006ade:	e7af      	b.n	8006a40 <UART_SetConfig+0xc0>
    switch (clocksource)
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	f63f af73 	bhi.w	80069cc <UART_SetConfig+0x4c>
 8006ae6:	a201      	add	r2, pc, #4	; (adr r2, 8006aec <UART_SetConfig+0x16c>)
 8006ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aec:	08006b2b 	.word	0x08006b2b
 8006af0:	08006b65 	.word	0x08006b65
 8006af4:	08006b6b 	.word	0x08006b6b
 8006af8:	080069cd 	.word	0x080069cd
 8006afc:	08006b5f 	.word	0x08006b5f
 8006b00:	080069cd 	.word	0x080069cd
 8006b04:	080069cd 	.word	0x080069cd
 8006b08:	080069cd 	.word	0x080069cd
 8006b0c:	08006b6f 	.word	0x08006b6f
        pclk = HAL_RCC_GetSysClockFreq();
 8006b10:	f7fe f89c 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
        break;
 8006b14:	e76d      	b.n	80069f2 <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b16:	f7fe fc9d 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
        break;
 8006b1a:	e76a      	b.n	80069f2 <UART_SetConfig+0x72>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b1c:	481d      	ldr	r0, [pc, #116]	; (8006b94 <UART_SetConfig+0x214>)
 8006b1e:	e79a      	b.n	8006a56 <UART_SetConfig+0xd6>
        pclk = (uint32_t) HSI_VALUE;
 8006b20:	481c      	ldr	r0, [pc, #112]	; (8006b94 <UART_SetConfig+0x214>)
 8006b22:	e767      	b.n	80069f4 <UART_SetConfig+0x74>
    switch (clocksource)
 8006b24:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006b28:	e764      	b.n	80069f4 <UART_SetConfig+0x74>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b2a:	f7fe fc93 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d087      	beq.n	8006a42 <UART_SetConfig+0xc2>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b32:	0043      	lsls	r3, r0, #1
 8006b34:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b36:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b3a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8006b3e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b42:	f1a3 0210 	sub.w	r2, r3, #16
 8006b46:	428a      	cmp	r2, r1
 8006b48:	f63f af40 	bhi.w	80069cc <UART_SetConfig+0x4c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b4c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006b50:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b52:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b54:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60cb      	str	r3, [r1, #12]
 8006b5c:	e771      	b.n	8006a42 <UART_SetConfig+0xc2>
        pclk = HAL_RCC_GetSysClockFreq();
 8006b5e:	f7fe f875 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
        break;
 8006b62:	e7e4      	b.n	8006b2e <UART_SetConfig+0x1ae>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b64:	f7fe fc88 	bl	8005478 <HAL_RCC_GetPCLK2Freq>
        break;
 8006b68:	e7e1      	b.n	8006b2e <UART_SetConfig+0x1ae>
    switch (clocksource)
 8006b6a:	4b0b      	ldr	r3, [pc, #44]	; (8006b98 <UART_SetConfig+0x218>)
 8006b6c:	e7e2      	b.n	8006b34 <UART_SetConfig+0x1b4>
 8006b6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b72:	e7df      	b.n	8006b34 <UART_SetConfig+0x1b4>
 8006b74:	efff69f3 	.word	0xefff69f3
 8006b78:	40008000 	.word	0x40008000
 8006b7c:	40013800 	.word	0x40013800
 8006b80:	40004400 	.word	0x40004400
 8006b84:	40021000 	.word	0x40021000
 8006b88:	000ffcff 	.word	0x000ffcff
 8006b8c:	0801f044 	.word	0x0801f044
 8006b90:	0801f040 	.word	0x0801f040
 8006b94:	00f42400 	.word	0x00f42400
 8006b98:	01e84800 	.word	0x01e84800

08006b9c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b9c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006b9e:	07da      	lsls	r2, r3, #31
{
 8006ba0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ba2:	d506      	bpl.n	8006bb2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ba4:	6801      	ldr	r1, [r0, #0]
 8006ba6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8006ba8:	684a      	ldr	r2, [r1, #4]
 8006baa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006bae:	4322      	orrs	r2, r4
 8006bb0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bb2:	079c      	lsls	r4, r3, #30
 8006bb4:	d506      	bpl.n	8006bc4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bb6:	6801      	ldr	r1, [r0, #0]
 8006bb8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006bba:	684a      	ldr	r2, [r1, #4]
 8006bbc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006bc0:	4322      	orrs	r2, r4
 8006bc2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bc4:	0759      	lsls	r1, r3, #29
 8006bc6:	d506      	bpl.n	8006bd6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bc8:	6801      	ldr	r1, [r0, #0]
 8006bca:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006bcc:	684a      	ldr	r2, [r1, #4]
 8006bce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006bd2:	4322      	orrs	r2, r4
 8006bd4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006bd6:	071a      	lsls	r2, r3, #28
 8006bd8:	d506      	bpl.n	8006be8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bda:	6801      	ldr	r1, [r0, #0]
 8006bdc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006bde:	684a      	ldr	r2, [r1, #4]
 8006be0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006be4:	4322      	orrs	r2, r4
 8006be6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006be8:	06dc      	lsls	r4, r3, #27
 8006bea:	d506      	bpl.n	8006bfa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bec:	6801      	ldr	r1, [r0, #0]
 8006bee:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8006bf0:	688a      	ldr	r2, [r1, #8]
 8006bf2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bf6:	4322      	orrs	r2, r4
 8006bf8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bfa:	0699      	lsls	r1, r3, #26
 8006bfc:	d506      	bpl.n	8006c0c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bfe:	6801      	ldr	r1, [r0, #0]
 8006c00:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8006c02:	688a      	ldr	r2, [r1, #8]
 8006c04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c08:	4322      	orrs	r2, r4
 8006c0a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c0c:	065a      	lsls	r2, r3, #25
 8006c0e:	d509      	bpl.n	8006c24 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c10:	6801      	ldr	r1, [r0, #0]
 8006c12:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006c14:	684a      	ldr	r2, [r1, #4]
 8006c16:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006c1a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c1c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c20:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c22:	d00b      	beq.n	8006c3c <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c24:	061b      	lsls	r3, r3, #24
 8006c26:	d506      	bpl.n	8006c36 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c28:	6802      	ldr	r2, [r0, #0]
 8006c2a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006c2c:	6853      	ldr	r3, [r2, #4]
 8006c2e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006c32:	430b      	orrs	r3, r1
 8006c34:	6053      	str	r3, [r2, #4]
}
 8006c36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c3a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c3c:	684a      	ldr	r2, [r1, #4]
 8006c3e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006c40:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8006c44:	4322      	orrs	r2, r4
 8006c46:	604a      	str	r2, [r1, #4]
 8006c48:	e7ec      	b.n	8006c24 <UART_AdvFeatureConfig+0x88>
 8006c4a:	bf00      	nop

08006c4c <UART_WaitOnFlagUntilTimeout>:
{
 8006c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c50:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c54:	6804      	ldr	r4, [r0, #0]
{
 8006c56:	4607      	mov	r7, r0
 8006c58:	460e      	mov	r6, r1
 8006c5a:	4615      	mov	r5, r2
 8006c5c:	4699      	mov	r9, r3
 8006c5e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006c62:	d10a      	bne.n	8006c7a <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c64:	69e3      	ldr	r3, [r4, #28]
 8006c66:	ea36 0303 	bics.w	r3, r6, r3
 8006c6a:	bf0c      	ite	eq
 8006c6c:	2301      	moveq	r3, #1
 8006c6e:	2300      	movne	r3, #0
 8006c70:	429d      	cmp	r5, r3
 8006c72:	d0f7      	beq.n	8006c64 <UART_WaitOnFlagUntilTimeout+0x18>
        }
      }
    }
  }
  return HAL_OK;
 8006c74:	2000      	movs	r0, #0
}
 8006c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c7a:	69e3      	ldr	r3, [r4, #28]
 8006c7c:	ea36 0303 	bics.w	r3, r6, r3
 8006c80:	bf0c      	ite	eq
 8006c82:	2301      	moveq	r3, #1
 8006c84:	2300      	movne	r3, #0
 8006c86:	42ab      	cmp	r3, r5
 8006c88:	d1f4      	bne.n	8006c74 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8a:	f7fb fd2b 	bl	80026e4 <HAL_GetTick>
 8006c8e:	eba0 0009 	sub.w	r0, r0, r9
 8006c92:	4540      	cmp	r0, r8
 8006c94:	d831      	bhi.n	8006cfa <UART_WaitOnFlagUntilTimeout+0xae>
 8006c96:	f1b8 0f00 	cmp.w	r8, #0
 8006c9a:	d02e      	beq.n	8006cfa <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c9c:	683c      	ldr	r4, [r7, #0]
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	0759      	lsls	r1, r3, #29
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	d5db      	bpl.n	8006c5e <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ca6:	69e3      	ldr	r3, [r4, #28]
 8006ca8:	051b      	lsls	r3, r3, #20
 8006caa:	d5d8      	bpl.n	8006c5e <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006cb0:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cb6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cba:	e844 3100 	strex	r1, r3, [r4]
 8006cbe:	b139      	cbz	r1, 8006cd0 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc0:	e852 3f00 	ldrex	r3, [r2]
 8006cc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc8:	e842 3100 	strex	r1, r3, [r2]
 8006ccc:	2900      	cmp	r1, #0
 8006cce:	d1f7      	bne.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd0:	f102 0308 	add.w	r3, r2, #8
 8006cd4:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	f102 0008 	add.w	r0, r2, #8
 8006ce0:	e840 3100 	strex	r1, r3, [r0]
 8006ce4:	2900      	cmp	r1, #0
 8006ce6:	d1f3      	bne.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8006ce8:	2320      	movs	r3, #32
 8006cea:	67bb      	str	r3, [r7, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8006cec:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006cf0:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 8006cf2:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cf4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
          return HAL_TIMEOUT;
 8006cf8:	e7bd      	b.n	8006c76 <UART_WaitOnFlagUntilTimeout+0x2a>
 8006cfa:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	e842 3100 	strex	r1, r3, [r2]
 8006d08:	2900      	cmp	r1, #0
 8006d0a:	d1f7      	bne.n	8006cfc <UART_WaitOnFlagUntilTimeout+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	f102 0308 	add.w	r3, r2, #8
 8006d10:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d14:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	f102 0008 	add.w	r0, r2, #8
 8006d1c:	e840 3100 	strex	r1, r3, [r0]
 8006d20:	2900      	cmp	r1, #0
 8006d22:	d1f3      	bne.n	8006d0c <UART_WaitOnFlagUntilTimeout+0xc0>
        huart->gState = HAL_UART_STATE_READY;
 8006d24:	2320      	movs	r3, #32
 8006d26:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8006d28:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006d2c:	67fb      	str	r3, [r7, #124]	; 0x7c
        return HAL_TIMEOUT;
 8006d2e:	2003      	movs	r0, #3
 8006d30:	e7a1      	b.n	8006c76 <UART_WaitOnFlagUntilTimeout+0x2a>
 8006d32:	bf00      	nop

08006d34 <HAL_UART_Transmit>:
{
 8006d34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d38:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8006d3a:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8006d3c:	2820      	cmp	r0, #32
{
 8006d3e:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8006d40:	f040 808b 	bne.w	8006e5a <HAL_UART_Transmit+0x126>
    if ((pData == NULL) || (Size == 0U))
 8006d44:	4689      	mov	r9, r1
 8006d46:	2900      	cmp	r1, #0
 8006d48:	d045      	beq.n	8006dd6 <HAL_UART_Transmit+0xa2>
 8006d4a:	4614      	mov	r4, r2
 8006d4c:	2a00      	cmp	r2, #0
 8006d4e:	d042      	beq.n	8006dd6 <HAL_UART_Transmit+0xa2>
 8006d50:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8006d52:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d07f      	beq.n	8006e5a <HAL_UART_Transmit+0x126>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d60:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d64:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d66:	f8c5 8080 	str.w	r8, [r5, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d6a:	67ab      	str	r3, [r5, #120]	; 0x78
    tickstart = HAL_GetTick();
 8006d6c:	f7fb fcba 	bl	80026e4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d70:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8006d72:	f8a5 4050 	strh.w	r4, [r5, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8006d7a:	f8a5 4052 	strh.w	r4, [r5, #82]	; 0x52
    tickstart = HAL_GetTick();
 8006d7e:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d80:	d06f      	beq.n	8006e62 <HAL_UART_Transmit+0x12e>
    while (huart->TxXferCount > 0U)
 8006d82:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
    __HAL_UNLOCK(huart);
 8006d86:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8006d88:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8006d8a:	f885 2074 	strb.w	r2, [r5, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8006d8e:	b1b3      	cbz	r3, 8006dbe <HAL_UART_Transmit+0x8a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d90:	682c      	ldr	r4, [r5, #0]
 8006d92:	1c71      	adds	r1, r6, #1
 8006d94:	d123      	bne.n	8006dde <HAL_UART_Transmit+0xaa>
 8006d96:	69e2      	ldr	r2, [r4, #28]
 8006d98:	0612      	lsls	r2, r2, #24
 8006d9a:	d5fc      	bpl.n	8006d96 <HAL_UART_Transmit+0x62>
      if (pdata8bits == NULL)
 8006d9c:	f1b9 0f00 	cmp.w	r9, #0
 8006da0:	d056      	beq.n	8006e50 <HAL_UART_Transmit+0x11c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006da2:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006da6:	8523      	strh	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 8006da8:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 8006dac:	3b01      	subs	r3, #1
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006db4:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1e9      	bne.n	8006d92 <HAL_UART_Transmit+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dbe:	9600      	str	r6, [sp, #0]
 8006dc0:	463b      	mov	r3, r7
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	2140      	movs	r1, #64	; 0x40
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	f7ff ff40 	bl	8006c4c <UART_WaitOnFlagUntilTimeout>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d16c      	bne.n	8006eaa <HAL_UART_Transmit+0x176>
    huart->gState = HAL_UART_STATE_READY;
 8006dd0:	2320      	movs	r3, #32
 8006dd2:	67ab      	str	r3, [r5, #120]	; 0x78
    return HAL_OK;
 8006dd4:	e000      	b.n	8006dd8 <HAL_UART_Transmit+0xa4>
      return  HAL_ERROR;
 8006dd6:	2001      	movs	r0, #1
}
 8006dd8:	b003      	add	sp, #12
 8006dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dde:	69e3      	ldr	r3, [r4, #28]
 8006de0:	061b      	lsls	r3, r3, #24
 8006de2:	d4db      	bmi.n	8006d9c <HAL_UART_Transmit+0x68>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006de4:	f7fb fc7e 	bl	80026e4 <HAL_GetTick>
 8006de8:	1bc0      	subs	r0, r0, r7
 8006dea:	4286      	cmp	r6, r0
 8006dec:	d33f      	bcc.n	8006e6e <HAL_UART_Transmit+0x13a>
 8006dee:	2e00      	cmp	r6, #0
 8006df0:	d03d      	beq.n	8006e6e <HAL_UART_Transmit+0x13a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006df2:	682c      	ldr	r4, [r5, #0]
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	0752      	lsls	r2, r2, #29
 8006df8:	4623      	mov	r3, r4
 8006dfa:	d5ca      	bpl.n	8006d92 <HAL_UART_Transmit+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dfc:	69e2      	ldr	r2, [r4, #28]
 8006dfe:	0510      	lsls	r0, r2, #20
 8006e00:	d5c7      	bpl.n	8006d92 <HAL_UART_Transmit+0x5e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e06:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	e844 2100 	strex	r1, r2, [r4]
 8006e14:	b139      	cbz	r1, 8006e26 <HAL_UART_Transmit+0xf2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	e853 2f00 	ldrex	r2, [r3]
 8006e1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	e843 2100 	strex	r1, r2, [r3]
 8006e22:	2900      	cmp	r1, #0
 8006e24:	d1f7      	bne.n	8006e16 <HAL_UART_Transmit+0xe2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e26:	f103 0208 	add.w	r2, r3, #8
 8006e2a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	f103 0008 	add.w	r0, r3, #8
 8006e36:	e840 2100 	strex	r1, r2, [r0]
 8006e3a:	2900      	cmp	r1, #0
 8006e3c:	d1f3      	bne.n	8006e26 <HAL_UART_Transmit+0xf2>
          huart->gState = HAL_UART_STATE_READY;
 8006e3e:	2320      	movs	r3, #32
 8006e40:	67ab      	str	r3, [r5, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8006e42:	f885 1074 	strb.w	r1, [r5, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006e46:	67eb      	str	r3, [r5, #124]	; 0x7c
        return HAL_TIMEOUT;
 8006e48:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e4a:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
          return HAL_TIMEOUT;
 8006e4e:	e7c3      	b.n	8006dd8 <HAL_UART_Transmit+0xa4>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e50:	f838 3b02 	ldrh.w	r3, [r8], #2
 8006e54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e58:	e7a5      	b.n	8006da6 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8006e5a:	2002      	movs	r0, #2
}
 8006e5c:	b003      	add	sp, #12
 8006e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e62:	692b      	ldr	r3, [r5, #16]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d18c      	bne.n	8006d82 <HAL_UART_Transmit+0x4e>
 8006e68:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 8006e6a:	4699      	mov	r9, r3
 8006e6c:	e789      	b.n	8006d82 <HAL_UART_Transmit+0x4e>
 8006e6e:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	e843 2100 	strex	r1, r2, [r3]
 8006e7c:	2900      	cmp	r1, #0
 8006e7e:	d1f7      	bne.n	8006e70 <HAL_UART_Transmit+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e80:	f103 0208 	add.w	r2, r3, #8
 8006e84:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e88:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8c:	f103 0008 	add.w	r0, r3, #8
 8006e90:	e840 2100 	strex	r1, r2, [r0]
 8006e94:	2900      	cmp	r1, #0
 8006e96:	d1f3      	bne.n	8006e80 <HAL_UART_Transmit+0x14c>
        huart->gState = HAL_UART_STATE_READY;
 8006e98:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8006e9a:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8006e9c:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8006e9e:	f885 1074 	strb.w	r1, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006ea2:	67eb      	str	r3, [r5, #124]	; 0x7c
}
 8006ea4:	b003      	add	sp, #12
 8006ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8006eaa:	2003      	movs	r0, #3
 8006eac:	e794      	b.n	8006dd8 <HAL_UART_Transmit+0xa4>
 8006eae:	bf00      	nop

08006eb0 <HAL_UART_Init>:
  if (huart == NULL)
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d062      	beq.n	8006f7a <HAL_UART_Init+0xca>
{
 8006eb4:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8006eb6:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8006eb8:	b082      	sub	sp, #8
 8006eba:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d049      	beq.n	8006f54 <HAL_UART_Init+0xa4>
  __HAL_UART_DISABLE(huart);
 8006ec0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006ec2:	2324      	movs	r3, #36	; 0x24
 8006ec4:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8006ec6:	6813      	ldr	r3, [r2, #0]
 8006ec8:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ecc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8006ece:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ed0:	f7ff fd56 	bl	8006980 <UART_SetConfig>
 8006ed4:	2801      	cmp	r0, #1
 8006ed6:	d03a      	beq.n	8006f4e <HAL_UART_Init+0x9e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ed8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d133      	bne.n	8006f46 <HAL_UART_Init+0x96>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ede:	6823      	ldr	r3, [r4, #0]
 8006ee0:	6859      	ldr	r1, [r3, #4]
 8006ee2:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 8006ee6:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ee8:	6899      	ldr	r1, [r3, #8]
 8006eea:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8006eee:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006ef0:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef2:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8006ef4:	f041 0101 	orr.w	r1, r1, #1
 8006ef8:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006efa:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 8006efe:	f7fb fbf1 	bl	80026e4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8006f08:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f0a:	d40c      	bmi.n	8006f26 <HAL_UART_Init+0x76>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	075b      	lsls	r3, r3, #29
 8006f10:	d425      	bmi.n	8006f5e <HAL_UART_Init+0xae>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f12:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006f14:	2220      	movs	r2, #32
 8006f16:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8006f18:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006f1c:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 8006f1e:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f20:	6623      	str	r3, [r4, #96]	; 0x60
}
 8006f22:	b002      	add	sp, #8
 8006f24:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	462a      	mov	r2, r5
 8006f2e:	4603      	mov	r3, r0
 8006f30:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006f34:	4620      	mov	r0, r4
 8006f36:	f7ff fe89 	bl	8006c4c <UART_WaitOnFlagUntilTimeout>
 8006f3a:	b9e0      	cbnz	r0, 8006f76 <HAL_UART_Init+0xc6>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	075b      	lsls	r3, r3, #29
 8006f42:	d40c      	bmi.n	8006f5e <HAL_UART_Init+0xae>
 8006f44:	e7e5      	b.n	8006f12 <HAL_UART_Init+0x62>
    UART_AdvFeatureConfig(huart);
 8006f46:	4620      	mov	r0, r4
 8006f48:	f7ff fe28 	bl	8006b9c <UART_AdvFeatureConfig>
 8006f4c:	e7c7      	b.n	8006ede <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 8006f4e:	2001      	movs	r0, #1
}
 8006f50:	b002      	add	sp, #8
 8006f52:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8006f54:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8006f58:	f7fb fa9e 	bl	8002498 <HAL_UART_MspInit>
 8006f5c:	e7b0      	b.n	8006ec0 <HAL_UART_Init+0x10>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f5e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f62:	9300      	str	r3, [sp, #0]
 8006f64:	2200      	movs	r2, #0
 8006f66:	4633      	mov	r3, r6
 8006f68:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f7ff fe6d 	bl	8006c4c <UART_WaitOnFlagUntilTimeout>
 8006f72:	2800      	cmp	r0, #0
 8006f74:	d0cd      	beq.n	8006f12 <HAL_UART_Init+0x62>
      return HAL_TIMEOUT;
 8006f76:	2003      	movs	r0, #3
 8006f78:	e7d3      	b.n	8006f22 <HAL_UART_Init+0x72>
    return HAL_ERROR;
 8006f7a:	2001      	movs	r0, #1
}
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop

08006f80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006f80:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006f82:	4903      	ldr	r1, [pc, #12]	; (8006f90 <MX_FATFS_Init+0x10>)
 8006f84:	4803      	ldr	r0, [pc, #12]	; (8006f94 <MX_FATFS_Init+0x14>)
 8006f86:	f002 ff7d 	bl	8009e84 <FATFS_LinkDriver>
 8006f8a:	4b03      	ldr	r3, [pc, #12]	; (8006f98 <MX_FATFS_Init+0x18>)
 8006f8c:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006f8e:	bd08      	pop	{r3, pc}
 8006f90:	2000d398 	.word	0x2000d398
 8006f94:	2000002c 	.word	0x2000002c
 8006f98:	2000d39c 	.word	0x2000d39c

08006f9c <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	4770      	bx	lr

08006fa0 <USER_initialize>:
{
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;

    return USER_SPI_initialize(pdrv);
 8006fa0:	f000 ba04 	b.w	80073ac <USER_SPI_initialize>

08006fa4 <USER_status>:
)
{
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
    return USER_SPI_status(pdrv);
 8006fa4:	f000 bb1e 	b.w	80075e4 <USER_SPI_status>

08006fa8 <USER_read>:
	UINT count      /* Number of sectors to read */
)
{
  /* USER CODE BEGIN READ */
//    return RES_OK;
    return USER_SPI_read(pdrv, buff, sector, count);
 8006fa8:	f000 bb26 	b.w	80075f8 <USER_SPI_read>

08006fac <USER_write>:
)
{
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
    return USER_SPI_write(pdrv, buff, sector, count);
 8006fac:	f000 bb7e 	b.w	80076ac <USER_SPI_write>

08006fb0 <USER_ioctl>:
)
{
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006fb0:	f000 bc7a 	b.w	80078a8 <USER_SPI_ioctl>

08006fb4 <xmit_datablock.part.0>:
/* Send a data packet to the MMC                                         */
/*-----------------------------------------------------------------------*/

#if _USE_WRITE
static
int xmit_datablock (    /* 1:OK, 0:Failed */
 8006fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006fb6:	4f21      	ldr	r7, [pc, #132]	; (800703c <xmit_datablock.part.0+0x88>)
int xmit_datablock (    /* 1:OK, 0:Failed */
 8006fb8:	b085      	sub	sp, #20
 8006fba:	1e44      	subs	r4, r0, #1
 8006fbc:	f200 15ff 	addw	r5, r0, #511	; 0x1ff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006fc0:	2632      	movs	r6, #50	; 0x32
        xchg_spi(*(buff+i));
 8006fc2:	f814 cf01 	ldrb.w	ip, [r4, #1]!
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006fc6:	9600      	str	r6, [sp, #0]
 8006fc8:	2301      	movs	r3, #1
 8006fca:	f10d 020f 	add.w	r2, sp, #15
 8006fce:	f10d 010e 	add.w	r1, sp, #14
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	f88d c00e 	strb.w	ip, [sp, #14]
 8006fd8:	f7fe ff36 	bl	8005e48 <HAL_SPI_TransmitReceive>
    for(UINT i=0; i<btx; i++) {
 8006fdc:	42ac      	cmp	r4, r5
 8006fde:	d1f0      	bne.n	8006fc2 <xmit_datablock.part.0+0xe>
    if (!wait_ready(500)) return 0;     /* Wait for card ready */

    xchg_spi(token);                    /* Send token */
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
        xmit_spi_multi(buff, 512);      /* Data */
        xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 8006fe0:	24ff      	movs	r4, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006fe2:	f10d 020f 	add.w	r2, sp, #15
 8006fe6:	f10d 010e 	add.w	r1, sp, #14
 8006fea:	2301      	movs	r3, #1
 8006fec:	9600      	str	r6, [sp, #0]
 8006fee:	4813      	ldr	r0, [pc, #76]	; (800703c <xmit_datablock.part.0+0x88>)
 8006ff0:	f88d 400e 	strb.w	r4, [sp, #14]
 8006ff4:	f7fe ff28 	bl	8005e48 <HAL_SPI_TransmitReceive>
 8006ff8:	f10d 020f 	add.w	r2, sp, #15
 8006ffc:	f10d 010e 	add.w	r1, sp, #14
 8007000:	2301      	movs	r3, #1
 8007002:	9600      	str	r6, [sp, #0]
 8007004:	480d      	ldr	r0, [pc, #52]	; (800703c <xmit_datablock.part.0+0x88>)
 8007006:	f88d 400e 	strb.w	r4, [sp, #14]
 800700a:	f7fe ff1d 	bl	8005e48 <HAL_SPI_TransmitReceive>
 800700e:	9600      	str	r6, [sp, #0]
 8007010:	2301      	movs	r3, #1
 8007012:	f10d 020f 	add.w	r2, sp, #15
 8007016:	f10d 010e 	add.w	r1, sp, #14
 800701a:	4808      	ldr	r0, [pc, #32]	; (800703c <xmit_datablock.part.0+0x88>)
 800701c:	f88d 400e 	strb.w	r4, [sp, #14]
 8007020:	f7fe ff12 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007024:	f89d 000f 	ldrb.w	r0, [sp, #15]

        resp = xchg_spi(0xFF);              /* Receive data resp */
        if ((resp & 0x1F) != 0x05) return 0;    /* Function fails if the data packet was not accepted */
 8007028:	f000 001f 	and.w	r0, r0, #31
    }
    return 1;
}
 800702c:	f1a0 0005 	sub.w	r0, r0, #5
 8007030:	fab0 f080 	clz	r0, r0
 8007034:	0940      	lsrs	r0, r0, #5
 8007036:	b005      	add	sp, #20
 8007038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800703a:	bf00      	nop
 800703c:	20001360 	.word	0x20001360

08007040 <rcvr_datablock.constprop.0>:
int rcvr_datablock (    /* 1:OK, 0:Error */
 8007040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007044:	b085      	sub	sp, #20
 8007046:	4681      	mov	r9, r0
    spiTimerTickStart = HAL_GetTick();
 8007048:	f7fb fb4c 	bl	80026e4 <HAL_GetTick>
 800704c:	4d2b      	ldr	r5, [pc, #172]	; (80070fc <rcvr_datablock.constprop.0+0xbc>)
    spiTimerTickDelay = waitTicks;
 800704e:	4c2c      	ldr	r4, [pc, #176]	; (8007100 <rcvr_datablock.constprop.0+0xc0>)
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007050:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8007104 <rcvr_datablock.constprop.0+0xc4>
    spiTimerTickStart = HAL_GetTick();
 8007054:	6028      	str	r0, [r5, #0]
    spiTimerTickDelay = waitTicks;
 8007056:	23c8      	movs	r3, #200	; 0xc8
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	27ff      	movs	r7, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800705c:	2632      	movs	r6, #50	; 0x32
}
 800705e:	e006      	b.n	800706e <rcvr_datablock.constprop.0+0x2e>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007060:	f7fb fb40 	bl	80026e4 <HAL_GetTick>
 8007064:	682a      	ldr	r2, [r5, #0]
    } while ((token == 0xFF) && SPI_Timer_Status());
 8007066:	6823      	ldr	r3, [r4, #0]
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007068:	1a80      	subs	r0, r0, r2
    } while ((token == 0xFF) && SPI_Timer_Status());
 800706a:	4298      	cmp	r0, r3
 800706c:	d242      	bcs.n	80070f4 <rcvr_datablock.constprop.0+0xb4>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800706e:	2301      	movs	r3, #1
 8007070:	f10d 020f 	add.w	r2, sp, #15
 8007074:	f10d 010e 	add.w	r1, sp, #14
 8007078:	9600      	str	r6, [sp, #0]
 800707a:	4640      	mov	r0, r8
 800707c:	f88d 700e 	strb.w	r7, [sp, #14]
 8007080:	f7fe fee2 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007084:	f89d 300f 	ldrb.w	r3, [sp, #15]
    } while ((token == 0xFF) && SPI_Timer_Status());
 8007088:	2bff      	cmp	r3, #255	; 0xff
 800708a:	d0e9      	beq.n	8007060 <rcvr_datablock.constprop.0+0x20>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 800708c:	2bfe      	cmp	r3, #254	; 0xfe
 800708e:	d131      	bne.n	80070f4 <rcvr_datablock.constprop.0+0xb4>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007090:	4f1c      	ldr	r7, [pc, #112]	; (8007104 <rcvr_datablock.constprop.0+0xc4>)
 8007092:	f109 34ff 	add.w	r4, r9, #4294967295
 8007096:	25ff      	movs	r5, #255	; 0xff
 8007098:	f209 19ff 	addw	r9, r9, #511	; 0x1ff
 800709c:	2632      	movs	r6, #50	; 0x32
 800709e:	2301      	movs	r3, #1
 80070a0:	9600      	str	r6, [sp, #0]
 80070a2:	f10d 020f 	add.w	r2, sp, #15
 80070a6:	f10d 010e 	add.w	r1, sp, #14
 80070aa:	4638      	mov	r0, r7
 80070ac:	f88d 500e 	strb.w	r5, [sp, #14]
 80070b0:	f7fe feca 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 80070b4:	f89d 300f 	ldrb.w	r3, [sp, #15]
        *(buff+i) = xchg_spi(0xFF);
 80070b8:	f804 3f01 	strb.w	r3, [r4, #1]!
    for(UINT i=0; i<btr; i++) {
 80070bc:	454c      	cmp	r4, r9
 80070be:	d1ee      	bne.n	800709e <rcvr_datablock.constprop.0+0x5e>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80070c0:	f10d 020f 	add.w	r2, sp, #15
 80070c4:	f10d 010e 	add.w	r1, sp, #14
 80070c8:	2301      	movs	r3, #1
 80070ca:	9600      	str	r6, [sp, #0]
 80070cc:	480d      	ldr	r0, [pc, #52]	; (8007104 <rcvr_datablock.constprop.0+0xc4>)
 80070ce:	f88d 500e 	strb.w	r5, [sp, #14]
 80070d2:	f7fe feb9 	bl	8005e48 <HAL_SPI_TransmitReceive>
 80070d6:	9600      	str	r6, [sp, #0]
 80070d8:	2301      	movs	r3, #1
 80070da:	f10d 020f 	add.w	r2, sp, #15
 80070de:	f10d 010e 	add.w	r1, sp, #14
 80070e2:	4808      	ldr	r0, [pc, #32]	; (8007104 <rcvr_datablock.constprop.0+0xc4>)
 80070e4:	f88d 500e 	strb.w	r5, [sp, #14]
 80070e8:	f7fe feae 	bl	8005e48 <HAL_SPI_TransmitReceive>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 80070ec:	2001      	movs	r0, #1
}
 80070ee:	b005      	add	sp, #20
 80070f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 80070f4:	2000      	movs	r0, #0
}
 80070f6:	b005      	add	sp, #20
 80070f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070fc:	2000d3a4 	.word	0x2000d3a4
 8007100:	2000d3a0 	.word	0x2000d3a0
 8007104:	20001360 	.word	0x20001360

08007108 <rcvr_datablock>:
{
 8007108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	4681      	mov	r9, r0
 8007110:	468a      	mov	sl, r1
    spiTimerTickStart = HAL_GetTick();
 8007112:	f7fb fae7 	bl	80026e4 <HAL_GetTick>
 8007116:	4d2c      	ldr	r5, [pc, #176]	; (80071c8 <rcvr_datablock+0xc0>)
    spiTimerTickDelay = waitTicks;
 8007118:	4c2c      	ldr	r4, [pc, #176]	; (80071cc <rcvr_datablock+0xc4>)
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800711a:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80071d0 <rcvr_datablock+0xc8>
    spiTimerTickStart = HAL_GetTick();
 800711e:	6028      	str	r0, [r5, #0]
    spiTimerTickDelay = waitTicks;
 8007120:	23c8      	movs	r3, #200	; 0xc8
 8007122:	6023      	str	r3, [r4, #0]
 8007124:	27ff      	movs	r7, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007126:	2632      	movs	r6, #50	; 0x32
}
 8007128:	e006      	b.n	8007138 <rcvr_datablock+0x30>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800712a:	f7fb fadb 	bl	80026e4 <HAL_GetTick>
 800712e:	682a      	ldr	r2, [r5, #0]
    } while ((token == 0xFF) && SPI_Timer_Status());
 8007130:	6823      	ldr	r3, [r4, #0]
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007132:	1a80      	subs	r0, r0, r2
    } while ((token == 0xFF) && SPI_Timer_Status());
 8007134:	4298      	cmp	r0, r3
 8007136:	d243      	bcs.n	80071c0 <rcvr_datablock+0xb8>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007138:	2301      	movs	r3, #1
 800713a:	f10d 020f 	add.w	r2, sp, #15
 800713e:	f10d 010e 	add.w	r1, sp, #14
 8007142:	9600      	str	r6, [sp, #0]
 8007144:	4640      	mov	r0, r8
 8007146:	f88d 700e 	strb.w	r7, [sp, #14]
 800714a:	f7fe fe7d 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800714e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    } while ((token == 0xFF) && SPI_Timer_Status());
 8007152:	2bff      	cmp	r3, #255	; 0xff
 8007154:	d0e9      	beq.n	800712a <rcvr_datablock+0x22>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 8007156:	2bfe      	cmp	r3, #254	; 0xfe
 8007158:	d132      	bne.n	80071c0 <rcvr_datablock+0xb8>
 800715a:	f10a 3aff 	add.w	sl, sl, #4294967295
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800715e:	4f1c      	ldr	r7, [pc, #112]	; (80071d0 <rcvr_datablock+0xc8>)
 8007160:	f109 34ff 	add.w	r4, r9, #4294967295
 8007164:	25ff      	movs	r5, #255	; 0xff
 8007166:	44d1      	add	r9, sl
 8007168:	2632      	movs	r6, #50	; 0x32
 800716a:	2301      	movs	r3, #1
 800716c:	9600      	str	r6, [sp, #0]
 800716e:	f10d 020f 	add.w	r2, sp, #15
 8007172:	f10d 010e 	add.w	r1, sp, #14
 8007176:	4638      	mov	r0, r7
 8007178:	f88d 500e 	strb.w	r5, [sp, #14]
 800717c:	f7fe fe64 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007180:	f89d 300f 	ldrb.w	r3, [sp, #15]
        *(buff+i) = xchg_spi(0xFF);
 8007184:	f804 3f01 	strb.w	r3, [r4, #1]!
    for(UINT i=0; i<btr; i++) {
 8007188:	45a1      	cmp	r9, r4
 800718a:	d1ee      	bne.n	800716a <rcvr_datablock+0x62>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800718c:	f10d 020f 	add.w	r2, sp, #15
 8007190:	f10d 010e 	add.w	r1, sp, #14
 8007194:	2301      	movs	r3, #1
 8007196:	9600      	str	r6, [sp, #0]
 8007198:	480d      	ldr	r0, [pc, #52]	; (80071d0 <rcvr_datablock+0xc8>)
 800719a:	f88d 500e 	strb.w	r5, [sp, #14]
 800719e:	f7fe fe53 	bl	8005e48 <HAL_SPI_TransmitReceive>
 80071a2:	9600      	str	r6, [sp, #0]
 80071a4:	2301      	movs	r3, #1
 80071a6:	f10d 020f 	add.w	r2, sp, #15
 80071aa:	f10d 010e 	add.w	r1, sp, #14
 80071ae:	4808      	ldr	r0, [pc, #32]	; (80071d0 <rcvr_datablock+0xc8>)
 80071b0:	f88d 500e 	strb.w	r5, [sp, #14]
 80071b4:	f7fe fe48 	bl	8005e48 <HAL_SPI_TransmitReceive>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 80071b8:	2001      	movs	r0, #1
}
 80071ba:	b004      	add	sp, #16
 80071bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 80071c0:	2000      	movs	r0, #0
}
 80071c2:	b004      	add	sp, #16
 80071c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c8:	2000d3a4 	.word	0x2000d3a4
 80071cc:	2000d3a0 	.word	0x2000d3a0
 80071d0:	20001360 	.word	0x20001360

080071d4 <send_cmd>:
static
BYTE send_cmd (     /* Return value: R1 resp (bit7==1:Failed to send) */
    BYTE cmd,       /* Command index */
    DWORD arg       /* Argument */
)
{
 80071d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    BYTE n, res;


    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 80071d8:	0603      	lsls	r3, r0, #24
{
 80071da:	b085      	sub	sp, #20
 80071dc:	4680      	mov	r8, r0
 80071de:	468b      	mov	fp, r1
    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 80071e0:	f100 80c0 	bmi.w	8007364 <send_cmd+0x190>
        res = send_cmd(CMD55, 0);
        if (res > 1) return res;
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 80071e4:	f1b8 0f0c 	cmp.w	r8, #12
 80071e8:	f000 80a4 	beq.w	8007334 <send_cmd+0x160>
    CS_HIGH();      /* Set CS# high */
 80071ec:	2201      	movs	r2, #1
 80071ee:	2180      	movs	r1, #128	; 0x80
 80071f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80071f4:	f10d 060f 	add.w	r6, sp, #15
 80071f8:	f10d 050e 	add.w	r5, sp, #14
 80071fc:	2732      	movs	r7, #50	; 0x32
    CS_HIGH();      /* Set CS# high */
 80071fe:	f7fc fc45 	bl	8003a8c <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007202:	24ff      	movs	r4, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007204:	2301      	movs	r3, #1
 8007206:	4632      	mov	r2, r6
 8007208:	4629      	mov	r1, r5
 800720a:	4867      	ldr	r0, [pc, #412]	; (80073a8 <send_cmd+0x1d4>)
 800720c:	9700      	str	r7, [sp, #0]
 800720e:	f88d 400e 	strb.w	r4, [sp, #14]
 8007212:	f7fe fe19 	bl	8005e48 <HAL_SPI_TransmitReceive>
    CS_LOW();       /* Set CS# low */
 8007216:	2200      	movs	r2, #0
 8007218:	2180      	movs	r1, #128	; 0x80
 800721a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800721e:	f7fc fc35 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007222:	2301      	movs	r3, #1
 8007224:	4632      	mov	r2, r6
 8007226:	4629      	mov	r1, r5
 8007228:	485f      	ldr	r0, [pc, #380]	; (80073a8 <send_cmd+0x1d4>)
 800722a:	9700      	str	r7, [sp, #0]
 800722c:	f88d 400e 	strb.w	r4, [sp, #14]
 8007230:	f7fe fe0a 	bl	8005e48 <HAL_SPI_TransmitReceive>
    waitSpiTimerTickStart = HAL_GetTick();
 8007234:	f7fb fa56 	bl	80026e4 <HAL_GetTick>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007238:	f8df a16c 	ldr.w	sl, [pc, #364]	; 80073a8 <send_cmd+0x1d4>
    waitSpiTimerTickStart = HAL_GetTick();
 800723c:	4681      	mov	r9, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 800723e:	e006      	b.n	800724e <send_cmd+0x7a>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007240:	f7fb fa50 	bl	80026e4 <HAL_GetTick>
 8007244:	eba0 0009 	sub.w	r0, r0, r9
 8007248:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800724c:	d277      	bcs.n	800733e <send_cmd+0x16a>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800724e:	2301      	movs	r3, #1
 8007250:	4632      	mov	r2, r6
 8007252:	4629      	mov	r1, r5
 8007254:	9700      	str	r7, [sp, #0]
 8007256:	4650      	mov	r0, sl
 8007258:	f88d 400e 	strb.w	r4, [sp, #14]
 800725c:	f7fe fdf4 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007260:	f89d 300f 	ldrb.w	r3, [sp, #15]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007264:	2bff      	cmp	r3, #255	; 0xff
 8007266:	d1eb      	bne.n	8007240 <send_cmd+0x6c>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007268:	2432      	movs	r4, #50	; 0x32
        despiselect();
        if (!spiselect()) return 0xFF;
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);               /* Start + command index */
 800726a:	f048 0340 	orr.w	r3, r8, #64	; 0x40
 800726e:	f88d 300e 	strb.w	r3, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007272:	4632      	mov	r2, r6
 8007274:	2301      	movs	r3, #1
 8007276:	4629      	mov	r1, r5
 8007278:	484b      	ldr	r0, [pc, #300]	; (80073a8 <send_cmd+0x1d4>)
 800727a:	9400      	str	r4, [sp, #0]
 800727c:	f7fe fde4 	bl	8005e48 <HAL_SPI_TransmitReceive>
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 8007280:	ea4f 671b 	mov.w	r7, fp, lsr #24
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007284:	2301      	movs	r3, #1
 8007286:	4632      	mov	r2, r6
 8007288:	4629      	mov	r1, r5
 800728a:	4847      	ldr	r0, [pc, #284]	; (80073a8 <send_cmd+0x1d4>)
 800728c:	9400      	str	r4, [sp, #0]
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 800728e:	f88d 700e 	strb.w	r7, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007292:	f7fe fdd9 	bl	8005e48 <HAL_SPI_TransmitReceive>
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 8007296:	ea4f 471b 	mov.w	r7, fp, lsr #16
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800729a:	2301      	movs	r3, #1
 800729c:	4632      	mov	r2, r6
 800729e:	4629      	mov	r1, r5
 80072a0:	4841      	ldr	r0, [pc, #260]	; (80073a8 <send_cmd+0x1d4>)
 80072a2:	9400      	str	r4, [sp, #0]
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 80072a4:	f88d 700e 	strb.w	r7, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072a8:	f7fe fdce 	bl	8005e48 <HAL_SPI_TransmitReceive>
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 80072ac:	ea4f 271b 	mov.w	r7, fp, lsr #8
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072b0:	2301      	movs	r3, #1
 80072b2:	4632      	mov	r2, r6
 80072b4:	4629      	mov	r1, r5
 80072b6:	483c      	ldr	r0, [pc, #240]	; (80073a8 <send_cmd+0x1d4>)
 80072b8:	9400      	str	r4, [sp, #0]
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 80072ba:	f88d 700e 	strb.w	r7, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072be:	f7fe fdc3 	bl	8005e48 <HAL_SPI_TransmitReceive>
 80072c2:	4839      	ldr	r0, [pc, #228]	; (80073a8 <send_cmd+0x1d4>)
 80072c4:	9400      	str	r4, [sp, #0]
 80072c6:	2301      	movs	r3, #1
 80072c8:	4632      	mov	r2, r6
 80072ca:	4629      	mov	r1, r5
    xchg_spi((BYTE)arg);                /* Argument[7..0] */
 80072cc:	f88d b00e 	strb.w	fp, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072d0:	f7fe fdba 	bl	8005e48 <HAL_SPI_TransmitReceive>
    n = 0x01;                           /* Dummy CRC + Stop */
    if (cmd == CMD0) n = 0x95;          /* Valid CRC for CMD0(0) */
 80072d4:	f1b8 0f00 	cmp.w	r8, #0
 80072d8:	d02a      	beq.n	8007330 <send_cmd+0x15c>
    if (cmd == CMD8) n = 0x87;          /* Valid CRC for CMD8(0x1AA) */
 80072da:	f1b8 0f08 	cmp.w	r8, #8
 80072de:	d14a      	bne.n	8007376 <send_cmd+0x1a2>
    xchg_spi(n);
 80072e0:	2187      	movs	r1, #135	; 0x87
 80072e2:	f88d 100e 	strb.w	r1, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072e6:	4830      	ldr	r0, [pc, #192]	; (80073a8 <send_cmd+0x1d4>)
 80072e8:	9400      	str	r4, [sp, #0]
 80072ea:	2301      	movs	r3, #1
 80072ec:	4632      	mov	r2, r6
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7fe fdaa 	bl	8005e48 <HAL_SPI_TransmitReceive>
 80072f4:	4f2c      	ldr	r7, [pc, #176]	; (80073a8 <send_cmd+0x1d4>)
{
 80072f6:	240a      	movs	r4, #10
 80072f8:	f04f 09ff 	mov.w	r9, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80072fc:	f04f 0832 	mov.w	r8, #50	; 0x32
 8007300:	2301      	movs	r3, #1
 8007302:	4632      	mov	r2, r6
 8007304:	f8cd 8000 	str.w	r8, [sp]
 8007308:	4629      	mov	r1, r5
 800730a:	4638      	mov	r0, r7
 800730c:	f88d 900e 	strb.w	r9, [sp, #14]
 8007310:	f7fe fd9a 	bl	8005e48 <HAL_SPI_TransmitReceive>
    /* Receive command resp */
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
    n = 10;                             /* Wait for response (10 bytes max) */
    do {
        res = xchg_spi(0xFF);
    } while ((res & 0x80) && --n);
 8007314:	f99d 200f 	ldrsb.w	r2, [sp, #15]
    return rxDat;
 8007318:	f89d 000f 	ldrb.w	r0, [sp, #15]
    } while ((res & 0x80) && --n);
 800731c:	2a00      	cmp	r2, #0
 800731e:	f104 33ff 	add.w	r3, r4, #4294967295
 8007322:	da02      	bge.n	800732a <send_cmd+0x156>
 8007324:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8007328:	d1ea      	bne.n	8007300 <send_cmd+0x12c>

    return res;                         /* Return received response */
}
 800732a:	b005      	add	sp, #20
 800732c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    xchg_spi(n);
 8007330:	2195      	movs	r1, #149	; 0x95
 8007332:	e7d6      	b.n	80072e2 <send_cmd+0x10e>
 8007334:	f10d 060f 	add.w	r6, sp, #15
 8007338:	f10d 050e 	add.w	r5, sp, #14
 800733c:	e794      	b.n	8007268 <send_cmd+0x94>
    CS_HIGH();      /* Set CS# high */
 800733e:	2201      	movs	r2, #1
 8007340:	2180      	movs	r1, #128	; 0x80
 8007342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007346:	f7fc fba1 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800734a:	9700      	str	r7, [sp, #0]
 800734c:	2301      	movs	r3, #1
 800734e:	4632      	mov	r2, r6
 8007350:	4629      	mov	r1, r5
 8007352:	4815      	ldr	r0, [pc, #84]	; (80073a8 <send_cmd+0x1d4>)
 8007354:	f88d 400e 	strb.w	r4, [sp, #14]
 8007358:	f7fe fd76 	bl	8005e48 <HAL_SPI_TransmitReceive>
        if (!spiselect()) return 0xFF;
 800735c:	20ff      	movs	r0, #255	; 0xff
}
 800735e:	b005      	add	sp, #20
 8007360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        res = send_cmd(CMD55, 0);
 8007364:	2100      	movs	r1, #0
 8007366:	2037      	movs	r0, #55	; 0x37
 8007368:	f7ff ff34 	bl	80071d4 <send_cmd>
        if (res > 1) return res;
 800736c:	2801      	cmp	r0, #1
 800736e:	d8dc      	bhi.n	800732a <send_cmd+0x156>
        cmd &= 0x7F;
 8007370:	f008 087f 	and.w	r8, r8, #127	; 0x7f
 8007374:	e736      	b.n	80071e4 <send_cmd+0x10>
    xchg_spi(n);
 8007376:	2701      	movs	r7, #1
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007378:	480b      	ldr	r0, [pc, #44]	; (80073a8 <send_cmd+0x1d4>)
 800737a:	9400      	str	r4, [sp, #0]
 800737c:	463b      	mov	r3, r7
 800737e:	4632      	mov	r2, r6
 8007380:	4629      	mov	r1, r5
 8007382:	f88d 700e 	strb.w	r7, [sp, #14]
 8007386:	f7fe fd5f 	bl	8005e48 <HAL_SPI_TransmitReceive>
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
 800738a:	f1b8 0f0c 	cmp.w	r8, #12
 800738e:	d1b1      	bne.n	80072f4 <send_cmd+0x120>
 8007390:	21ff      	movs	r1, #255	; 0xff
 8007392:	f88d 100e 	strb.w	r1, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007396:	9400      	str	r4, [sp, #0]
 8007398:	463b      	mov	r3, r7
 800739a:	4632      	mov	r2, r6
 800739c:	4629      	mov	r1, r5
 800739e:	4802      	ldr	r0, [pc, #8]	; (80073a8 <send_cmd+0x1d4>)
 80073a0:	f7fe fd52 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 80073a4:	e7a6      	b.n	80072f4 <send_cmd+0x120>
 80073a6:	bf00      	nop
 80073a8:	20001360 	.word	0x20001360

080073ac <USER_SPI_initialize>:
    BYTE drv        /* Physical drive number (0) */
)
{
    BYTE n, cmd, ty, ocr[4];

    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 80073ac:	2800      	cmp	r0, #0
 80073ae:	d145      	bne.n	800743c <USER_SPI_initialize+0x90>
{
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    //assume SPI already init init_spi();   /* Initialize SPI */

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 80073b4:	4d86      	ldr	r5, [pc, #536]	; (80075d0 <USER_SPI_initialize+0x224>)
 80073b6:	782b      	ldrb	r3, [r5, #0]
 80073b8:	079b      	lsls	r3, r3, #30
{
 80073ba:	b087      	sub	sp, #28
    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 80073bc:	d439      	bmi.n	8007432 <USER_SPI_initialize+0x86>

    FCLK_SLOW();
 80073be:	4c85      	ldr	r4, [pc, #532]	; (80075d4 <USER_SPI_initialize+0x228>)
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	6813      	ldr	r3, [r2, #0]
 80073c4:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80073c8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80073cc:	260a      	movs	r6, #10
 80073ce:	6013      	str	r3, [r2, #0]
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 80073d0:	f04f 08ff 	mov.w	r8, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80073d4:	2732      	movs	r7, #50	; 0x32
 80073d6:	9700      	str	r7, [sp, #0]
 80073d8:	2301      	movs	r3, #1
 80073da:	aa05      	add	r2, sp, #20
 80073dc:	f10d 0113 	add.w	r1, sp, #19
 80073e0:	4620      	mov	r0, r4
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 80073e2:	3e01      	subs	r6, #1
 80073e4:	f88d 8013 	strb.w	r8, [sp, #19]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80073e8:	f7fe fd2e 	bl	8005e48 <HAL_SPI_TransmitReceive>
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 80073ec:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
 80073f0:	d1f1      	bne.n	80073d6 <USER_SPI_initialize+0x2a>

    ty = 0;
    if (send_cmd(CMD0, 0) == 1) {           /* Put the card SPI/Idle state */
 80073f2:	4631      	mov	r1, r6
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7ff feed 	bl	80071d4 <send_cmd>
 80073fa:	2801      	cmp	r0, #1
 80073fc:	4681      	mov	r9, r0
 80073fe:	d01f      	beq.n	8007440 <USER_SPI_initialize+0x94>
 8007400:	f10d 0612 	add.w	r6, sp, #18
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
                ty = 0;
        }
    }
    CardType = ty;  /* Card type */
 8007404:	4b74      	ldr	r3, [pc, #464]	; (80075d8 <USER_SPI_initialize+0x22c>)
 8007406:	2200      	movs	r2, #0
 8007408:	701a      	strb	r2, [r3, #0]
    CS_HIGH();      /* Set CS# high */
 800740a:	2180      	movs	r1, #128	; 0x80
 800740c:	2201      	movs	r2, #1
 800740e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007412:	f7fc fb3b 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007416:	2232      	movs	r2, #50	; 0x32
 8007418:	23ff      	movs	r3, #255	; 0xff
 800741a:	9200      	str	r2, [sp, #0]
 800741c:	f88d 3012 	strb.w	r3, [sp, #18]
 8007420:	486c      	ldr	r0, [pc, #432]	; (80075d4 <USER_SPI_initialize+0x228>)
 8007422:	2301      	movs	r3, #1
 8007424:	f10d 0213 	add.w	r2, sp, #19
 8007428:	4631      	mov	r1, r6
 800742a:	f7fe fd0d 	bl	8005e48 <HAL_SPI_TransmitReceive>

    if (ty) {           /* OK */
        FCLK_FAST();            /* Set fast clock */
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
    } else {            /* Failed */
        Stat = STA_NOINIT;
 800742e:	2301      	movs	r3, #1
 8007430:	702b      	strb	r3, [r5, #0]
    }

    return Stat;
 8007432:	7828      	ldrb	r0, [r5, #0]
 8007434:	b2c0      	uxtb	r0, r0
}
 8007436:	b007      	add	sp, #28
 8007438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 800743c:	2001      	movs	r0, #1
}
 800743e:	4770      	bx	lr
    spiTimerTickStart = HAL_GetTick();
 8007440:	f7fb f950 	bl	80026e4 <HAL_GetTick>
 8007444:	f8df 8198 	ldr.w	r8, [pc, #408]	; 80075e0 <USER_SPI_initialize+0x234>
    spiTimerTickDelay = waitTicks;
 8007448:	4f64      	ldr	r7, [pc, #400]	; (80075dc <USER_SPI_initialize+0x230>)
    spiTimerTickStart = HAL_GetTick();
 800744a:	f8c8 0000 	str.w	r0, [r8]
    spiTimerTickDelay = waitTicks;
 800744e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 8007452:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007456:	2008      	movs	r0, #8
    spiTimerTickDelay = waitTicks;
 8007458:	603b      	str	r3, [r7, #0]
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800745a:	f7ff febb 	bl	80071d4 <send_cmd>
 800745e:	2801      	cmp	r0, #1
 8007460:	d162      	bne.n	8007528 <USER_SPI_initialize+0x17c>
 8007462:	ab05      	add	r3, sp, #20
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007464:	f8df b16c 	ldr.w	fp, [pc, #364]	; 80075d4 <USER_SPI_initialize+0x228>
 8007468:	9303      	str	r3, [sp, #12]
 800746a:	f10d 0a18 	add.w	sl, sp, #24
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800746e:	4699      	mov	r9, r3
 8007470:	f10d 0612 	add.w	r6, sp, #18
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007474:	2332      	movs	r3, #50	; 0x32
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	f04f 33ff 	mov.w	r3, #4294967295
 800747c:	f88d 3012 	strb.w	r3, [sp, #18]
 8007480:	f10d 0213 	add.w	r2, sp, #19
 8007484:	2301      	movs	r3, #1
 8007486:	4631      	mov	r1, r6
 8007488:	4658      	mov	r0, fp
 800748a:	f7fe fcdd 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800748e:	f89d 3013 	ldrb.w	r3, [sp, #19]
            for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);    /* Get 32 bit return value of R7 resp */
 8007492:	f809 3b01 	strb.w	r3, [r9], #1
 8007496:	45ca      	cmp	sl, r9
 8007498:	d1ec      	bne.n	8007474 <USER_SPI_initialize+0xc8>
            if (ocr[2] == 0x01 && ocr[3] == 0xAA) {             /* Is the card supports vcc of 2.7-3.6V? */
 800749a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d1b0      	bne.n	8007404 <USER_SPI_initialize+0x58>
 80074a2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80074a6:	2baa      	cmp	r3, #170	; 0xaa
 80074a8:	d1ac      	bne.n	8007404 <USER_SPI_initialize+0x58>
 80074aa:	e002      	b.n	80074b2 <USER_SPI_initialize+0x106>
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 80074ac:	f7ff fe92 	bl	80071d4 <send_cmd>
 80074b0:	b158      	cbz	r0, 80074ca <USER_SPI_initialize+0x11e>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80074b2:	f7fb f917 	bl	80026e4 <HAL_GetTick>
 80074b6:	f8d8 3000 	ldr.w	r3, [r8]
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 80074ba:	683a      	ldr	r2, [r7, #0]
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80074bc:	1ac3      	subs	r3, r0, r3
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 80074be:	4293      	cmp	r3, r2
 80074c0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80074c4:	f04f 00a9 	mov.w	r0, #169	; 0xa9
 80074c8:	d3f0      	bcc.n	80074ac <USER_SPI_initialize+0x100>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80074ca:	f7fb f90b 	bl	80026e4 <HAL_GetTick>
 80074ce:	f8d8 3000 	ldr.w	r3, [r8]
 80074d2:	1ac0      	subs	r0, r0, r3
                if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {        /* Check CCS bit in the OCR */
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	4298      	cmp	r0, r3
 80074d8:	d294      	bcs.n	8007404 <USER_SPI_initialize+0x58>
 80074da:	2100      	movs	r1, #0
 80074dc:	203a      	movs	r0, #58	; 0x3a
 80074de:	f7ff fe79 	bl	80071d4 <send_cmd>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d18e      	bne.n	8007404 <USER_SPI_initialize+0x58>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80074e6:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80075d4 <USER_SPI_initialize+0x228>
 80074ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80074ee:	f04f 08ff 	mov.w	r8, #255	; 0xff
 80074f2:	2732      	movs	r7, #50	; 0x32
 80074f4:	2301      	movs	r3, #1
 80074f6:	9700      	str	r7, [sp, #0]
 80074f8:	f10d 0213 	add.w	r2, sp, #19
 80074fc:	4631      	mov	r1, r6
 80074fe:	4648      	mov	r0, r9
 8007500:	f88d 8012 	strb.w	r8, [sp, #18]
 8007504:	f7fe fca0 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007508:	f89d 3013 	ldrb.w	r3, [sp, #19]
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800750c:	f80b 3b01 	strb.w	r3, [fp], #1
 8007510:	45d3      	cmp	fp, sl
 8007512:	d1ef      	bne.n	80074f4 <USER_SPI_initialize+0x148>
                    ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;  /* Card id SDv2 */
 8007514:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8007518:	f013 0f40 	tst.w	r3, #64	; 0x40
 800751c:	bf14      	ite	ne
 800751e:	f04f 0a0c 	movne.w	sl, #12
 8007522:	f04f 0a04 	moveq.w	sl, #4
 8007526:	e02d      	b.n	8007584 <USER_SPI_initialize+0x1d8>
            if (send_cmd(ACMD41, 0) <= 1)   {   /* SDv1 or MMC? */
 8007528:	4631      	mov	r1, r6
 800752a:	20a9      	movs	r0, #169	; 0xa9
 800752c:	f7ff fe52 	bl	80071d4 <send_cmd>
                ty = CT_MMC; cmd = CMD1;    /* MMCv3 (CMD1(0)) */
 8007530:	2802      	cmp	r0, #2
 8007532:	bf3a      	itte	cc
 8007534:	f04f 09a9 	movcc.w	r9, #169	; 0xa9
 8007538:	f04f 0a02 	movcc.w	sl, #2
 800753c:	f04f 0a01 	movcs.w	sl, #1
 8007540:	e003      	b.n	800754a <USER_SPI_initialize+0x19e>
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 8007542:	4648      	mov	r0, r9
 8007544:	f7ff fe46 	bl	80071d4 <send_cmd>
 8007548:	b148      	cbz	r0, 800755e <USER_SPI_initialize+0x1b2>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800754a:	f7fb f8cb 	bl	80026e4 <HAL_GetTick>
 800754e:	f8d8 2000 	ldr.w	r2, [r8]
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 8007552:	683b      	ldr	r3, [r7, #0]
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007554:	1a80      	subs	r0, r0, r2
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 8007556:	4298      	cmp	r0, r3
 8007558:	f04f 0100 	mov.w	r1, #0
 800755c:	d3f1      	bcc.n	8007542 <USER_SPI_initialize+0x196>
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800755e:	f7fb f8c1 	bl	80026e4 <HAL_GetTick>
 8007562:	f8d8 3000 	ldr.w	r3, [r8]
 8007566:	1ac0      	subs	r0, r0, r3
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	4298      	cmp	r0, r3
 800756c:	f4bf af48 	bcs.w	8007400 <USER_SPI_initialize+0x54>
 8007570:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007574:	2010      	movs	r0, #16
 8007576:	f7ff fe2d 	bl	80071d4 <send_cmd>
 800757a:	f10d 0612 	add.w	r6, sp, #18
 800757e:	2800      	cmp	r0, #0
 8007580:	f47f af40 	bne.w	8007404 <USER_SPI_initialize+0x58>
    CardType = ty;  /* Card type */
 8007584:	4b14      	ldr	r3, [pc, #80]	; (80075d8 <USER_SPI_initialize+0x22c>)
    CS_HIGH();      /* Set CS# high */
 8007586:	2201      	movs	r2, #1
 8007588:	2180      	movs	r1, #128	; 0x80
 800758a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    CardType = ty;  /* Card type */
 800758e:	f883 a000 	strb.w	sl, [r3]
    CS_HIGH();      /* Set CS# high */
 8007592:	f7fc fa7b 	bl	8003a8c <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007596:	23ff      	movs	r3, #255	; 0xff
 8007598:	f88d 3012 	strb.w	r3, [sp, #18]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800759c:	2332      	movs	r3, #50	; 0x32
 800759e:	f10d 0213 	add.w	r2, sp, #19
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	4631      	mov	r1, r6
 80075a6:	2301      	movs	r3, #1
 80075a8:	480a      	ldr	r0, [pc, #40]	; (80075d4 <USER_SPI_initialize+0x228>)
 80075aa:	f7fe fc4d 	bl	8005e48 <HAL_SPI_TransmitReceive>
        FCLK_FAST();            /* Set fast clock */
 80075ae:	6822      	ldr	r2, [r4, #0]
 80075b0:	6813      	ldr	r3, [r2, #0]
 80075b2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80075b6:	f043 0308 	orr.w	r3, r3, #8
 80075ba:	6013      	str	r3, [r2, #0]
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
 80075bc:	782b      	ldrb	r3, [r5, #0]
 80075be:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80075c2:	702b      	strb	r3, [r5, #0]
    return Stat;
 80075c4:	7828      	ldrb	r0, [r5, #0]
 80075c6:	b2c0      	uxtb	r0, r0
}
 80075c8:	b007      	add	sp, #28
 80075ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ce:	bf00      	nop
 80075d0:	20000040 	.word	0x20000040
 80075d4:	20001360 	.word	0x20001360
 80075d8:	2000d39d 	.word	0x2000d39d
 80075dc:	2000d3a0 	.word	0x2000d3a0
 80075e0:	2000d3a4 	.word	0x2000d3a4

080075e4 <USER_SPI_status>:

inline DSTATUS USER_SPI_status (
    BYTE drv        /* Physical drive number (0) */
)
{
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 80075e4:	b918      	cbnz	r0, 80075ee <USER_SPI_status+0xa>

    return Stat;    /* Return disk status */
 80075e6:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <USER_SPI_status+0x10>)
 80075e8:	7818      	ldrb	r0, [r3, #0]
 80075ea:	b2c0      	uxtb	r0, r0
 80075ec:	4770      	bx	lr
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 80075ee:	2001      	movs	r0, #1
}
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	20000040 	.word	0x20000040

080075f8 <USER_SPI_read>:
    BYTE drv,       /* Physical drive number (0) */
    BYTE *buff,     /* Pointer to the data buffer to store read data */
    DWORD sector,   /* Start sector number (LBA) */
    UINT count      /* Number of sectors to read (1..128) */
)
{
 80075f8:	b570      	push	{r4, r5, r6, lr}
 80075fa:	b084      	sub	sp, #16
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d13a      	bne.n	8007676 <USER_SPI_read+0x7e>
 8007600:	461c      	mov	r4, r3
 8007602:	2b00      	cmp	r3, #0
 8007604:	d037      	beq.n	8007676 <USER_SPI_read+0x7e>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 8007606:	4b26      	ldr	r3, [pc, #152]	; (80076a0 <USER_SPI_read+0xa8>)
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	07d8      	lsls	r0, r3, #31
 800760c:	d437      	bmi.n	800767e <USER_SPI_read+0x86>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ot BA conversion (byte addressing cards) */
 800760e:	4b25      	ldr	r3, [pc, #148]	; (80076a4 <USER_SPI_read+0xac>)
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	071b      	lsls	r3, r3, #28
 8007614:	bf58      	it	pl
 8007616:	0252      	lslpl	r2, r2, #9

    if (count == 1) {   /* Single sector read */
 8007618:	2c01      	cmp	r4, #1
 800761a:	460e      	mov	r6, r1
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 800761c:	4611      	mov	r1, r2
    if (count == 1) {   /* Single sector read */
 800761e:	d032      	beq.n	8007686 <USER_SPI_read+0x8e>
            && rcvr_datablock(buff, 512)) {
            count = 0;
        }
    }
    else {              /* Multiple sector read */
        if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8007620:	2012      	movs	r0, #18
 8007622:	f7ff fdd7 	bl	80071d4 <send_cmd>
 8007626:	4605      	mov	r5, r0
 8007628:	b1c0      	cbz	r0, 800765c <USER_SPI_read+0x64>
 800762a:	2501      	movs	r5, #1
    CS_HIGH();      /* Set CS# high */
 800762c:	2201      	movs	r2, #1
 800762e:	2180      	movs	r1, #128	; 0x80
 8007630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007634:	f7fc fa2a 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007638:	2332      	movs	r3, #50	; 0x32
 800763a:	20ff      	movs	r0, #255	; 0xff
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	f88d 000e 	strb.w	r0, [sp, #14]
 8007642:	2301      	movs	r3, #1
 8007644:	f10d 020f 	add.w	r2, sp, #15
 8007648:	f10d 010e 	add.w	r1, sp, #14
 800764c:	4816      	ldr	r0, [pc, #88]	; (80076a8 <USER_SPI_read+0xb0>)
 800764e:	f7fe fbfb 	bl	8005e48 <HAL_SPI_TransmitReceive>
        }
    }
    despiselect();

    return count ? RES_ERROR : RES_OK;  /* Return result */
}
 8007652:	4628      	mov	r0, r5
 8007654:	b004      	add	sp, #16
 8007656:	bd70      	pop	{r4, r5, r6, pc}
            } while (--count);
 8007658:	3c01      	subs	r4, #1
 800765a:	d007      	beq.n	800766c <USER_SPI_read+0x74>
                if (!rcvr_datablock(buff, 512)) break;
 800765c:	4630      	mov	r0, r6
 800765e:	f7ff fcef 	bl	8007040 <rcvr_datablock.constprop.0>
                buff += 512;
 8007662:	f506 7600 	add.w	r6, r6, #512	; 0x200
                if (!rcvr_datablock(buff, 512)) break;
 8007666:	2800      	cmp	r0, #0
 8007668:	d1f6      	bne.n	8007658 <USER_SPI_read+0x60>
 800766a:	2501      	movs	r5, #1
            send_cmd(CMD12, 0);             /* STOP_TRANSMISSION */
 800766c:	2100      	movs	r1, #0
 800766e:	200c      	movs	r0, #12
 8007670:	f7ff fdb0 	bl	80071d4 <send_cmd>
 8007674:	e7da      	b.n	800762c <USER_SPI_read+0x34>
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 8007676:	2504      	movs	r5, #4
}
 8007678:	4628      	mov	r0, r5
 800767a:	b004      	add	sp, #16
 800767c:	bd70      	pop	{r4, r5, r6, pc}
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800767e:	2503      	movs	r5, #3
}
 8007680:	4628      	mov	r0, r5
 8007682:	b004      	add	sp, #16
 8007684:	bd70      	pop	{r4, r5, r6, pc}
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 8007686:	2011      	movs	r0, #17
 8007688:	f7ff fda4 	bl	80071d4 <send_cmd>
 800768c:	2800      	cmp	r0, #0
 800768e:	d1cc      	bne.n	800762a <USER_SPI_read+0x32>
            && rcvr_datablock(buff, 512)) {
 8007690:	4630      	mov	r0, r6
 8007692:	f7ff fcd5 	bl	8007040 <rcvr_datablock.constprop.0>
    return count ? RES_ERROR : RES_OK;  /* Return result */
 8007696:	fab0 f580 	clz	r5, r0
 800769a:	096d      	lsrs	r5, r5, #5
 800769c:	e7c6      	b.n	800762c <USER_SPI_read+0x34>
 800769e:	bf00      	nop
 80076a0:	20000040 	.word	0x20000040
 80076a4:	2000d39d 	.word	0x2000d39d
 80076a8:	20001360 	.word	0x20001360

080076ac <USER_SPI_write>:
    BYTE drv,           /* Physical drive number (0) */
    const BYTE *buff,   /* Ponter to the data to write */
    DWORD sector,       /* Start sector number (LBA) */
    UINT count          /* Number of sectors to write (1..128) */
)
{
 80076ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b0:	b087      	sub	sp, #28
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 80076b2:	2800      	cmp	r0, #0
 80076b4:	d17f      	bne.n	80077b6 <USER_SPI_write+0x10a>
 80076b6:	469a      	mov	sl, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d07c      	beq.n	80077b6 <USER_SPI_write+0x10a>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 80076bc:	4b77      	ldr	r3, [pc, #476]	; (800789c <USER_SPI_write+0x1f0>)
 80076be:	468b      	mov	fp, r1
 80076c0:	7819      	ldrb	r1, [r3, #0]
 80076c2:	07cc      	lsls	r4, r1, #31
 80076c4:	f100 8098 	bmi.w	80077f8 <USER_SPI_write+0x14c>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	0758      	lsls	r0, r3, #29
 80076cc:	f100 80a6 	bmi.w	800781c <USER_SPI_write+0x170>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ==> BA conversion (byte addressing cards) */
 80076d0:	4b73      	ldr	r3, [pc, #460]	; (80078a0 <USER_SPI_write+0x1f4>)
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	0719      	lsls	r1, r3, #28
 80076d6:	bf58      	it	pl
 80076d8:	0252      	lslpl	r2, r2, #9

    if (count == 1) {   /* Single sector write */
 80076da:	f1ba 0f01 	cmp.w	sl, #1
 80076de:	f000 8091 	beq.w	8007804 <USER_SPI_write+0x158>
            && xmit_datablock(buff, 0xFE)) {
            count = 0;
        }
    }
    else {              /* Multiple sector write */
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 80076e2:	f013 0f06 	tst.w	r3, #6
 80076e6:	f040 809f 	bne.w	8007828 <USER_SPI_write+0x17c>
        if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 80076ea:	4611      	mov	r1, r2
 80076ec:	2019      	movs	r0, #25
 80076ee:	f7ff fd71 	bl	80071d4 <send_cmd>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	d165      	bne.n	80077c2 <USER_SPI_write+0x116>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80076f6:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80078a4 <USER_SPI_write+0x1f8>
 80076fa:	f10d 0617 	add.w	r6, sp, #23
 80076fe:	f10d 0516 	add.w	r5, sp, #22
 8007702:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8007706:	2732      	movs	r7, #50	; 0x32
    waitSpiTimerTickStart = HAL_GetTick();
 8007708:	f7fa ffec 	bl	80026e4 <HAL_GetTick>
 800770c:	4604      	mov	r4, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 800770e:	e005      	b.n	800771c <USER_SPI_write+0x70>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007710:	f7fa ffe8 	bl	80026e4 <HAL_GetTick>
 8007714:	1b00      	subs	r0, r0, r4
 8007716:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800771a:	d21f      	bcs.n	800775c <USER_SPI_write+0xb0>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800771c:	2301      	movs	r3, #1
 800771e:	4632      	mov	r2, r6
 8007720:	4629      	mov	r1, r5
 8007722:	9700      	str	r7, [sp, #0]
 8007724:	4640      	mov	r0, r8
 8007726:	f88d 9016 	strb.w	r9, [sp, #22]
 800772a:	f7fe fb8d 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800772e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007732:	2bff      	cmp	r3, #255	; 0xff
 8007734:	d1ec      	bne.n	8007710 <USER_SPI_write+0x64>
    xchg_spi(token);                    /* Send token */
 8007736:	20fc      	movs	r0, #252	; 0xfc
 8007738:	f88d 0016 	strb.w	r0, [sp, #22]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800773c:	9700      	str	r7, [sp, #0]
 800773e:	2301      	movs	r3, #1
 8007740:	4632      	mov	r2, r6
 8007742:	4629      	mov	r1, r5
 8007744:	4640      	mov	r0, r8
 8007746:	f7fe fb7f 	bl	8005e48 <HAL_SPI_TransmitReceive>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800774a:	4658      	mov	r0, fp
 800774c:	f7ff fc32 	bl	8006fb4 <xmit_datablock.part.0>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 8007750:	b120      	cbz	r0, 800775c <USER_SPI_write+0xb0>
                buff += 512;
            } while (--count);
 8007752:	f1ba 0a01 	subs.w	sl, sl, #1
                buff += 512;
 8007756:	f50b 7b00 	add.w	fp, fp, #512	; 0x200
            } while (--count);
 800775a:	d1d5      	bne.n	8007708 <USER_SPI_write+0x5c>
    waitSpiTimerTickStart = HAL_GetTick();
 800775c:	f7fa ffc2 	bl	80026e4 <HAL_GetTick>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007760:	f8df 8140 	ldr.w	r8, [pc, #320]	; 80078a4 <USER_SPI_write+0x1f8>
    waitSpiTimerTickStart = HAL_GetTick();
 8007764:	4604      	mov	r4, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 8007766:	f04f 09ff 	mov.w	r9, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800776a:	2732      	movs	r7, #50	; 0x32
 800776c:	e005      	b.n	800777a <USER_SPI_write+0xce>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800776e:	f7fa ffb9 	bl	80026e4 <HAL_GetTick>
 8007772:	1b00      	subs	r0, r0, r4
 8007774:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8007778:	d24d      	bcs.n	8007816 <USER_SPI_write+0x16a>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800777a:	2301      	movs	r3, #1
 800777c:	4632      	mov	r2, r6
 800777e:	4629      	mov	r1, r5
 8007780:	9700      	str	r7, [sp, #0]
 8007782:	4640      	mov	r0, r8
 8007784:	f88d 9016 	strb.w	r9, [sp, #22]
 8007788:	f7fe fb5e 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800778c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007790:	2bff      	cmp	r3, #255	; 0xff
 8007792:	d1ec      	bne.n	800776e <USER_SPI_write+0xc2>
    xchg_spi(token);                    /* Send token */
 8007794:	22fd      	movs	r2, #253	; 0xfd
 8007796:	f88d 2016 	strb.w	r2, [sp, #22]
            if (!xmit_datablock(0, 0xFD)) count = 1;    /* STOP_TRAN token */
        }
    }
    despiselect();

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800779a:	f1ba 0a00 	subs.w	sl, sl, #0
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800779e:	9700      	str	r7, [sp, #0]
 80077a0:	f04f 0301 	mov.w	r3, #1
 80077a4:	4632      	mov	r2, r6
 80077a6:	4629      	mov	r1, r5
 80077a8:	483e      	ldr	r0, [pc, #248]	; (80078a4 <USER_SPI_write+0x1f8>)
    return count ? RES_ERROR : RES_OK;  /* Return result */
 80077aa:	bf18      	it	ne
 80077ac:	f04f 0a01 	movne.w	sl, #1
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80077b0:	f7fe fb4a 	bl	8005e48 <HAL_SPI_TransmitReceive>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 80077b4:	e00b      	b.n	80077ce <USER_SPI_write+0x122>
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 80077b6:	f04f 0a04 	mov.w	sl, #4
}
 80077ba:	4650      	mov	r0, sl
 80077bc:	b007      	add	sp, #28
 80077be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077c2:	f04f 0a01 	mov.w	sl, #1
 80077c6:	f10d 0617 	add.w	r6, sp, #23
 80077ca:	f10d 0516 	add.w	r5, sp, #22
    CS_HIGH();      /* Set CS# high */
 80077ce:	2201      	movs	r2, #1
 80077d0:	2180      	movs	r1, #128	; 0x80
 80077d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077d6:	f7fc f959 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80077da:	2332      	movs	r3, #50	; 0x32
 80077dc:	20ff      	movs	r0, #255	; 0xff
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	f88d 0016 	strb.w	r0, [sp, #22]
 80077e4:	2301      	movs	r3, #1
 80077e6:	4632      	mov	r2, r6
 80077e8:	4629      	mov	r1, r5
 80077ea:	482e      	ldr	r0, [pc, #184]	; (80078a4 <USER_SPI_write+0x1f8>)
 80077ec:	f7fe fb2c 	bl	8005e48 <HAL_SPI_TransmitReceive>
}
 80077f0:	4650      	mov	r0, sl
 80077f2:	b007      	add	sp, #28
 80077f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 80077f8:	f04f 0a03 	mov.w	sl, #3
}
 80077fc:	4650      	mov	r0, sl
 80077fe:	b007      	add	sp, #28
 8007800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((send_cmd(CMD24, sector) == 0)  /* WRITE_BLOCK */
 8007804:	4611      	mov	r1, r2
 8007806:	2018      	movs	r0, #24
 8007808:	f7ff fce4 	bl	80071d4 <send_cmd>
 800780c:	b198      	cbz	r0, 8007836 <USER_SPI_write+0x18a>
 800780e:	f10d 0617 	add.w	r6, sp, #23
 8007812:	f10d 0516 	add.w	r5, sp, #22
{
 8007816:	f04f 0a01 	mov.w	sl, #1
 800781a:	e7d8      	b.n	80077ce <USER_SPI_write+0x122>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 800781c:	f04f 0a02 	mov.w	sl, #2
}
 8007820:	4650      	mov	r0, sl
 8007822:	b007      	add	sp, #28
 8007824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 8007828:	4651      	mov	r1, sl
 800782a:	2097      	movs	r0, #151	; 0x97
 800782c:	9203      	str	r2, [sp, #12]
 800782e:	f7ff fcd1 	bl	80071d4 <send_cmd>
 8007832:	9a03      	ldr	r2, [sp, #12]
 8007834:	e759      	b.n	80076ea <USER_SPI_write+0x3e>
    waitSpiTimerTickStart = HAL_GetTick();
 8007836:	f7fa ff55 	bl	80026e4 <HAL_GetTick>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800783a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80078a4 <USER_SPI_write+0x1f8>
    waitSpiTimerTickStart = HAL_GetTick();
 800783e:	4607      	mov	r7, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 8007840:	f10d 0617 	add.w	r6, sp, #23
 8007844:	f10d 0516 	add.w	r5, sp, #22
 8007848:	f04f 09ff 	mov.w	r9, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800784c:	2432      	movs	r4, #50	; 0x32
 800784e:	e005      	b.n	800785c <USER_SPI_write+0x1b0>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007850:	f7fa ff48 	bl	80026e4 <HAL_GetTick>
 8007854:	1bc0      	subs	r0, r0, r7
 8007856:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800785a:	d2dc      	bcs.n	8007816 <USER_SPI_write+0x16a>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800785c:	2301      	movs	r3, #1
 800785e:	9400      	str	r4, [sp, #0]
 8007860:	4632      	mov	r2, r6
 8007862:	4629      	mov	r1, r5
 8007864:	4640      	mov	r0, r8
 8007866:	f88d 9016 	strb.w	r9, [sp, #22]
 800786a:	f7fe faed 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800786e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007872:	2bff      	cmp	r3, #255	; 0xff
 8007874:	d1ec      	bne.n	8007850 <USER_SPI_write+0x1a4>
    xchg_spi(token);                    /* Send token */
 8007876:	22fe      	movs	r2, #254	; 0xfe
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007878:	2301      	movs	r3, #1
 800787a:	f88d 2016 	strb.w	r2, [sp, #22]
 800787e:	4629      	mov	r1, r5
 8007880:	4632      	mov	r2, r6
 8007882:	4808      	ldr	r0, [pc, #32]	; (80078a4 <USER_SPI_write+0x1f8>)
 8007884:	9400      	str	r4, [sp, #0]
 8007886:	f7fe fadf 	bl	8005e48 <HAL_SPI_TransmitReceive>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800788a:	4658      	mov	r0, fp
 800788c:	f7ff fb92 	bl	8006fb4 <xmit_datablock.part.0>
    return count ? RES_ERROR : RES_OK;  /* Return result */
 8007890:	fab0 fa80 	clz	sl, r0
 8007894:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8007898:	e799      	b.n	80077ce <USER_SPI_write+0x122>
 800789a:	bf00      	nop
 800789c:	20000040 	.word	0x20000040
 80078a0:	2000d39d 	.word	0x2000d39d
 80078a4:	20001360 	.word	0x20001360

080078a8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
    BYTE drv,       /* Physical drive number (0) */
    BYTE cmd,       /* Control command code */
    void *buff      /* Pointer to the conrtol data */
)
{
 80078a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ac:	b088      	sub	sp, #32
    DRESULT res;
    BYTE n, csd[16];
    DWORD *dp, st, ed, csize;


    if (drv) return RES_PARERR;                 /* Check parameter */
 80078ae:	b970      	cbnz	r0, 80078ce <USER_SPI_ioctl+0x26>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 80078b0:	4bcf      	ldr	r3, [pc, #828]	; (8007bf0 <USER_SPI_ioctl+0x348>)
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	07d8      	lsls	r0, r3, #31
 80078b6:	f100 80db 	bmi.w	8007a70 <USER_SPI_ioctl+0x1c8>
 80078ba:	460c      	mov	r4, r1
 80078bc:	4616      	mov	r6, r2

    res = RES_ERROR;

    switch (cmd) {
 80078be:	2904      	cmp	r1, #4
 80078c0:	f200 80d0 	bhi.w	8007a64 <USER_SPI_ioctl+0x1bc>
 80078c4:	e8df f001 	tbb	[pc, r1]
 80078c8:	91ce5928 	.word	0x91ce5928
 80078cc:	08          	.byte	0x08
 80078cd:	00          	.byte	0x00
    if (drv) return RES_PARERR;                 /* Check parameter */
 80078ce:	2404      	movs	r4, #4
    }

    despiselect();

    return res;
}
 80078d0:	4620      	mov	r0, r4
 80078d2:	b008      	add	sp, #32
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 80078d8:	4cc6      	ldr	r4, [pc, #792]	; (8007bf4 <USER_SPI_ioctl+0x34c>)
 80078da:	7823      	ldrb	r3, [r4, #0]
 80078dc:	f013 0f06 	tst.w	r3, #6
 80078e0:	f040 8108 	bne.w	8007af4 <USER_SPI_ioctl+0x24c>
 80078e4:	f10d 050f 	add.w	r5, sp, #15
 80078e8:	f10d 070e 	add.w	r7, sp, #14
    res = RES_ERROR;
 80078ec:	2401      	movs	r4, #1
    CS_HIGH();      /* Set CS# high */
 80078ee:	2201      	movs	r2, #1
 80078f0:	2180      	movs	r1, #128	; 0x80
 80078f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80078f6:	f7fc f8c9 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80078fa:	2332      	movs	r3, #50	; 0x32
 80078fc:	20ff      	movs	r0, #255	; 0xff
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	f88d 000e 	strb.w	r0, [sp, #14]
 8007904:	2301      	movs	r3, #1
 8007906:	462a      	mov	r2, r5
 8007908:	4639      	mov	r1, r7
 800790a:	48bb      	ldr	r0, [pc, #748]	; (8007bf8 <USER_SPI_ioctl+0x350>)
 800790c:	f7fe fa9c 	bl	8005e48 <HAL_SPI_TransmitReceive>
}
 8007910:	4620      	mov	r0, r4
 8007912:	b008      	add	sp, #32
 8007914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    CS_LOW();       /* Set CS# low */
 8007918:	2200      	movs	r2, #0
 800791a:	2180      	movs	r1, #128	; 0x80
 800791c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007920:	f10d 050f 	add.w	r5, sp, #15
 8007924:	2732      	movs	r7, #50	; 0x32
    CS_LOW();       /* Set CS# low */
 8007926:	f7fc f8b1 	bl	8003a8c <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 800792a:	26ff      	movs	r6, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800792c:	2301      	movs	r3, #1
 800792e:	aa04      	add	r2, sp, #16
 8007930:	4629      	mov	r1, r5
 8007932:	48b1      	ldr	r0, [pc, #708]	; (8007bf8 <USER_SPI_ioctl+0x350>)
 8007934:	9700      	str	r7, [sp, #0]
 8007936:	f88d 600f 	strb.w	r6, [sp, #15]
 800793a:	f7fe fa85 	bl	8005e48 <HAL_SPI_TransmitReceive>
    waitSpiTimerTickStart = HAL_GetTick();
 800793e:	f7fa fed1 	bl	80026e4 <HAL_GetTick>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007942:	f8df 92b4 	ldr.w	r9, [pc, #692]	; 8007bf8 <USER_SPI_ioctl+0x350>
    waitSpiTimerTickStart = HAL_GetTick();
 8007946:	4680      	mov	r8, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 8007948:	e007      	b.n	800795a <USER_SPI_ioctl+0xb2>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800794a:	f7fa fecb 	bl	80026e4 <HAL_GetTick>
 800794e:	eba0 0008 	sub.w	r0, r0, r8
 8007952:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8007956:	f080 80ba 	bcs.w	8007ace <USER_SPI_ioctl+0x226>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800795a:	2301      	movs	r3, #1
 800795c:	aa04      	add	r2, sp, #16
 800795e:	9700      	str	r7, [sp, #0]
 8007960:	4629      	mov	r1, r5
 8007962:	4648      	mov	r0, r9
 8007964:	f88d 600f 	strb.w	r6, [sp, #15]
 8007968:	f7fe fa6e 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 800796c:	f89d 3010 	ldrb.w	r3, [sp, #16]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007970:	2bff      	cmp	r3, #255	; 0xff
 8007972:	d1ea      	bne.n	800794a <USER_SPI_ioctl+0xa2>
 8007974:	f10d 070e 	add.w	r7, sp, #14
 8007978:	e7b9      	b.n	80078ee <USER_SPI_ioctl+0x46>
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800797a:	2100      	movs	r1, #0
 800797c:	2009      	movs	r0, #9
 800797e:	f7ff fc29 	bl	80071d4 <send_cmd>
 8007982:	4604      	mov	r4, r0
 8007984:	2800      	cmp	r0, #0
 8007986:	d1ad      	bne.n	80078e4 <USER_SPI_ioctl+0x3c>
 8007988:	2110      	movs	r1, #16
 800798a:	eb0d 0001 	add.w	r0, sp, r1
 800798e:	f7ff fbbb 	bl	8007108 <rcvr_datablock>
 8007992:	2800      	cmp	r0, #0
 8007994:	d0a6      	beq.n	80078e4 <USER_SPI_ioctl+0x3c>
            if ((csd[0] >> 6) == 1) {   /* SDC ver 2.00 */
 8007996:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800799a:	099b      	lsrs	r3, r3, #6
 800799c:	2b01      	cmp	r3, #1
 800799e:	f000 80fe 	beq.w	8007b9e <USER_SPI_ioctl+0x2f6>
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80079a2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80079a6:	f89d 1016 	ldrb.w	r1, [sp, #22]
 80079aa:	f89d 0018 	ldrb.w	r0, [sp, #24]
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80079ae:	f89d 2015 	ldrb.w	r2, [sp, #21]
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	0289      	lsls	r1, r1, #10
 80079b6:	eb03 1390 	add.w	r3, r3, r0, lsr #6
 80079ba:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 80079be:	440b      	add	r3, r1
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80079c0:	f89d 1019 	ldrb.w	r1, [sp, #25]
 80079c4:	f89d 001a 	ldrb.w	r0, [sp, #26]
 80079c8:	f002 020f 	and.w	r2, r2, #15
 80079cc:	0049      	lsls	r1, r1, #1
 80079ce:	f001 0106 	and.w	r1, r1, #6
 80079d2:	eb02 12d0 	add.w	r2, r2, r0, lsr #7
                *(DWORD*)buff = csize << (n - 9);
 80079d6:	440a      	add	r2, r1
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80079d8:	3301      	adds	r3, #1
                *(DWORD*)buff = csize << (n - 9);
 80079da:	3a07      	subs	r2, #7
 80079dc:	4093      	lsls	r3, r2
 80079de:	6033      	str	r3, [r6, #0]
 80079e0:	f10d 050f 	add.w	r5, sp, #15
 80079e4:	f10d 070e 	add.w	r7, sp, #14
 80079e8:	e781      	b.n	80078ee <USER_SPI_ioctl+0x46>
        if (CardType & CT_SD2) {    /* SDC ver 2.00 */
 80079ea:	4c82      	ldr	r4, [pc, #520]	; (8007bf4 <USER_SPI_ioctl+0x34c>)
 80079ec:	7821      	ldrb	r1, [r4, #0]
 80079ee:	f011 0104 	ands.w	r1, r1, #4
 80079f2:	d042      	beq.n	8007a7a <USER_SPI_ioctl+0x1d2>
            if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 80079f4:	2100      	movs	r1, #0
 80079f6:	208d      	movs	r0, #141	; 0x8d
 80079f8:	f7ff fbec 	bl	80071d4 <send_cmd>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f47f af71 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007a02:	f10d 050f 	add.w	r5, sp, #15
 8007a06:	f04f 0932 	mov.w	r9, #50	; 0x32
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	487a      	ldr	r0, [pc, #488]	; (8007bf8 <USER_SPI_ioctl+0x350>)
 8007a0e:	f8cd 9000 	str.w	r9, [sp]
 8007a12:	2301      	movs	r3, #1
 8007a14:	f04f 08ff 	mov.w	r8, #255	; 0xff
 8007a18:	aa04      	add	r2, sp, #16
 8007a1a:	f88d 800f 	strb.w	r8, [sp, #15]
 8007a1e:	f7fe fa13 	bl	8005e48 <HAL_SPI_TransmitReceive>
                if (rcvr_datablock(csd, 16)) {              /* Read partial block */
 8007a22:	a804      	add	r0, sp, #16
 8007a24:	2110      	movs	r1, #16
 8007a26:	f7ff fb6f 	bl	8007108 <rcvr_datablock>
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	f43f af5c 	beq.w	80078e8 <USER_SPI_ioctl+0x40>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007a30:	f8df a1c4 	ldr.w	sl, [pc, #452]	; 8007bf8 <USER_SPI_ioctl+0x350>
 8007a34:	2430      	movs	r4, #48	; 0x30
 8007a36:	f10d 070e 	add.w	r7, sp, #14
 8007a3a:	f8cd 9000 	str.w	r9, [sp]
 8007a3e:	2301      	movs	r3, #1
 8007a40:	462a      	mov	r2, r5
 8007a42:	4639      	mov	r1, r7
 8007a44:	4650      	mov	r0, sl
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 8007a46:	3c01      	subs	r4, #1
 8007a48:	f88d 800e 	strb.w	r8, [sp, #14]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007a4c:	f7fe f9fc 	bl	8005e48 <HAL_SPI_TransmitReceive>
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 8007a50:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8007a54:	d1f1      	bne.n	8007a3a <USER_SPI_ioctl+0x192>
                    *(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007a56:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8007a5a:	091a      	lsrs	r2, r3, #4
 8007a5c:	2310      	movs	r3, #16
 8007a5e:	4093      	lsls	r3, r2
 8007a60:	6033      	str	r3, [r6, #0]
                    res = RES_OK;
 8007a62:	e744      	b.n	80078ee <USER_SPI_ioctl+0x46>
    switch (cmd) {
 8007a64:	2404      	movs	r4, #4
 8007a66:	f10d 050f 	add.w	r5, sp, #15
 8007a6a:	f10d 070e 	add.w	r7, sp, #14
 8007a6e:	e73e      	b.n	80078ee <USER_SPI_ioctl+0x46>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 8007a70:	2403      	movs	r4, #3
}
 8007a72:	4620      	mov	r0, r4
 8007a74:	b008      	add	sp, #32
 8007a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {  /* Read CSD */
 8007a7a:	2009      	movs	r0, #9
 8007a7c:	f7ff fbaa 	bl	80071d4 <send_cmd>
 8007a80:	4605      	mov	r5, r0
 8007a82:	2800      	cmp	r0, #0
 8007a84:	f47f af2e 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
 8007a88:	2110      	movs	r1, #16
 8007a8a:	eb0d 0001 	add.w	r0, sp, r1
 8007a8e:	f7ff fb3b 	bl	8007108 <rcvr_datablock>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f43f af26 	beq.w	80078e4 <USER_SPI_ioctl+0x3c>
                if (CardType & CT_SD1) {    /* SDC ver 1.XX */
 8007a98:	7824      	ldrb	r4, [r4, #0]
 8007a9a:	f014 0402 	ands.w	r4, r4, #2
 8007a9e:	f000 8092 	beq.w	8007bc6 <USER_SPI_ioctl+0x31e>
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007aa2:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8007aa6:	f89d 101b 	ldrb.w	r1, [sp, #27]
 8007aaa:	f89d 201d 	ldrb.w	r2, [sp, #29]
 8007aae:	005b      	lsls	r3, r3, #1
 8007ab0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8007ab4:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 8007ab8:	0992      	lsrs	r2, r2, #6
 8007aba:	3301      	adds	r3, #1
 8007abc:	3a01      	subs	r2, #1
 8007abe:	4093      	lsls	r3, r2
                res = RES_OK;
 8007ac0:	462c      	mov	r4, r5
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007ac2:	6033      	str	r3, [r6, #0]
 8007ac4:	f10d 050f 	add.w	r5, sp, #15
 8007ac8:	f10d 070e 	add.w	r7, sp, #14
 8007acc:	e70f      	b.n	80078ee <USER_SPI_ioctl+0x46>
    CS_HIGH();      /* Set CS# high */
 8007ace:	2201      	movs	r2, #1
 8007ad0:	2180      	movs	r1, #128	; 0x80
 8007ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ad6:	f7fb ffd9 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007ada:	9700      	str	r7, [sp, #0]
 8007adc:	4846      	ldr	r0, [pc, #280]	; (8007bf8 <USER_SPI_ioctl+0x350>)
 8007ade:	f88d 600f 	strb.w	r6, [sp, #15]
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	aa04      	add	r2, sp, #16
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	f7fe f9ae 	bl	8005e48 <HAL_SPI_TransmitReceive>
    res = RES_ERROR;
 8007aec:	2401      	movs	r4, #1
 8007aee:	f10d 070e 	add.w	r7, sp, #14
 8007af2:	e6fc      	b.n	80078ee <USER_SPI_ioctl+0x46>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 8007af4:	aa04      	add	r2, sp, #16
 8007af6:	210b      	movs	r1, #11
 8007af8:	2000      	movs	r0, #0
 8007afa:	f7ff fed5 	bl	80078a8 <USER_SPI_ioctl>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	f47f aef0 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 8007b04:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8007b08:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8007b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b10:	ea53 1392 	orrs.w	r3, r3, r2, lsr #6
 8007b14:	f43f aee6 	beq.w	80078e4 <USER_SPI_ioctl+0x3c>
        if (!(CardType & CT_BLOCK)) {
 8007b18:	7823      	ldrb	r3, [r4, #0]
        dp = buff; st = dp[0]; ed = dp[1];              /* Load sector block */
 8007b1a:	e9d6 1400 	ldrd	r1, r4, [r6]
        if (!(CardType & CT_BLOCK)) {
 8007b1e:	071b      	lsls	r3, r3, #28
            st *= 512; ed *= 512;
 8007b20:	bf58      	it	pl
 8007b22:	0249      	lslpl	r1, r1, #9
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 8007b24:	f04f 0020 	mov.w	r0, #32
            st *= 512; ed *= 512;
 8007b28:	bf58      	it	pl
 8007b2a:	0264      	lslpl	r4, r4, #9
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 8007b2c:	f7ff fb52 	bl	80071d4 <send_cmd>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	f47f aed7 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
 8007b36:	4621      	mov	r1, r4
 8007b38:	2021      	movs	r0, #33	; 0x21
 8007b3a:	f7ff fb4b 	bl	80071d4 <send_cmd>
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	f47f aed0 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
 8007b44:	4601      	mov	r1, r0
 8007b46:	2026      	movs	r0, #38	; 0x26
 8007b48:	f7ff fb44 	bl	80071d4 <send_cmd>
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f47f aec8 	bne.w	80078e4 <USER_SPI_ioctl+0x3c>
    waitSpiTimerTickStart = HAL_GetTick();
 8007b54:	f7fa fdc6 	bl	80026e4 <HAL_GetTick>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007b58:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8007bf8 <USER_SPI_ioctl+0x350>
    waitSpiTimerTickStart = HAL_GetTick();
 8007b5c:	4606      	mov	r6, r0
    waitSpiTimerTickDelay = (uint32_t)wt;
 8007b5e:	f10d 050f 	add.w	r5, sp, #15
 8007b62:	f10d 070e 	add.w	r7, sp, #14
 8007b66:	f04f 0aff 	mov.w	sl, #255	; 0xff
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007b6a:	f04f 0832 	mov.w	r8, #50	; 0x32
 8007b6e:	e007      	b.n	8007b80 <USER_SPI_ioctl+0x2d8>
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007b70:	f7fa fdb8 	bl	80026e4 <HAL_GetTick>
 8007b74:	f247 522f 	movw	r2, #29999	; 0x752f
 8007b78:	1b83      	subs	r3, r0, r6
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	f63f aeb6 	bhi.w	80078ec <USER_SPI_ioctl+0x44>
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007b80:	2301      	movs	r3, #1
 8007b82:	f8cd 8000 	str.w	r8, [sp]
 8007b86:	462a      	mov	r2, r5
 8007b88:	4639      	mov	r1, r7
 8007b8a:	4648      	mov	r0, r9
 8007b8c:	f88d a00e 	strb.w	sl, [sp, #14]
 8007b90:	f7fe f95a 	bl	8005e48 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007b94:	f89d 300f 	ldrb.w	r3, [sp, #15]
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 8007b98:	2bff      	cmp	r3, #255	; 0xff
 8007b9a:	d1e9      	bne.n	8007b70 <USER_SPI_ioctl+0x2c8>
 8007b9c:	e6a7      	b.n	80078ee <USER_SPI_ioctl+0x46>
                csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007b9e:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8007ba2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8007ba6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8007baa:	0412      	lsls	r2, r2, #16
 8007bac:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
 8007bb0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8007bb4:	3201      	adds	r2, #1
 8007bb6:	4413      	add	r3, r2
                *(DWORD*)buff = csize << 10;
 8007bb8:	029b      	lsls	r3, r3, #10
 8007bba:	6033      	str	r3, [r6, #0]
 8007bbc:	f10d 050f 	add.w	r5, sp, #15
 8007bc0:	f10d 070e 	add.w	r7, sp, #14
 8007bc4:	e693      	b.n	80078ee <USER_SPI_ioctl+0x46>
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007bc6:	f89d 101b 	ldrb.w	r1, [sp, #27]
 8007bca:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8007bce:	00ca      	lsls	r2, r1, #3
 8007bd0:	f002 0218 	and.w	r2, r2, #24
 8007bd4:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8007bd8:	eb02 1251 	add.w	r2, r2, r1, lsr #5
 8007bdc:	3301      	adds	r3, #1
 8007bde:	fb02 3303 	mla	r3, r2, r3, r3
 8007be2:	6033      	str	r3, [r6, #0]
 8007be4:	f10d 050f 	add.w	r5, sp, #15
 8007be8:	f10d 070e 	add.w	r7, sp, #14
 8007bec:	e67f      	b.n	80078ee <USER_SPI_ioctl+0x46>
 8007bee:	bf00      	nop
 8007bf0:	20000040 	.word	0x20000040
 8007bf4:	2000d39d 	.word	0x2000d39d
 8007bf8:	20001360 	.word	0x20001360

08007bfc <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007bfc:	4b03      	ldr	r3, [pc, #12]	; (8007c0c <disk_status+0x10>)
 8007bfe:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8007c02:	4403      	add	r3, r0
 8007c04:	6852      	ldr	r2, [r2, #4]
 8007c06:	7a18      	ldrb	r0, [r3, #8]
 8007c08:	6853      	ldr	r3, [r2, #4]
 8007c0a:	4718      	bx	r3
 8007c0c:	2000d400 	.word	0x2000d400

08007c10 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8007c10:	4b06      	ldr	r3, [pc, #24]	; (8007c2c <disk_initialize+0x1c>)
 8007c12:	5c1a      	ldrb	r2, [r3, r0]
 8007c14:	b942      	cbnz	r2, 8007c28 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007c16:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    disk.is_initialized[pdrv] = 1;
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	5419      	strb	r1, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007c1e:	6852      	ldr	r2, [r2, #4]
 8007c20:	4418      	add	r0, r3
 8007c22:	6813      	ldr	r3, [r2, #0]
 8007c24:	7a00      	ldrb	r0, [r0, #8]
 8007c26:	4718      	bx	r3
  }
  return stat;
}
 8007c28:	2000      	movs	r0, #0
 8007c2a:	4770      	bx	lr
 8007c2c:	2000d400 	.word	0x2000d400

08007c30 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007c30:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007c32:	4c05      	ldr	r4, [pc, #20]	; (8007c48 <disk_read+0x18>)
 8007c34:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8007c38:	4404      	add	r4, r0
 8007c3a:	686d      	ldr	r5, [r5, #4]
 8007c3c:	7a20      	ldrb	r0, [r4, #8]
 8007c3e:	68ac      	ldr	r4, [r5, #8]
 8007c40:	46a4      	mov	ip, r4
  return res;
}
 8007c42:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007c44:	4760      	bx	ip
 8007c46:	bf00      	nop
 8007c48:	2000d400 	.word	0x2000d400

08007c4c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007c4c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007c4e:	4c05      	ldr	r4, [pc, #20]	; (8007c64 <disk_write+0x18>)
 8007c50:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8007c54:	4404      	add	r4, r0
 8007c56:	686d      	ldr	r5, [r5, #4]
 8007c58:	7a20      	ldrb	r0, [r4, #8]
 8007c5a:	68ec      	ldr	r4, [r5, #12]
 8007c5c:	46a4      	mov	ip, r4
  return res;
}
 8007c5e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007c60:	4760      	bx	ip
 8007c62:	bf00      	nop
 8007c64:	2000d400 	.word	0x2000d400

08007c68 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007c68:	4b04      	ldr	r3, [pc, #16]	; (8007c7c <disk_ioctl+0x14>)
 8007c6a:	eb03 0c00 	add.w	ip, r3, r0
 8007c6e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8007c72:	f89c 0008 	ldrb.w	r0, [ip, #8]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	4718      	bx	r3
 8007c7c:	2000d400 	.word	0x2000d400

08007c80 <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8007c80:	4b40      	ldr	r3, [pc, #256]	; (8007d84 <inc_lock+0x104>)
{
 8007c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (Files[i].fs == dp->obj.fs &&
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	6804      	ldr	r4, [r0, #0]
 8007c8a:	4294      	cmp	r4, r2
{
 8007c8c:	4688      	mov	r8, r1
		if (Files[i].fs == dp->obj.fs &&
 8007c8e:	d027      	beq.n	8007ce0 <inc_lock+0x60>
 8007c90:	6919      	ldr	r1, [r3, #16]
 8007c92:	428c      	cmp	r4, r1
 8007c94:	d02e      	beq.n	8007cf4 <inc_lock+0x74>
 8007c96:	6a1d      	ldr	r5, [r3, #32]
 8007c98:	42ac      	cmp	r4, r5
 8007c9a:	d035      	beq.n	8007d08 <inc_lock+0x88>
 8007c9c:	f8d3 e030 	ldr.w	lr, [r3, #48]	; 0x30
 8007ca0:	4574      	cmp	r4, lr
 8007ca2:	d046      	beq.n	8007d32 <inc_lock+0xb2>
 8007ca4:	f8d3 c040 	ldr.w	ip, [r3, #64]	; 0x40
 8007ca8:	45a4      	cmp	ip, r4
 8007caa:	d00f      	beq.n	8007ccc <inc_lock+0x4c>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007cac:	2a00      	cmp	r2, #0
 8007cae:	d04b      	beq.n	8007d48 <inc_lock+0xc8>
 8007cb0:	2900      	cmp	r1, #0
 8007cb2:	d048      	beq.n	8007d46 <inc_lock+0xc6>
 8007cb4:	2d00      	cmp	r5, #0
 8007cb6:	d061      	beq.n	8007d7c <inc_lock+0xfc>
 8007cb8:	f1be 0f00 	cmp.w	lr, #0
 8007cbc:	d060      	beq.n	8007d80 <inc_lock+0x100>
 8007cbe:	2204      	movs	r2, #4
 8007cc0:	f1bc 0f00 	cmp.w	ip, #0
 8007cc4:	d040      	beq.n	8007d48 <inc_lock+0xc8>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007cc6:	2000      	movs	r0, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */

	return i + 1;
}
 8007cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (Files[i].fs == dp->obj.fs &&
 8007ccc:	6c5e      	ldr	r6, [r3, #68]	; 0x44
 8007cce:	6887      	ldr	r7, [r0, #8]
 8007cd0:	42be      	cmp	r6, r7
 8007cd2:	d1eb      	bne.n	8007cac <inc_lock+0x2c>
			Files[i].clu == dp->obj.sclust &&
 8007cd4:	6c9e      	ldr	r6, [r3, #72]	; 0x48
 8007cd6:	6947      	ldr	r7, [r0, #20]
 8007cd8:	42be      	cmp	r6, r7
 8007cda:	d1e7      	bne.n	8007cac <inc_lock+0x2c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007cdc:	2204      	movs	r2, #4
 8007cde:	e01c      	b.n	8007d1a <inc_lock+0x9a>
		if (Files[i].fs == dp->obj.fs &&
 8007ce0:	685d      	ldr	r5, [r3, #4]
 8007ce2:	6881      	ldr	r1, [r0, #8]
 8007ce4:	428d      	cmp	r5, r1
 8007ce6:	d1d3      	bne.n	8007c90 <inc_lock+0x10>
			Files[i].clu == dp->obj.sclust &&
 8007ce8:	689d      	ldr	r5, [r3, #8]
 8007cea:	6941      	ldr	r1, [r0, #20]
 8007cec:	428d      	cmp	r5, r1
 8007cee:	d1cf      	bne.n	8007c90 <inc_lock+0x10>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	e012      	b.n	8007d1a <inc_lock+0x9a>
		if (Files[i].fs == dp->obj.fs &&
 8007cf4:	695e      	ldr	r6, [r3, #20]
 8007cf6:	6885      	ldr	r5, [r0, #8]
 8007cf8:	42ae      	cmp	r6, r5
 8007cfa:	d1cc      	bne.n	8007c96 <inc_lock+0x16>
			Files[i].clu == dp->obj.sclust &&
 8007cfc:	699e      	ldr	r6, [r3, #24]
 8007cfe:	6945      	ldr	r5, [r0, #20]
 8007d00:	42ae      	cmp	r6, r5
 8007d02:	d1c8      	bne.n	8007c96 <inc_lock+0x16>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007d04:	2201      	movs	r2, #1
 8007d06:	e008      	b.n	8007d1a <inc_lock+0x9a>
		if (Files[i].fs == dp->obj.fs &&
 8007d08:	6886      	ldr	r6, [r0, #8]
 8007d0a:	6a5f      	ldr	r7, [r3, #36]	; 0x24
 8007d0c:	42b7      	cmp	r7, r6
 8007d0e:	d1c5      	bne.n	8007c9c <inc_lock+0x1c>
			Files[i].clu == dp->obj.sclust &&
 8007d10:	6946      	ldr	r6, [r0, #20]
 8007d12:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 8007d14:	42b7      	cmp	r7, r6
 8007d16:	d1c1      	bne.n	8007c9c <inc_lock+0x1c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007d18:	2202      	movs	r2, #2
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007d1a:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8007d1e:	0111      	lsls	r1, r2, #4
 8007d20:	f1b8 0f00 	cmp.w	r8, #0
 8007d24:	d026      	beq.n	8007d74 <inc_lock+0xf4>
 8007d26:	8980      	ldrh	r0, [r0, #12]
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	d1cc      	bne.n	8007cc6 <inc_lock+0x46>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007d2c:	f44f 7580 	mov.w	r5, #256	; 0x100
 8007d30:	e01b      	b.n	8007d6a <inc_lock+0xea>
		if (Files[i].fs == dp->obj.fs &&
 8007d32:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8007d34:	6886      	ldr	r6, [r0, #8]
 8007d36:	42b7      	cmp	r7, r6
 8007d38:	d1b4      	bne.n	8007ca4 <inc_lock+0x24>
			Files[i].clu == dp->obj.sclust &&
 8007d3a:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8007d3c:	6947      	ldr	r7, [r0, #20]
 8007d3e:	42be      	cmp	r6, r7
 8007d40:	d1b0      	bne.n	8007ca4 <inc_lock+0x24>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007d42:	2203      	movs	r2, #3
 8007d44:	e7e9      	b.n	8007d1a <inc_lock+0x9a>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007d46:	2201      	movs	r2, #1
		Files[i].fs = dp->obj.fs;
 8007d48:	0111      	lsls	r1, r2, #4
 8007d4a:	eb03 1602 	add.w	r6, r3, r2, lsl #4
 8007d4e:	505c      	str	r4, [r3, r1]
		Files[i].clu = dp->obj.sclust;
 8007d50:	6944      	ldr	r4, [r0, #20]
 8007d52:	6880      	ldr	r0, [r0, #8]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007d54:	f1b8 0f00 	cmp.w	r8, #0
		Files[i].clu = dp->obj.sclust;
 8007d58:	e9c6 0401 	strd	r0, r4, [r6, #4]
		Files[i].ctr = 0;
 8007d5c:	f04f 0000 	mov.w	r0, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007d60:	bf14      	ite	ne
 8007d62:	f44f 7580 	movne.w	r5, #256	; 0x100
 8007d66:	2501      	moveq	r5, #1
		Files[i].ctr = 0;
 8007d68:	81b0      	strh	r0, [r6, #12]
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007d6a:	440b      	add	r3, r1
	return i + 1;
 8007d6c:	1c50      	adds	r0, r2, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007d6e:	819d      	strh	r5, [r3, #12]
}
 8007d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007d74:	8985      	ldrh	r5, [r0, #12]
 8007d76:	3501      	adds	r5, #1
 8007d78:	b2ad      	uxth	r5, r5
 8007d7a:	e7f6      	b.n	8007d6a <inc_lock+0xea>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	e7e3      	b.n	8007d48 <inc_lock+0xc8>
 8007d80:	2203      	movs	r2, #3
 8007d82:	e7e1      	b.n	8007d48 <inc_lock+0xc8>
 8007d84:	2000d3ac 	.word	0x2000d3ac

08007d88 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007d88:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007d8a:	f04f 36ff 	mov.w	r6, #4294967295
 8007d8e:	2300      	movs	r3, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007d90:	42b1      	cmp	r1, r6
{
 8007d92:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007d94:	70c3      	strb	r3, [r0, #3]
 8007d96:	62c6      	str	r6, [r0, #44]	; 0x2c
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007d98:	d00c      	beq.n	8007db4 <check_fs+0x2c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007d9a:	460d      	mov	r5, r1
 8007d9c:	460a      	mov	r2, r1
 8007d9e:	7840      	ldrb	r0, [r0, #1]
 8007da0:	2301      	movs	r3, #1
 8007da2:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8007da6:	f7ff ff43 	bl	8007c30 <disk_read>
 8007daa:	b110      	cbz	r0, 8007db2 <check_fs+0x2a>
			fs->winsect = sector;
 8007dac:	62e6      	str	r6, [r4, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007dae:	2004      	movs	r0, #4
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 8007db0:	bd70      	pop	{r4, r5, r6, pc}
			fs->winsect = sector;
 8007db2:	62e5      	str	r5, [r4, #44]	; 0x2c
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007db4:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
 8007db8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d11a      	bne.n	8007df6 <check_fs+0x6e>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007dc0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8007dc4:	2be9      	cmp	r3, #233	; 0xe9
 8007dc6:	d007      	beq.n	8007dd8 <check_fs+0x50>
 8007dc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007dca:	4a0d      	ldr	r2, [pc, #52]	; (8007e00 <check_fs+0x78>)
 8007dcc:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d001      	beq.n	8007dd8 <check_fs+0x50>
	return 2;
 8007dd4:	2002      	movs	r0, #2
}
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
	rv = rv << 8 | ptr[0];
 8007dd8:	f8d4 3066 	ldr.w	r3, [r4, #102]	; 0x66
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007ddc:	4a09      	ldr	r2, [pc, #36]	; (8007e04 <check_fs+0x7c>)
 8007dde:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d009      	beq.n	8007dfa <check_fs+0x72>
	rv = rv << 8 | ptr[0];
 8007de6:	f8d4 0082 	ldr.w	r0, [r4, #130]	; 0x82
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007dea:	4b07      	ldr	r3, [pc, #28]	; (8007e08 <check_fs+0x80>)
 8007dec:	4298      	cmp	r0, r3
 8007dee:	bf14      	ite	ne
 8007df0:	2002      	movne	r0, #2
 8007df2:	2000      	moveq	r0, #0
}
 8007df4:	bd70      	pop	{r4, r5, r6, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007df6:	2003      	movs	r0, #3
}
 8007df8:	bd70      	pop	{r4, r5, r6, pc}
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007dfa:	2000      	movs	r0, #0
}
 8007dfc:	bd70      	pop	{r4, r5, r6, pc}
 8007dfe:	bf00      	nop
 8007e00:	009000eb 	.word	0x009000eb
 8007e04:	00544146 	.word	0x00544146
 8007e08:	33544146 	.word	0x33544146

08007e0c <move_window.part.0>:
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8007e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007e0e:	78c3      	ldrb	r3, [r0, #3]
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8007e10:	b083      	sub	sp, #12
 8007e12:	4604      	mov	r4, r0
 8007e14:	460d      	mov	r5, r1
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007e16:	b973      	cbnz	r3, 8007e36 <move_window.part.0+0x2a>
 8007e18:	f100 0130 	add.w	r1, r0, #48	; 0x30
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007e1c:	462a      	mov	r2, r5
 8007e1e:	7860      	ldrb	r0, [r4, #1]
 8007e20:	2301      	movs	r3, #1
 8007e22:	f7ff ff05 	bl	8007c30 <disk_read>
				res = FR_DISK_ERR;
 8007e26:	2800      	cmp	r0, #0
 8007e28:	bf1c      	itt	ne
 8007e2a:	2001      	movne	r0, #1
 8007e2c:	f04f 35ff 	movne.w	r5, #4294967295
			fs->winsect = sector;
 8007e30:	62e5      	str	r5, [r4, #44]	; 0x2c
}
 8007e32:	b003      	add	sp, #12
 8007e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 8007e36:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007e38:	f100 0130 	add.w	r1, r0, #48	; 0x30
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	7840      	ldrb	r0, [r0, #1]
 8007e40:	9101      	str	r1, [sp, #4]
 8007e42:	4632      	mov	r2, r6
 8007e44:	f7ff ff02 	bl	8007c4c <disk_write>
 8007e48:	b9b8      	cbnz	r0, 8007e7a <move_window.part.0+0x6e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007e4a:	6a22      	ldr	r2, [r4, #32]
 8007e4c:	69a3      	ldr	r3, [r4, #24]
 8007e4e:	9901      	ldr	r1, [sp, #4]
			fs->wflag = 0;
 8007e50:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007e52:	1ab2      	subs	r2, r6, r2
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d2e1      	bcs.n	8007e1c <move_window.part.0+0x10>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007e58:	78a7      	ldrb	r7, [r4, #2]
 8007e5a:	2f01      	cmp	r7, #1
 8007e5c:	d801      	bhi.n	8007e62 <move_window.part.0+0x56>
 8007e5e:	e7dd      	b.n	8007e1c <move_window.part.0+0x10>
					wsect += fs->fsize;
 8007e60:	69a3      	ldr	r3, [r4, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007e62:	7860      	ldrb	r0, [r4, #1]
 8007e64:	9101      	str	r1, [sp, #4]
					wsect += fs->fsize;
 8007e66:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8007e68:	4632      	mov	r2, r6
 8007e6a:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007e6c:	3f01      	subs	r7, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 8007e6e:	f7ff feed 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007e72:	2f01      	cmp	r7, #1
 8007e74:	9901      	ldr	r1, [sp, #4]
 8007e76:	d1f3      	bne.n	8007e60 <move_window.part.0+0x54>
 8007e78:	e7d0      	b.n	8007e1c <move_window.part.0+0x10>
			res = FR_DISK_ERR;
 8007e7a:	2001      	movs	r0, #1
}
 8007e7c:	b003      	add	sp, #12
 8007e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007e80 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (*path) {	/* If the pointer is not a null */
 8007e84:	6804      	ldr	r4, [r0, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007e86:	2300      	movs	r3, #0
 8007e88:	600b      	str	r3, [r1, #0]
	if (*path) {	/* If the pointer is not a null */
 8007e8a:	b174      	cbz	r4, 8007eaa <find_volume+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007e8c:	7825      	ldrb	r5, [r4, #0]
 8007e8e:	2d20      	cmp	r5, #32
 8007e90:	d914      	bls.n	8007ebc <find_volume+0x3c>
 8007e92:	462b      	mov	r3, r5
 8007e94:	46a4      	mov	ip, r4
 8007e96:	e003      	b.n	8007ea0 <find_volume+0x20>
 8007e98:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8007e9c:	2b20      	cmp	r3, #32
 8007e9e:	d90d      	bls.n	8007ebc <find_volume+0x3c>
 8007ea0:	2b3a      	cmp	r3, #58	; 0x3a
 8007ea2:	d1f9      	bne.n	8007e98 <find_volume+0x18>
			i = *tp++ - '0';
 8007ea4:	3401      	adds	r4, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007ea6:	45a4      	cmp	ip, r4
 8007ea8:	d003      	beq.n	8007eb2 <find_volume+0x32>
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 8007eaa:	240b      	movs	r4, #11
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 8007eac:	4620      	mov	r0, r4
 8007eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007eb2:	2d30      	cmp	r5, #48	; 0x30
 8007eb4:	d1f9      	bne.n	8007eaa <find_volume+0x2a>
					*path = ++tt;
 8007eb6:	f10c 0301 	add.w	r3, ip, #1
 8007eba:	6003      	str	r3, [r0, #0]
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007ebc:	4ba5      	ldr	r3, [pc, #660]	; (8008154 <find_volume+0x2d4>)
 8007ebe:	681d      	ldr	r5, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007ec0:	2d00      	cmp	r5, #0
 8007ec2:	f000 80db 	beq.w	800807c <find_volume+0x1fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8007ec6:	600d      	str	r5, [r1, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007ec8:	782b      	ldrb	r3, [r5, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007eca:	f002 04fe 	and.w	r4, r2, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007ece:	b17b      	cbz	r3, 8007ef0 <find_volume+0x70>
		stat = disk_status(fs->drv);
 8007ed0:	7868      	ldrb	r0, [r5, #1]
 8007ed2:	f7ff fe93 	bl	8007bfc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007ed6:	07c7      	lsls	r7, r0, #31
 8007ed8:	d40a      	bmi.n	8007ef0 <find_volume+0x70>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007eda:	2c00      	cmp	r4, #0
 8007edc:	f000 80bd 	beq.w	800805a <find_volume+0x1da>
 8007ee0:	f010 0404 	ands.w	r4, r0, #4
 8007ee4:	f000 80b9 	beq.w	800805a <find_volume+0x1da>
				return FR_WRITE_PROTECTED;
 8007ee8:	240a      	movs	r4, #10
}
 8007eea:	4620      	mov	r0, r4
 8007eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8007ef0:	2000      	movs	r0, #0
 8007ef2:	8028      	strh	r0, [r5, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007ef4:	f7ff fe8c 	bl	8007c10 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007ef8:	07c6      	lsls	r6, r0, #31
 8007efa:	f100 80b1 	bmi.w	8008060 <find_volume+0x1e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007efe:	b10c      	cbz	r4, 8007f04 <find_volume+0x84>
 8007f00:	0744      	lsls	r4, r0, #29
 8007f02:	d4f1      	bmi.n	8007ee8 <find_volume+0x68>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007f04:	2100      	movs	r1, #0
 8007f06:	4628      	mov	r0, r5
 8007f08:	f7ff ff3e 	bl	8007d88 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007f0c:	2802      	cmp	r0, #2
 8007f0e:	f000 8089 	beq.w	8008024 <find_volume+0x1a4>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007f12:	2804      	cmp	r0, #4
 8007f14:	f000 80b0 	beq.w	8008078 <find_volume+0x1f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007f18:	2801      	cmp	r0, #1
	bsect = 0;
 8007f1a:	bf98      	it	ls
 8007f1c:	2400      	movls	r4, #0
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007f1e:	f200 809b 	bhi.w	8008058 <find_volume+0x1d8>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007f22:	f8b5 303b 	ldrh.w	r3, [r5, #59]	; 0x3b
 8007f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f2a:	f040 8095 	bne.w	8008058 <find_volume+0x1d8>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007f2e:	f8b5 2046 	ldrh.w	r2, [r5, #70]	; 0x46
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007f32:	b902      	cbnz	r2, 8007f36 <find_volume+0xb6>
	rv = rv << 8 | ptr[0];
 8007f34:	6d6a      	ldr	r2, [r5, #84]	; 0x54
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007f36:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
		fs->fsize = fasize;
 8007f3a:	61aa      	str	r2, [r5, #24]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007f3c:	1e59      	subs	r1, r3, #1
 8007f3e:	2901      	cmp	r1, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007f40:	70ab      	strb	r3, [r5, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007f42:	f200 8089 	bhi.w	8008058 <find_volume+0x1d8>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007f46:	f895 103d 	ldrb.w	r1, [r5, #61]	; 0x3d
 8007f4a:	b288      	uxth	r0, r1
 8007f4c:	8168      	strh	r0, [r5, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	f000 8082 	beq.w	8008058 <find_volume+0x1d8>
 8007f54:	1e48      	subs	r0, r1, #1
 8007f56:	4208      	tst	r0, r1
 8007f58:	d17e      	bne.n	8008058 <find_volume+0x1d8>
	rv = ptr[1];
 8007f5a:	f8b5 7041 	ldrh.w	r7, [r5, #65]	; 0x41
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007f5e:	812f      	strh	r7, [r5, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007f60:	0738      	lsls	r0, r7, #28
 8007f62:	d179      	bne.n	8008058 <find_volume+0x1d8>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007f64:	f8b5 0043 	ldrh.w	r0, [r5, #67]	; 0x43
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007f68:	b900      	cbnz	r0, 8007f6c <find_volume+0xec>
	rv = rv << 8 | ptr[0];
 8007f6a:	6d28      	ldr	r0, [r5, #80]	; 0x50
	rv = ptr[1];
 8007f6c:	8fee      	ldrh	r6, [r5, #62]	; 0x3e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007f6e:	2e00      	cmp	r6, #0
 8007f70:	d072      	beq.n	8008058 <find_volume+0x1d8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007f72:	fb02 f303 	mul.w	r3, r2, r3
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007f76:	eb06 1c17 	add.w	ip, r6, r7, lsr #4
 8007f7a:	449c      	add	ip, r3
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007f7c:	4560      	cmp	r0, ip
 8007f7e:	d36b      	bcc.n	8008058 <find_volume+0x1d8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007f80:	eba0 0e0c 	sub.w	lr, r0, ip
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007f84:	458e      	cmp	lr, r1
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007f86:	fbbe f0f1 	udiv	r0, lr, r1
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007f8a:	d365      	bcc.n	8008058 <find_volume+0x1d8>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007f8c:	f64f 71f5 	movw	r1, #65525	; 0xfff5
 8007f90:	4288      	cmp	r0, r1
 8007f92:	f200 8091 	bhi.w	80080b8 <find_volume+0x238>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007f96:	f640 71f5 	movw	r1, #4085	; 0xff5
 8007f9a:	4288      	cmp	r0, r1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007f9c:	4426      	add	r6, r4
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007f9e:	f100 0002 	add.w	r0, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8007fa2:	eb0c 0104 	add.w	r1, ip, r4
		fs->volbase = bsect;							/* Volume start sector */
 8007fa6:	61ec      	str	r4, [r5, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 8007fa8:	62a9      	str	r1, [r5, #40]	; 0x28
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007faa:	6168      	str	r0, [r5, #20]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007fac:	622e      	str	r6, [r5, #32]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007fae:	f200 80a3 	bhi.w	80080f8 <find_volume+0x278>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007fb2:	2f00      	cmp	r7, #0
 8007fb4:	d050      	beq.n	8008058 <find_volume+0x1d8>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007fb6:	eb00 0140 	add.w	r1, r0, r0, lsl #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007fba:	4433      	add	r3, r6
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007fbc:	f000 0001 	and.w	r0, r0, #1
 8007fc0:	eb00 0051 	add.w	r0, r0, r1, lsr #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007fc4:	626b      	str	r3, [r5, #36]	; 0x24
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007fc6:	2101      	movs	r1, #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007fc8:	f200 10ff 	addw	r0, r0, #511	; 0x1ff
 8007fcc:	ebb2 2f50 	cmp.w	r2, r0, lsr #9
 8007fd0:	d342      	bcc.n	8008058 <find_volume+0x1d8>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd6:	e9c5 3303 	strd	r3, r3, [r5, #12]
		fs->fsi_flag = 0x80;
 8007fda:	2280      	movs	r2, #128	; 0x80
 8007fdc:	712a      	strb	r2, [r5, #4]
	fs->id = ++Fsid;		/* File system mount ID */
 8007fde:	485e      	ldr	r0, [pc, #376]	; (8008158 <find_volume+0x2d8>)
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fe0:	4b5e      	ldr	r3, [pc, #376]	; (800815c <find_volume+0x2dc>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8007fe2:	7029      	strb	r1, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007fe4:	8802      	ldrh	r2, [r0, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fe6:	6819      	ldr	r1, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007fe8:	3201      	adds	r2, #1
 8007fea:	b292      	uxth	r2, r2
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fec:	428d      	cmp	r5, r1
	fs->id = ++Fsid;		/* File system mount ID */
 8007fee:	80ea      	strh	r2, [r5, #6]
 8007ff0:	8002      	strh	r2, [r0, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007ff2:	bf04      	itt	eq
 8007ff4:	2200      	moveq	r2, #0
 8007ff6:	601a      	streq	r2, [r3, #0]
 8007ff8:	691a      	ldr	r2, [r3, #16]
 8007ffa:	4295      	cmp	r5, r2
 8007ffc:	bf04      	itt	eq
 8007ffe:	2200      	moveq	r2, #0
 8008000:	611a      	streq	r2, [r3, #16]
 8008002:	6a1a      	ldr	r2, [r3, #32]
 8008004:	4295      	cmp	r5, r2
 8008006:	bf04      	itt	eq
 8008008:	2200      	moveq	r2, #0
 800800a:	621a      	streq	r2, [r3, #32]
 800800c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800800e:	4295      	cmp	r5, r2
 8008010:	bf04      	itt	eq
 8008012:	2200      	moveq	r2, #0
 8008014:	631a      	streq	r2, [r3, #48]	; 0x30
 8008016:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008018:	4295      	cmp	r5, r2
 800801a:	bf04      	itt	eq
 800801c:	2200      	moveq	r2, #0
 800801e:	641a      	streq	r2, [r3, #64]	; 0x40
	return FR_OK;
 8008020:	2400      	movs	r4, #0
 8008022:	e01a      	b.n	800805a <find_volume+0x1da>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008024:	f895 41f2 	ldrb.w	r4, [r5, #498]	; 0x1f2
 8008028:	b10c      	cbz	r4, 800802e <find_volume+0x1ae>
	rv = rv << 8 | ptr[0];
 800802a:	f8d5 41f6 	ldr.w	r4, [r5, #502]	; 0x1f6
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800802e:	f895 3202 	ldrb.w	r3, [r5, #514]	; 0x202
 8008032:	b32b      	cbz	r3, 8008080 <find_volume+0x200>
	rv = rv << 8 | ptr[0];
 8008034:	f8d5 8206 	ldr.w	r8, [r5, #518]	; 0x206
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008038:	f895 7212 	ldrb.w	r7, [r5, #530]	; 0x212
 800803c:	b10f      	cbz	r7, 8008042 <find_volume+0x1c2>
	rv = rv << 8 | ptr[0];
 800803e:	f8d5 7216 	ldr.w	r7, [r5, #534]	; 0x216
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008042:	f895 6222 	ldrb.w	r6, [r5, #546]	; 0x222
 8008046:	b10e      	cbz	r6, 800804c <find_volume+0x1cc>
	rv = rv << 8 | ptr[0];
 8008048:	f8d5 6226 	ldr.w	r6, [r5, #550]	; 0x226
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800804c:	b9d4      	cbnz	r4, 8008084 <find_volume+0x204>
 800804e:	f1b8 0f00 	cmp.w	r8, #0
 8008052:	d121      	bne.n	8008098 <find_volume+0x218>
 8008054:	bb47      	cbnz	r7, 80080a8 <find_volume+0x228>
 8008056:	b93e      	cbnz	r6, 8008068 <find_volume+0x1e8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008058:	240d      	movs	r4, #13
}
 800805a:	4620      	mov	r0, r4
 800805c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008060:	2403      	movs	r4, #3
}
 8008062:	4620      	mov	r0, r4
 8008064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008068:	4631      	mov	r1, r6
 800806a:	4628      	mov	r0, r5
 800806c:	f7ff fe8c 	bl	8007d88 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008070:	2801      	cmp	r0, #1
 8008072:	d948      	bls.n	8008106 <find_volume+0x286>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008074:	2804      	cmp	r0, #4
 8008076:	d1ef      	bne.n	8008058 <find_volume+0x1d8>
 8008078:	2401      	movs	r4, #1
 800807a:	e7ee      	b.n	800805a <find_volume+0x1da>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800807c:	240c      	movs	r4, #12
 800807e:	e7ec      	b.n	800805a <find_volume+0x1da>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008080:	4698      	mov	r8, r3
 8008082:	e7d9      	b.n	8008038 <find_volume+0x1b8>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008084:	4621      	mov	r1, r4
 8008086:	4628      	mov	r0, r5
 8008088:	f7ff fe7e 	bl	8007d88 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800808c:	2801      	cmp	r0, #1
 800808e:	f67f af48 	bls.w	8007f22 <find_volume+0xa2>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008092:	f1b8 0f00 	cmp.w	r8, #0
 8008096:	d0dd      	beq.n	8008054 <find_volume+0x1d4>
 8008098:	4641      	mov	r1, r8
 800809a:	4628      	mov	r0, r5
 800809c:	f7ff fe74 	bl	8007d88 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80080a0:	2801      	cmp	r0, #1
 80080a2:	d8d7      	bhi.n	8008054 <find_volume+0x1d4>
 80080a4:	4644      	mov	r4, r8
 80080a6:	e73c      	b.n	8007f22 <find_volume+0xa2>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80080a8:	4639      	mov	r1, r7
 80080aa:	4628      	mov	r0, r5
 80080ac:	f7ff fe6c 	bl	8007d88 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80080b0:	2801      	cmp	r0, #1
 80080b2:	d8d0      	bhi.n	8008056 <find_volume+0x1d6>
 80080b4:	463c      	mov	r4, r7
 80080b6:	e734      	b.n	8007f22 <find_volume+0xa2>
		fs->database = bsect + sysect;					/* Data start sector */
 80080b8:	eb0c 0304 	add.w	r3, ip, r4
 80080bc:	62ab      	str	r3, [r5, #40]	; 0x28
	rv = rv << 8 | ptr[0];
 80080be:	f8b5 305a 	ldrh.w	r3, [r5, #90]	; 0x5a
		fs->volbase = bsect;							/* Volume start sector */
 80080c2:	61ec      	str	r4, [r5, #28]
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80080c4:	3002      	adds	r0, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80080c6:	4426      	add	r6, r4
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80080c8:	433b      	orrs	r3, r7
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80080ca:	622e      	str	r6, [r5, #32]
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80080cc:	6168      	str	r0, [r5, #20]
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80080ce:	d1c3      	bne.n	8008058 <find_volume+0x1d8>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80080d0:	0080      	lsls	r0, r0, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80080d2:	f200 13ff 	addw	r3, r0, #511	; 0x1ff
	rv = rv << 8 | ptr[0];
 80080d6:	6de9      	ldr	r1, [r5, #92]	; 0x5c
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80080d8:	6269      	str	r1, [r5, #36]	; 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80080da:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
 80080de:	d3bb      	bcc.n	8008058 <find_volume+0x1d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80080e0:	f8b5 2060 	ldrh.w	r2, [r5, #96]	; 0x60
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80080e4:	f04f 33ff 	mov.w	r3, #4294967295
		fs->fsi_flag = 0x80;
 80080e8:	2180      	movs	r1, #128	; 0x80
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80080ea:	2a01      	cmp	r2, #1
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80080ec:	e9c5 3303 	strd	r3, r3, [r5, #12]
		fs->fsi_flag = 0x80;
 80080f0:	7129      	strb	r1, [r5, #4]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80080f2:	d00a      	beq.n	800810a <find_volume+0x28a>
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80080f4:	2103      	movs	r1, #3
 80080f6:	e772      	b.n	8007fde <find_volume+0x15e>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80080f8:	2f00      	cmp	r7, #0
 80080fa:	d0ad      	beq.n	8008058 <find_volume+0x1d8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80080fc:	4433      	add	r3, r6
 80080fe:	626b      	str	r3, [r5, #36]	; 0x24
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008100:	0040      	lsls	r0, r0, #1
 8008102:	2102      	movs	r1, #2
 8008104:	e760      	b.n	8007fc8 <find_volume+0x148>
 8008106:	4634      	mov	r4, r6
 8008108:	e70b      	b.n	8007f22 <find_volume+0xa2>
	if (sector != fs->winsect) {	/* Window offset changed? */
 800810a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			&& move_window(fs, bsect + 1) == FR_OK)
 800810c:	1c61      	adds	r1, r4, #1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800810e:	4299      	cmp	r1, r3
 8008110:	d004      	beq.n	800811c <find_volume+0x29c>
 8008112:	4628      	mov	r0, r5
 8008114:	f7ff fe7a 	bl	8007e0c <move_window.part.0>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008118:	2800      	cmp	r0, #0
 800811a:	d1eb      	bne.n	80080f4 <find_volume+0x274>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800811c:	f8b5 222e 	ldrh.w	r2, [r5, #558]	; 0x22e
 8008120:	f64a 2355 	movw	r3, #43605	; 0xaa55
			fs->fsi_flag = 0;
 8008124:	2100      	movs	r1, #0
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008126:	429a      	cmp	r2, r3
			fs->fsi_flag = 0;
 8008128:	7129      	strb	r1, [r5, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800812a:	d1e3      	bne.n	80080f4 <find_volume+0x274>
	rv = rv << 8 | ptr[0];
 800812c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800812e:	4b0c      	ldr	r3, [pc, #48]	; (8008160 <find_volume+0x2e0>)
 8008130:	429a      	cmp	r2, r3
 8008132:	d1df      	bne.n	80080f4 <find_volume+0x274>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008134:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
	rv = rv << 8 | ptr[0];
 8008138:	f8d5 2214 	ldr.w	r2, [r5, #532]	; 0x214
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800813c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8008140:	3320      	adds	r3, #32
 8008142:	429a      	cmp	r2, r3
 8008144:	d1d6      	bne.n	80080f4 <find_volume+0x274>
	rv = rv << 8 | ptr[0];
 8008146:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800814a:	f8d5 221c 	ldr.w	r2, [r5, #540]	; 0x21c
 800814e:	e9c5 2303 	strd	r2, r3, [r5, #12]
 8008152:	e7cf      	b.n	80080f4 <find_volume+0x274>
 8008154:	2000d3a8 	.word	0x2000d3a8
 8008158:	2000d3fc 	.word	0x2000d3fc
 800815c:	2000d3ac 	.word	0x2000d3ac
 8008160:	41615252 	.word	0x41615252

08008164 <put_fat.part.0>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 8008164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		switch (fs->fs_type) {
 8008168:	7803      	ldrb	r3, [r0, #0]
 800816a:	2b02      	cmp	r3, #2
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800816c:	4604      	mov	r4, r0
 800816e:	460d      	mov	r5, r1
 8008170:	4616      	mov	r6, r2
		switch (fs->fs_type) {
 8008172:	d006      	beq.n	8008182 <put_fat.part.0+0x1e>
 8008174:	2b03      	cmp	r3, #3
 8008176:	d052      	beq.n	800821e <put_fat.part.0+0xba>
 8008178:	2b01      	cmp	r3, #1
 800817a:	d01b      	beq.n	80081b4 <put_fat.part.0+0x50>
 800817c:	2002      	movs	r0, #2
}
 800817e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008182:	6a01      	ldr	r1, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008184:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008186:	eb01 2115 	add.w	r1, r1, r5, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 800818a:	4299      	cmp	r1, r3
 800818c:	d003      	beq.n	8008196 <put_fat.part.0+0x32>
 800818e:	f7ff fe3d 	bl	8007e0c <move_window.part.0>
			if (res != FR_OK) break;
 8008192:	2800      	cmp	r0, #0
 8008194:	d1f3      	bne.n	800817e <put_fat.part.0+0x1a>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008196:	006d      	lsls	r5, r5, #1
 8008198:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800819c:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
 80081a0:	1959      	adds	r1, r3, r5
	*ptr++ = (BYTE)val; val >>= 8;
 80081a2:	555e      	strb	r6, [r3, r5]
 80081a4:	f3c6 2207 	ubfx	r2, r6, #8, #8
			fs->wflag = 1;
 80081a8:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 80081aa:	704a      	strb	r2, [r1, #1]
			fs->wflag = 1;
 80081ac:	70e3      	strb	r3, [r4, #3]
			break;
 80081ae:	2000      	movs	r0, #0
}
 80081b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			bc = (UINT)clst; bc += bc / 2;
 80081b4:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80081b8:	6a01      	ldr	r1, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80081ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80081bc:	eb01 2157 	add.w	r1, r1, r7, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80081c0:	4299      	cmp	r1, r3
 80081c2:	d003      	beq.n	80081cc <put_fat.part.0+0x68>
 80081c4:	f7ff fe22 	bl	8007e0c <move_window.part.0>
			if (res != FR_OK) break;
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d1d8      	bne.n	800817e <put_fat.part.0+0x1a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80081cc:	07eb      	lsls	r3, r5, #31
			p = fs->win + bc++ % SS(fs);
 80081ce:	f107 0801 	add.w	r8, r7, #1
 80081d2:	f104 0930 	add.w	r9, r4, #48	; 0x30
 80081d6:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80081da:	d542      	bpl.n	8008262 <put_fat.part.0+0xfe>
 80081dc:	f819 3007 	ldrb.w	r3, [r9, r7]
 80081e0:	f003 030f 	and.w	r3, r3, #15
 80081e4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 80081e8:	f809 3007 	strb.w	r3, [r9, r7]
			fs->wflag = 1;
 80081ec:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80081ee:	6a21      	ldr	r1, [r4, #32]
			fs->wflag = 1;
 80081f0:	70e3      	strb	r3, [r4, #3]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80081f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80081f4:	eb01 2158 	add.w	r1, r1, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80081f8:	4299      	cmp	r1, r3
 80081fa:	d004      	beq.n	8008206 <put_fat.part.0+0xa2>
 80081fc:	4620      	mov	r0, r4
 80081fe:	f7ff fe05 	bl	8007e0c <move_window.part.0>
			if (res != FR_OK) break;
 8008202:	2800      	cmp	r0, #0
 8008204:	d1bb      	bne.n	800817e <put_fat.part.0+0x1a>
			p = fs->win + bc % SS(fs);
 8008206:	f3c8 0808 	ubfx	r8, r8, #0, #9
 800820a:	44c8      	add	r8, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800820c:	f3c6 1207 	ubfx	r2, r6, #4, #8
			fs->wflag = 1;
 8008210:	2301      	movs	r3, #1
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008212:	f888 2000 	strb.w	r2, [r8]
			fs->wflag = 1;
 8008216:	70e3      	strb	r3, [r4, #3]
			break;
 8008218:	2000      	movs	r0, #0
}
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800821e:	6a01      	ldr	r1, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008220:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008222:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008226:	4299      	cmp	r1, r3
 8008228:	d003      	beq.n	8008232 <put_fat.part.0+0xce>
 800822a:	f7ff fdef 	bl	8007e0c <move_window.part.0>
			if (res != FR_OK) break;
 800822e:	2800      	cmp	r0, #0
 8008230:	d1a5      	bne.n	800817e <put_fat.part.0+0x1a>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008232:	00ad      	lsls	r5, r5, #2
 8008234:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8008238:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 800823c:	f026 4270 	bic.w	r2, r6, #4026531840	; 0xf0000000
	rv = rv << 8 | ptr[0];
 8008240:	5943      	ldr	r3, [r0, r5]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008242:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008246:	1941      	adds	r1, r0, r5
 8008248:	431a      	orrs	r2, r3
	*ptr++ = (BYTE)val; val >>= 8;
 800824a:	0c13      	lsrs	r3, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800824c:	5542      	strb	r2, [r0, r5]
 800824e:	0a10      	lsrs	r0, r2, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8008250:	708b      	strb	r3, [r1, #2]
 8008252:	0e12      	lsrs	r2, r2, #24
			fs->wflag = 1;
 8008254:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 8008256:	7048      	strb	r0, [r1, #1]
	*ptr++ = (BYTE)val;
 8008258:	70ca      	strb	r2, [r1, #3]
			fs->wflag = 1;
 800825a:	70e3      	strb	r3, [r4, #3]
			break;
 800825c:	2000      	movs	r0, #0
}
 800825e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008262:	f809 6007 	strb.w	r6, [r9, r7]
			fs->wflag = 1;
 8008266:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008268:	6a21      	ldr	r1, [r4, #32]
			fs->wflag = 1;
 800826a:	70e3      	strb	r3, [r4, #3]
	if (sector != fs->winsect) {	/* Window offset changed? */
 800826c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800826e:	eb01 2158 	add.w	r1, r1, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008272:	4299      	cmp	r1, r3
 8008274:	d005      	beq.n	8008282 <put_fat.part.0+0x11e>
 8008276:	4620      	mov	r0, r4
 8008278:	f7ff fdc8 	bl	8007e0c <move_window.part.0>
			if (res != FR_OK) break;
 800827c:	2800      	cmp	r0, #0
 800827e:	f47f af7e 	bne.w	800817e <put_fat.part.0+0x1a>
			p = fs->win + bc % SS(fs);
 8008282:	f3c8 0808 	ubfx	r8, r8, #0, #9
 8008286:	44c8      	add	r8, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008288:	f3c6 2203 	ubfx	r2, r6, #8, #4
 800828c:	f898 3000 	ldrb.w	r3, [r8]
 8008290:	f023 060f 	bic.w	r6, r3, #15
 8008294:	4332      	orrs	r2, r6
 8008296:	e7bb      	b.n	8008210 <put_fat.part.0+0xac>

08008298 <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008298:	2901      	cmp	r1, #1
 800829a:	d90e      	bls.n	80082ba <get_fat.isra.0+0x22>
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800829c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800829e:	6943      	ldr	r3, [r0, #20]
 80082a0:	4299      	cmp	r1, r3
 80082a2:	460c      	mov	r4, r1
 80082a4:	4605      	mov	r5, r0
 80082a6:	d206      	bcs.n	80082b6 <get_fat.isra.0+0x1e>
		switch (fs->fs_type) {
 80082a8:	7803      	ldrb	r3, [r0, #0]
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	d03e      	beq.n	800832c <get_fat.isra.0+0x94>
 80082ae:	2b03      	cmp	r3, #3
 80082b0:	d02b      	beq.n	800830a <get_fat.isra.0+0x72>
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d003      	beq.n	80082be <get_fat.isra.0+0x26>
 80082b6:	2001      	movs	r0, #1
}
 80082b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 80082ba:	2001      	movs	r0, #1
}
 80082bc:	4770      	bx	lr
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082be:	6a03      	ldr	r3, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80082c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
			bc = (UINT)clst; bc += bc / 2;
 80082c2:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082c6:	eb03 2157 	add.w	r1, r3, r7, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80082ca:	4291      	cmp	r1, r2
 80082cc:	d004      	beq.n	80082d8 <get_fat.isra.0+0x40>
 80082ce:	f7ff fd9d 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082d2:	bba0      	cbnz	r0, 800833e <get_fat.isra.0+0xa6>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082d4:	6a2b      	ldr	r3, [r5, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80082d6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
			wc = fs->win[bc++ % SS(fs)];
 80082d8:	f3c7 0008 	ubfx	r0, r7, #0, #9
 80082dc:	3701      	adds	r7, #1
 80082de:	4428      	add	r0, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082e0:	eb03 2157 	add.w	r1, r3, r7, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80082e4:	4291      	cmp	r1, r2
			wc = fs->win[bc++ % SS(fs)];
 80082e6:	f890 6030 	ldrb.w	r6, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 80082ea:	d003      	beq.n	80082f4 <get_fat.isra.0+0x5c>
 80082ec:	4628      	mov	r0, r5
 80082ee:	f7ff fd8d 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082f2:	bb20      	cbnz	r0, 800833e <get_fat.isra.0+0xa6>
			wc |= fs->win[bc % SS(fs)] << 8;
 80082f4:	f3c7 0708 	ubfx	r7, r7, #0, #9
 80082f8:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80082fa:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 80082fc:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 8008300:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008304:	d524      	bpl.n	8008350 <get_fat.isra.0+0xb8>
 8008306:	0900      	lsrs	r0, r0, #4
}
 8008308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800830a:	6a01      	ldr	r1, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 800830c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800830e:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008312:	4299      	cmp	r1, r3
 8008314:	d002      	beq.n	800831c <get_fat.isra.0+0x84>
 8008316:	f7ff fd79 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800831a:	b980      	cbnz	r0, 800833e <get_fat.isra.0+0xa6>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800831c:	00a4      	lsls	r4, r4, #2
 800831e:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
	rv = rv << 8 | ptr[0];
 8008322:	4425      	add	r5, r4
 8008324:	6b28      	ldr	r0, [r5, #48]	; 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008326:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
}
 800832a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800832c:	6a01      	ldr	r1, [r0, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 800832e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008330:	eb01 2114 	add.w	r1, r1, r4, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008334:	4299      	cmp	r1, r3
 8008336:	d005      	beq.n	8008344 <get_fat.isra.0+0xac>
 8008338:	f7ff fd68 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800833c:	b110      	cbz	r0, 8008344 <get_fat.isra.0+0xac>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800833e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008344:	0064      	lsls	r4, r4, #1
 8008346:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 800834a:	4425      	add	r5, r4
 800834c:	8e28      	ldrh	r0, [r5, #48]	; 0x30
}
 800834e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008350:	f3c0 000b 	ubfx	r0, r0, #0, #12
}
 8008354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008356:	bf00      	nop

08008358 <sync_fs>:
{
 8008358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800835a:	78c3      	ldrb	r3, [r0, #3]
{
 800835c:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800835e:	b95b      	cbnz	r3, 8008378 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008360:	7823      	ldrb	r3, [r4, #0]
 8008362:	2b03      	cmp	r3, #3
 8008364:	d029      	beq.n	80083ba <sync_fs+0x62>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008366:	2200      	movs	r2, #0
 8008368:	7860      	ldrb	r0, [r4, #1]
 800836a:	4611      	mov	r1, r2
 800836c:	f7ff fc7c 	bl	8007c68 <disk_ioctl>
			res = FR_DISK_ERR;
 8008370:	3800      	subs	r0, #0
 8008372:	bf18      	it	ne
 8008374:	2001      	movne	r0, #1
}
 8008376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 8008378:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800837a:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800837e:	2301      	movs	r3, #1
 8008380:	7840      	ldrb	r0, [r0, #1]
 8008382:	462a      	mov	r2, r5
 8008384:	4639      	mov	r1, r7
 8008386:	f7ff fc61 	bl	8007c4c <disk_write>
 800838a:	2800      	cmp	r0, #0
 800838c:	d150      	bne.n	8008430 <sync_fs+0xd8>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800838e:	6a22      	ldr	r2, [r4, #32]
 8008390:	69a3      	ldr	r3, [r4, #24]
			fs->wflag = 0;
 8008392:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008394:	1aaa      	subs	r2, r5, r2
 8008396:	429a      	cmp	r2, r3
 8008398:	d2e2      	bcs.n	8008360 <sync_fs+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800839a:	78a6      	ldrb	r6, [r4, #2]
 800839c:	2e01      	cmp	r6, #1
 800839e:	d801      	bhi.n	80083a4 <sync_fs+0x4c>
 80083a0:	e7de      	b.n	8008360 <sync_fs+0x8>
					wsect += fs->fsize;
 80083a2:	69a3      	ldr	r3, [r4, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 80083a4:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 80083a6:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80083a8:	462a      	mov	r2, r5
 80083aa:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083ac:	3e01      	subs	r6, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 80083ae:	4639      	mov	r1, r7
 80083b0:	f7ff fc4c 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083b4:	2e01      	cmp	r6, #1
 80083b6:	d1f4      	bne.n	80083a2 <sync_fs+0x4a>
 80083b8:	e7d2      	b.n	8008360 <sync_fs+0x8>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80083ba:	7926      	ldrb	r6, [r4, #4]
 80083bc:	2e01      	cmp	r6, #1
 80083be:	d1d2      	bne.n	8008366 <sync_fs+0xe>
			mem_set(fs->win, 0, SS(fs));
 80083c0:	f104 0730 	add.w	r7, r4, #48	; 0x30
		*d++ = (BYTE)val;
 80083c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083c8:	2100      	movs	r1, #0
 80083ca:	4638      	mov	r0, r7
 80083cc:	f00c fa1c 	bl	8014808 <memset>
	*ptr++ = (BYTE)val; val >>= 8;
 80083d0:	4b18      	ldr	r3, [pc, #96]	; (8008434 <sync_fs+0xdc>)
 80083d2:	6323      	str	r3, [r4, #48]	; 0x30
 80083d4:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80083d8:	6922      	ldr	r2, [r4, #16]
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80083da:	68e5      	ldr	r5, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 80083dc:	f884 2218 	strb.w	r2, [r4, #536]	; 0x218
 80083e0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80083e4:	3320      	adds	r3, #32
 80083e6:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
 80083ea:	0a13      	lsrs	r3, r2, #8
	*ptr++ = (BYTE)val; val >>= 8;
 80083ec:	f884 3219 	strb.w	r3, [r4, #537]	; 0x219
 80083f0:	0c13      	lsrs	r3, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80083f2:	0e12      	lsrs	r2, r2, #24
	*ptr++ = (BYTE)val;
 80083f4:	f884 221b 	strb.w	r2, [r4, #539]	; 0x21b
			fs->winsect = fs->volbase + 1;
 80083f8:	69e2      	ldr	r2, [r4, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 80083fa:	f884 521c 	strb.w	r5, [r4, #540]	; 0x21c
 80083fe:	0a28      	lsrs	r0, r5, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8008400:	f64a 2155 	movw	r1, #43605	; 0xaa55
			fs->winsect = fs->volbase + 1;
 8008404:	3201      	adds	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 8008406:	f884 021d 	strb.w	r0, [r4, #541]	; 0x21d
 800840a:	0c28      	lsrs	r0, r5, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800840c:	0e2d      	lsrs	r5, r5, #24
	*ptr++ = (BYTE)val; val >>= 8;
 800840e:	f8a4 122e 	strh.w	r1, [r4, #558]	; 0x22e
	*ptr++ = (BYTE)val; val >>= 8;
 8008412:	f884 321a 	strb.w	r3, [r4, #538]	; 0x21a
 8008416:	f884 021e 	strb.w	r0, [r4, #542]	; 0x21e
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800841a:	4633      	mov	r3, r6
 800841c:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800841e:	62e2      	str	r2, [r4, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008420:	4639      	mov	r1, r7
	*ptr++ = (BYTE)val;
 8008422:	f884 521f 	strb.w	r5, [r4, #543]	; 0x21f
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008426:	f7ff fc11 	bl	8007c4c <disk_write>
			fs->fsi_flag = 0;
 800842a:	2300      	movs	r3, #0
 800842c:	7123      	strb	r3, [r4, #4]
 800842e:	e79a      	b.n	8008366 <sync_fs+0xe>
			res = FR_DISK_ERR;
 8008430:	2001      	movs	r0, #1
}
 8008432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008434:	41615252 	.word	0x41615252

08008438 <create_chain>:
{
 8008438:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 800843c:	f8d0 8000 	ldr.w	r8, [r0]
{
 8008440:	4607      	mov	r7, r0
	if (clst == 0) {	/* Create a new chain */
 8008442:	4689      	mov	r9, r1
 8008444:	2900      	cmp	r1, #0
 8008446:	f040 808b 	bne.w	8008560 <create_chain+0x128>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800844a:	f8d8 600c 	ldr.w	r6, [r8, #12]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800844e:	f8d8 3014 	ldr.w	r3, [r8, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008452:	b9be      	cbnz	r6, 8008484 <create_chain+0x4c>
 8008454:	2601      	movs	r6, #1
		ncl = scl;	/* Start cluster */
 8008456:	4634      	mov	r4, r6
			ncl++;							/* Next cluster */
 8008458:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800845a:	429c      	cmp	r4, r3
 800845c:	d316      	bcc.n	800848c <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 800845e:	2e01      	cmp	r6, #1
 8008460:	f000 808c 	beq.w	800857c <create_chain+0x144>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008464:	683d      	ldr	r5, [r7, #0]
				ncl = 2;
 8008466:	2402      	movs	r4, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008468:	696b      	ldr	r3, [r5, #20]
 800846a:	42a3      	cmp	r3, r4
 800846c:	d906      	bls.n	800847c <create_chain+0x44>
		switch (fs->fs_type) {
 800846e:	782b      	ldrb	r3, [r5, #0]
 8008470:	2b02      	cmp	r3, #2
 8008472:	d064      	beq.n	800853e <create_chain+0x106>
 8008474:	2b03      	cmp	r3, #3
 8008476:	d04f      	beq.n	8008518 <create_chain+0xe0>
 8008478:	2b01      	cmp	r3, #1
 800847a:	d00b      	beq.n	8008494 <create_chain+0x5c>
 800847c:	2401      	movs	r4, #1
}
 800847e:	4620      	mov	r0, r4
 8008480:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008484:	42b3      	cmp	r3, r6
 8008486:	bf98      	it	ls
 8008488:	2601      	movls	r6, #1
 800848a:	e7e4      	b.n	8008456 <create_chain+0x1e>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800848c:	2c01      	cmp	r4, #1
 800848e:	683d      	ldr	r5, [r7, #0]
 8008490:	d9f4      	bls.n	800847c <create_chain+0x44>
 8008492:	e7e9      	b.n	8008468 <create_chain+0x30>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008494:	6a2b      	ldr	r3, [r5, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008496:	6aea      	ldr	r2, [r5, #44]	; 0x2c
			bc = (UINT)clst; bc += bc / 2;
 8008498:	eb04 0b54 	add.w	fp, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800849c:	eb03 215b 	add.w	r1, r3, fp, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80084a0:	4291      	cmp	r1, r2
 80084a2:	d005      	beq.n	80084b0 <create_chain+0x78>
 80084a4:	4628      	mov	r0, r5
 80084a6:	f7ff fcb1 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80084aa:	bb80      	cbnz	r0, 800850e <create_chain+0xd6>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80084ac:	6a2b      	ldr	r3, [r5, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80084ae:	6aea      	ldr	r2, [r5, #44]	; 0x2c
			wc = fs->win[bc++ % SS(fs)];
 80084b0:	f3cb 0008 	ubfx	r0, fp, #0, #9
 80084b4:	f10b 0b01 	add.w	fp, fp, #1
 80084b8:	4428      	add	r0, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80084ba:	eb03 215b 	add.w	r1, r3, fp, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 80084be:	4291      	cmp	r1, r2
			wc = fs->win[bc++ % SS(fs)];
 80084c0:	f890 a030 	ldrb.w	sl, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 80084c4:	d003      	beq.n	80084ce <create_chain+0x96>
 80084c6:	4628      	mov	r0, r5
 80084c8:	f7ff fca0 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80084cc:	b9f8      	cbnz	r0, 800850e <create_chain+0xd6>
			wc |= fs->win[bc % SS(fs)] << 8;
 80084ce:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 80084d2:	445d      	add	r5, fp
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80084d4:	07e2      	lsls	r2, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 80084d6:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 80084da:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80084de:	d551      	bpl.n	8008584 <create_chain+0x14c>
 80084e0:	091b      	lsrs	r3, r3, #4
			if (cs == 0) break;				/* Found a free cluster */
 80084e2:	b133      	cbz	r3, 80084f2 <create_chain+0xba>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d0c9      	beq.n	800847c <create_chain+0x44>
			if (ncl == scl) return 0;		/* No free cluster */
 80084e8:	42a6      	cmp	r6, r4
 80084ea:	d047      	beq.n	800857c <create_chain+0x144>
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80084ec:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80084f0:	e7b2      	b.n	8008458 <create_chain+0x20>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80084f2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80084f6:	42a3      	cmp	r3, r4
 80084f8:	d9c0      	bls.n	800847c <create_chain+0x44>
 80084fa:	f04f 32ff 	mov.w	r2, #4294967295
 80084fe:	4621      	mov	r1, r4
 8008500:	4640      	mov	r0, r8
 8008502:	f7ff fe2f 	bl	8008164 <put_fat.part.0>
		if (res == FR_OK && clst != 0) {
 8008506:	2800      	cmp	r0, #0
 8008508:	d03f      	beq.n	800858a <create_chain+0x152>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800850a:	2801      	cmp	r0, #1
 800850c:	d1b6      	bne.n	800847c <create_chain+0x44>
 800850e:	f04f 34ff 	mov.w	r4, #4294967295
}
 8008512:	4620      	mov	r0, r4
 8008514:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008518:	6a29      	ldr	r1, [r5, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 800851a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800851c:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008520:	4299      	cmp	r1, r3
 8008522:	d004      	beq.n	800852e <create_chain+0xf6>
 8008524:	4628      	mov	r0, r5
 8008526:	f7ff fc71 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800852a:	2800      	cmp	r0, #0
 800852c:	d1ef      	bne.n	800850e <create_chain+0xd6>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800852e:	00a3      	lsls	r3, r4, #2
 8008530:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
	rv = rv << 8 | ptr[0];
 8008534:	441d      	add	r5, r3
 8008536:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008538:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
			break;
 800853c:	e7d1      	b.n	80084e2 <create_chain+0xaa>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800853e:	6a29      	ldr	r1, [r5, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008540:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008542:	eb01 2114 	add.w	r1, r1, r4, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008546:	4299      	cmp	r1, r3
 8008548:	d004      	beq.n	8008554 <create_chain+0x11c>
 800854a:	4628      	mov	r0, r5
 800854c:	f7ff fc5e 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008550:	2800      	cmp	r0, #0
 8008552:	d1dc      	bne.n	800850e <create_chain+0xd6>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008554:	0063      	lsls	r3, r4, #1
 8008556:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800855a:	441d      	add	r5, r3
 800855c:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
			break;
 800855e:	e7c0      	b.n	80084e2 <create_chain+0xaa>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008560:	4640      	mov	r0, r8
 8008562:	f7ff fe99 	bl	8008298 <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008566:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008568:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800856a:	d987      	bls.n	800847c <create_chain+0x44>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800856c:	1c41      	adds	r1, r0, #1
 800856e:	d0ce      	beq.n	800850e <create_chain+0xd6>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008570:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8008574:	4283      	cmp	r3, r0
 8008576:	d882      	bhi.n	800847e <create_chain+0x46>
 8008578:	464e      	mov	r6, r9
 800857a:	e76c      	b.n	8008456 <create_chain+0x1e>
				if (ncl > scl) return 0;	/* No free cluster */
 800857c:	2400      	movs	r4, #0
}
 800857e:	4620      	mov	r0, r4
 8008580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008588:	e7ab      	b.n	80084e2 <create_chain+0xaa>
		if (res == FR_OK && clst != 0) {
 800858a:	f1b9 0f00 	cmp.w	r9, #0
 800858e:	d00f      	beq.n	80085b0 <create_chain+0x178>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008590:	f1b9 0f01 	cmp.w	r9, #1
 8008594:	f43f af72 	beq.w	800847c <create_chain+0x44>
 8008598:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800859c:	4599      	cmp	r9, r3
 800859e:	f4bf af6d 	bcs.w	800847c <create_chain+0x44>
 80085a2:	4622      	mov	r2, r4
 80085a4:	4649      	mov	r1, r9
 80085a6:	4640      	mov	r0, r8
 80085a8:	f7ff fddc 	bl	8008164 <put_fat.part.0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80085ac:	2800      	cmp	r0, #0
 80085ae:	d1ac      	bne.n	800850a <create_chain+0xd2>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80085b0:	e9d8 2304 	ldrd	r2, r3, [r8, #16]
 80085b4:	3b02      	subs	r3, #2
 80085b6:	429a      	cmp	r2, r3
		fs->last_clst = ncl;
 80085b8:	f8c8 400c 	str.w	r4, [r8, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80085bc:	d802      	bhi.n	80085c4 <create_chain+0x18c>
 80085be:	3a01      	subs	r2, #1
 80085c0:	f8c8 2010 	str.w	r2, [r8, #16]
		fs->fsi_flag |= 1;
 80085c4:	f898 3004 	ldrb.w	r3, [r8, #4]
 80085c8:	f043 0301 	orr.w	r3, r3, #1
 80085cc:	f888 3004 	strb.w	r3, [r8, #4]
 80085d0:	e755      	b.n	800847e <create_chain+0x46>
 80085d2:	bf00      	nop

080085d4 <dir_sdi.constprop.0>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80085d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80085d8:	6884      	ldr	r4, [r0, #8]
	FATFS *fs = dp->obj.fs;
 80085da:	6807      	ldr	r7, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80085dc:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80085de:	4605      	mov	r5, r0
	dp->dptr = ofs;				/* Set current offset */
 80085e0:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80085e2:	b9bc      	cbnz	r4, 8008614 <dir_sdi.constprop.0+0x40>
 80085e4:	783b      	ldrb	r3, [r7, #0]
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d810      	bhi.n	800860c <dir_sdi.constprop.0+0x38>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80085ea:	893b      	ldrh	r3, [r7, #8]
 80085ec:	b15b      	cbz	r3, 8008606 <dir_sdi.constprop.0+0x32>
		dp->sect = fs->dirbase;
 80085ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f0:	61eb      	str	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 80085f2:	61ac      	str	r4, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 80085f4:	b13b      	cbz	r3, 8008606 <dir_sdi.constprop.0+0x32>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80085f6:	3730      	adds	r7, #48	; 0x30
 80085f8:	622f      	str	r7, [r5, #32]
	return FR_OK;
 80085fa:	2000      	movs	r0, #0
}
 80085fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		dp->sect = clust2sect(fs, clst);
 8008600:	2300      	movs	r3, #0
	dp->clust = clst;					/* Current cluster# */
 8008602:	e9c5 4306 	strd	r4, r3, [r5, #24]
		switch (fs->fs_type) {
 8008606:	2002      	movs	r0, #2
}
 8008608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		clst = fs->dirbase;
 800860c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0eb      	beq.n	80085ea <dir_sdi.constprop.0+0x16>
 8008612:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008614:	897a      	ldrh	r2, [r7, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008616:	2a00      	cmp	r2, #0
 8008618:	d15f      	bne.n	80086da <dir_sdi.constprop.0+0x106>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800861a:	2c01      	cmp	r4, #1
 800861c:	d9f3      	bls.n	8008606 <dir_sdi.constprop.0+0x32>
 800861e:	682e      	ldr	r6, [r5, #0]
 8008620:	6973      	ldr	r3, [r6, #20]
 8008622:	429c      	cmp	r4, r3
 8008624:	d2ef      	bcs.n	8008606 <dir_sdi.constprop.0+0x32>
		switch (fs->fs_type) {
 8008626:	7833      	ldrb	r3, [r6, #0]
 8008628:	2b02      	cmp	r3, #2
 800862a:	d044      	beq.n	80086b6 <dir_sdi.constprop.0+0xe2>
 800862c:	2b03      	cmp	r3, #3
 800862e:	d02b      	beq.n	8008688 <dir_sdi.constprop.0+0xb4>
 8008630:	2b01      	cmp	r3, #1
 8008632:	d1e8      	bne.n	8008606 <dir_sdi.constprop.0+0x32>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008634:	6a33      	ldr	r3, [r6, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008636:	6af2      	ldr	r2, [r6, #44]	; 0x2c
			bc = (UINT)clst; bc += bc / 2;
 8008638:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800863c:	eb03 2158 	add.w	r1, r3, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008640:	4291      	cmp	r1, r2
 8008642:	d006      	beq.n	8008652 <dir_sdi.constprop.0+0x7e>
 8008644:	4630      	mov	r0, r6
 8008646:	f7ff fbe1 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800864a:	2800      	cmp	r0, #0
 800864c:	d13d      	bne.n	80086ca <dir_sdi.constprop.0+0xf6>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800864e:	6a33      	ldr	r3, [r6, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008650:	6af2      	ldr	r2, [r6, #44]	; 0x2c
			wc = fs->win[bc++ % SS(fs)];
 8008652:	f3c8 0008 	ubfx	r0, r8, #0, #9
 8008656:	f108 0801 	add.w	r8, r8, #1
 800865a:	4430      	add	r0, r6
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800865c:	eb03 2158 	add.w	r1, r3, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008660:	4291      	cmp	r1, r2
			wc = fs->win[bc++ % SS(fs)];
 8008662:	f890 9030 	ldrb.w	r9, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008666:	d003      	beq.n	8008670 <dir_sdi.constprop.0+0x9c>
 8008668:	4630      	mov	r0, r6
 800866a:	f7ff fbcf 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800866e:	bb60      	cbnz	r0, 80086ca <dir_sdi.constprop.0+0xf6>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008670:	f3c8 0808 	ubfx	r8, r8, #0, #9
 8008674:	4446      	add	r6, r8
 8008676:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800867a:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800867e:	07e3      	lsls	r3, r4, #31
 8008680:	d535      	bpl.n	80086ee <dir_sdi.constprop.0+0x11a>
 8008682:	ea4f 1419 	mov.w	r4, r9, lsr #4
 8008686:	e010      	b.n	80086aa <dir_sdi.constprop.0+0xd6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008688:	6a31      	ldr	r1, [r6, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 800868a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800868c:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008690:	4299      	cmp	r1, r3
 8008692:	d003      	beq.n	800869c <dir_sdi.constprop.0+0xc8>
 8008694:	4630      	mov	r0, r6
 8008696:	f7ff fbb9 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800869a:	b9b0      	cbnz	r0, 80086ca <dir_sdi.constprop.0+0xf6>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800869c:	00a4      	lsls	r4, r4, #2
 800869e:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
	rv = rv << 8 | ptr[0];
 80086a2:	4426      	add	r6, r4
 80086a4:	6b34      	ldr	r4, [r6, #48]	; 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80086a6:	f024 4470 	bic.w	r4, r4, #4026531840	; 0xf0000000
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80086aa:	2c01      	cmp	r4, #1
 80086ac:	d9ab      	bls.n	8008606 <dir_sdi.constprop.0+0x32>
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	42a3      	cmp	r3, r4
 80086b2:	d8b2      	bhi.n	800861a <dir_sdi.constprop.0+0x46>
 80086b4:	e7a7      	b.n	8008606 <dir_sdi.constprop.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086b6:	6a31      	ldr	r1, [r6, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 80086b8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086ba:	eb01 2114 	add.w	r1, r1, r4, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 80086be:	4299      	cmp	r1, r3
 80086c0:	d005      	beq.n	80086ce <dir_sdi.constprop.0+0xfa>
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7ff fba2 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086c8:	b108      	cbz	r0, 80086ce <dir_sdi.constprop.0+0xfa>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80086ca:	2001      	movs	r0, #1
 80086cc:	e796      	b.n	80085fc <dir_sdi.constprop.0+0x28>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80086ce:	0064      	lsls	r4, r4, #1
 80086d0:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80086d4:	4426      	add	r6, r4
 80086d6:	8e34      	ldrh	r4, [r6, #48]	; 0x30
			break;
 80086d8:	e7e7      	b.n	80086aa <dir_sdi.constprop.0+0xd6>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80086da:	6979      	ldr	r1, [r7, #20]
	clst -= 2;
 80086dc:	1ea0      	subs	r0, r4, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80086de:	3902      	subs	r1, #2
 80086e0:	4288      	cmp	r0, r1
 80086e2:	d28d      	bcs.n	8008600 <dir_sdi.constprop.0+0x2c>
	return clst * fs->csize + fs->database;
 80086e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086e6:	fb00 3302 	mla	r3, r0, r2, r3
		dp->sect = clust2sect(fs, clst);
 80086ea:	61eb      	str	r3, [r5, #28]
 80086ec:	e781      	b.n	80085f2 <dir_sdi.constprop.0+0x1e>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80086ee:	f3c9 040b 	ubfx	r4, r9, #0, #12
 80086f2:	e7da      	b.n	80086aa <dir_sdi.constprop.0+0xd6>

080086f4 <follow_path>:
{
 80086f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f8:	b085      	sub	sp, #20
	FATFS *fs = obj->fs;
 80086fa:	6803      	ldr	r3, [r0, #0]
 80086fc:	9300      	str	r3, [sp, #0]
{
 80086fe:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008700:	780b      	ldrb	r3, [r1, #0]
 8008702:	2b2f      	cmp	r3, #47	; 0x2f
 8008704:	4689      	mov	r9, r1
 8008706:	f101 0101 	add.w	r1, r1, #1
 800870a:	d0f9      	beq.n	8008700 <follow_path+0xc>
 800870c:	2b5c      	cmp	r3, #92	; 0x5c
 800870e:	d0f7      	beq.n	8008700 <follow_path+0xc>
		obj->sclust = 0;					/* Start from root directory */
 8008710:	2300      	movs	r3, #0
 8008712:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008714:	f899 3000 	ldrb.w	r3, [r9]
 8008718:	2b1f      	cmp	r3, #31
 800871a:	f240 8158 	bls.w	80089ce <follow_path+0x2da>
	p = *path; sfn = dp->fn;
 800871e:	f104 0324 	add.w	r3, r4, #36	; 0x24
 8008722:	9303      	str	r3, [sp, #12]
		*d++ = (BYTE)val;
 8008724:	f04f 3a20 	mov.w	sl, #538976288	; 0x20202020
 8008728:	2320      	movs	r3, #32
 800872a:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
 800872e:	f8c4 a028 	str.w	sl, [r4, #40]	; 0x28
 8008732:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8008736:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800873a:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
		c = (BYTE)p[si++];
 800873e:	f899 3000 	ldrb.w	r3, [r9]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008742:	2b20      	cmp	r3, #32
 8008744:	d90b      	bls.n	800875e <follow_path+0x6a>
 8008746:	464f      	mov	r7, r9
	si = i = 0; ni = 8;
 8008748:	2500      	movs	r5, #0
 800874a:	2608      	movs	r6, #8
		c = (BYTE)p[si++];
 800874c:	2001      	movs	r0, #1
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800874e:	2b2f      	cmp	r3, #47	; 0x2f
 8008750:	d03e      	beq.n	80087d0 <follow_path+0xdc>
 8008752:	2b5c      	cmp	r3, #92	; 0x5c
 8008754:	d03c      	beq.n	80087d0 <follow_path+0xdc>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008756:	2b2e      	cmp	r3, #46	; 0x2e
 8008758:	d005      	beq.n	8008766 <follow_path+0x72>
 800875a:	42b5      	cmp	r5, r6
 800875c:	d321      	bcc.n	80087a2 <follow_path+0xae>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800875e:	2006      	movs	r0, #6
}
 8008760:	b005      	add	sp, #20
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008766:	2e0b      	cmp	r6, #11
 8008768:	d0f9      	beq.n	800875e <follow_path+0x6a>
			i = 8; ni = 11;				/* Goto extension */
 800876a:	2508      	movs	r5, #8
 800876c:	260b      	movs	r6, #11
		c = (BYTE)p[si++];
 800876e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008772:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8008774:	f100 0001 	add.w	r0, r0, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008778:	d8e9      	bhi.n	800874e <follow_path+0x5a>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800877a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800877e:	2be5      	cmp	r3, #229	; 0xe5
	*path = p + si;						/* Return pointer to the next segment */
 8008780:	4481      	add	r9, r0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008782:	f000 812f 	beq.w	80089e4 <follow_path+0x2f0>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008786:	2304      	movs	r3, #4
 8008788:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800878c:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800878e:	6827      	ldr	r7, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008790:	f7ff ff20 	bl	80085d4 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 8008794:	2800      	cmp	r0, #0
 8008796:	d035      	beq.n	8008804 <follow_path+0x110>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008798:	2804      	cmp	r0, #4
			ns = dp->fn[NSFLAG];
 800879a:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 800879e:	d1df      	bne.n	8008760 <follow_path+0x6c>
 80087a0:	e0c2      	b.n	8008928 <follow_path+0x234>
		if (c >= 0x80) {				/* Extended character? */
 80087a2:	061a      	lsls	r2, r3, #24
 80087a4:	d502      	bpl.n	80087ac <follow_path+0xb8>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80087a6:	4a94      	ldr	r2, [pc, #592]	; (80089f8 <follow_path+0x304>)
 80087a8:	3b80      	subs	r3, #128	; 0x80
 80087aa:	5cd3      	ldrb	r3, [r2, r3]
	while (*str && *str != chr) str++;
 80087ac:	4993      	ldr	r1, [pc, #588]	; (80089fc <follow_path+0x308>)
 80087ae:	2222      	movs	r2, #34	; 0x22
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d0d4      	beq.n	800875e <follow_path+0x6a>
 80087b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80087b8:	2a00      	cmp	r2, #0
 80087ba:	d1f9      	bne.n	80087b0 <follow_path+0xbc>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80087bc:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80087c0:	2a19      	cmp	r2, #25
 80087c2:	d801      	bhi.n	80087c8 <follow_path+0xd4>
 80087c4:	3b20      	subs	r3, #32
 80087c6:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 80087c8:	9a03      	ldr	r2, [sp, #12]
 80087ca:	5553      	strb	r3, [r2, r5]
 80087cc:	3501      	adds	r5, #1
 80087ce:	e7ce      	b.n	800876e <follow_path+0x7a>
 80087d0:	eb09 0300 	add.w	r3, r9, r0
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80087d4:	781a      	ldrb	r2, [r3, #0]
 80087d6:	2a2f      	cmp	r2, #47	; 0x2f
 80087d8:	4699      	mov	r9, r3
 80087da:	f103 0301 	add.w	r3, r3, #1
 80087de:	d0f9      	beq.n	80087d4 <follow_path+0xe0>
 80087e0:	2a5c      	cmp	r2, #92	; 0x5c
 80087e2:	d0f7      	beq.n	80087d4 <follow_path+0xe0>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80087e4:	2d00      	cmp	r5, #0
 80087e6:	d0ba      	beq.n	800875e <follow_path+0x6a>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80087e8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80087ec:	2be5      	cmp	r3, #229	; 0xe5
 80087ee:	f000 80fd 	beq.w	80089ec <follow_path+0x2f8>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80087f2:	2300      	movs	r3, #0
 80087f4:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80087f8:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 80087fa:	6827      	ldr	r7, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80087fc:	f7ff feea 	bl	80085d4 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 8008800:	2800      	cmp	r0, #0
 8008802:	d1c9      	bne.n	8008798 <follow_path+0xa4>
		res = move_window(fs, dp->sect);
 8008804:	69e6      	ldr	r6, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008806:	f107 0830 	add.w	r8, r7, #48	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 800880a:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800880c:	42b5      	cmp	r5, r6
 800880e:	d012      	beq.n	8008836 <follow_path+0x142>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008810:	78fb      	ldrb	r3, [r7, #3]
 8008812:	2b00      	cmp	r3, #0
 8008814:	f040 808c 	bne.w	8008930 <follow_path+0x23c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008818:	7878      	ldrb	r0, [r7, #1]
 800881a:	2301      	movs	r3, #1
 800881c:	4632      	mov	r2, r6
 800881e:	4641      	mov	r1, r8
 8008820:	f7ff fa06 	bl	8007c30 <disk_read>
 8008824:	b130      	cbz	r0, 8008834 <follow_path+0x140>
			fs->winsect = sector;
 8008826:	f04f 33ff 	mov.w	r3, #4294967295
				res = FR_DISK_ERR;
 800882a:	2001      	movs	r0, #1
			fs->winsect = sector;
 800882c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
 800882e:	b005      	add	sp, #20
 8008830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			fs->winsect = sector;
 8008834:	62fe      	str	r6, [r7, #44]	; 0x2c
		c = dp->dir[DIR_Name];
 8008836:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008838:	781a      	ldrb	r2, [r3, #0]
 800883a:	2a00      	cmp	r2, #0
 800883c:	d072      	beq.n	8008924 <follow_path+0x230>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800883e:	7ada      	ldrb	r2, [r3, #11]
 8008840:	f002 013f 	and.w	r1, r2, #63	; 0x3f
 8008844:	71a1      	strb	r1, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008846:	7ad9      	ldrb	r1, [r3, #11]
 8008848:	f011 0108 	ands.w	r1, r1, #8
 800884c:	d01b      	beq.n	8008886 <follow_path+0x192>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800884e:	6965      	ldr	r5, [r4, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008850:	69e6      	ldr	r6, [r4, #28]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008852:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008854:	2e00      	cmp	r6, #0
 8008856:	d065      	beq.n	8008924 <follow_path+0x230>
 8008858:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 800885c:	d262      	bcs.n	8008924 <follow_path+0x230>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800885e:	f3c5 0208 	ubfx	r2, r5, #0, #9
	FATFS *fs = dp->obj.fs;
 8008862:	6823      	ldr	r3, [r4, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008864:	b952      	cbnz	r2, 800887c <follow_path+0x188>
		if (!dp->clust) {		/* Static table */
 8008866:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 8008868:	3601      	adds	r6, #1
 800886a:	61e6      	str	r6, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800886c:	2900      	cmp	r1, #0
 800886e:	f040 8081 	bne.w	8008974 <follow_path+0x280>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008872:	8918      	ldrh	r0, [r3, #8]
 8008874:	ebb0 1f55 	cmp.w	r0, r5, lsr #5
 8008878:	f240 8097 	bls.w	80089aa <follow_path+0x2b6>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800887c:	3330      	adds	r3, #48	; 0x30
 800887e:	4413      	add	r3, r2
	dp->dptr = ofs;						/* Current entry */
 8008880:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008882:	6223      	str	r3, [r4, #32]
	} while (res == FR_OK);
 8008884:	e7c1      	b.n	800880a <follow_path+0x116>
	} while (--cnt && r == 0);
 8008886:	f894 5024 	ldrb.w	r5, [r4, #36]	; 0x24
 800888a:	7818      	ldrb	r0, [r3, #0]
 800888c:	4285      	cmp	r5, r0
 800888e:	d1de      	bne.n	800884e <follow_path+0x15a>
 8008890:	f894 5025 	ldrb.w	r5, [r4, #37]	; 0x25
 8008894:	7858      	ldrb	r0, [r3, #1]
 8008896:	4285      	cmp	r5, r0
 8008898:	d1d9      	bne.n	800884e <follow_path+0x15a>
 800889a:	789d      	ldrb	r5, [r3, #2]
 800889c:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 80088a0:	4285      	cmp	r5, r0
 80088a2:	d1d4      	bne.n	800884e <follow_path+0x15a>
 80088a4:	f894 5027 	ldrb.w	r5, [r4, #39]	; 0x27
 80088a8:	78d8      	ldrb	r0, [r3, #3]
 80088aa:	4285      	cmp	r5, r0
 80088ac:	d1cf      	bne.n	800884e <follow_path+0x15a>
 80088ae:	791d      	ldrb	r5, [r3, #4]
 80088b0:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 80088b4:	4285      	cmp	r5, r0
 80088b6:	d1ca      	bne.n	800884e <follow_path+0x15a>
 80088b8:	795d      	ldrb	r5, [r3, #5]
 80088ba:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 80088be:	4285      	cmp	r5, r0
 80088c0:	d1c5      	bne.n	800884e <follow_path+0x15a>
 80088c2:	799d      	ldrb	r5, [r3, #6]
 80088c4:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
 80088c8:	4285      	cmp	r5, r0
 80088ca:	d1c0      	bne.n	800884e <follow_path+0x15a>
 80088cc:	79dd      	ldrb	r5, [r3, #7]
 80088ce:	f894 002b 	ldrb.w	r0, [r4, #43]	; 0x2b
 80088d2:	4285      	cmp	r5, r0
 80088d4:	d1bb      	bne.n	800884e <follow_path+0x15a>
 80088d6:	7a1d      	ldrb	r5, [r3, #8]
 80088d8:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 80088dc:	4285      	cmp	r5, r0
 80088de:	d1b6      	bne.n	800884e <follow_path+0x15a>
 80088e0:	7a5d      	ldrb	r5, [r3, #9]
 80088e2:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 80088e6:	4285      	cmp	r5, r0
 80088e8:	d1b1      	bne.n	800884e <follow_path+0x15a>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80088ea:	7a98      	ldrb	r0, [r3, #10]
 80088ec:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 80088f0:	4298      	cmp	r0, r3
 80088f2:	d1ac      	bne.n	800884e <follow_path+0x15a>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80088f4:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 80088f8:	075b      	lsls	r3, r3, #29
 80088fa:	4608      	mov	r0, r1
 80088fc:	f53f af30 	bmi.w	8008760 <follow_path+0x6c>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008900:	06d2      	lsls	r2, r2, #27
 8008902:	d513      	bpl.n	800892c <follow_path+0x238>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008904:	9900      	ldr	r1, [sp, #0]
 8008906:	6962      	ldr	r2, [r4, #20]
 8008908:	f101 0330 	add.w	r3, r1, #48	; 0x30
 800890c:	f3c2 0208 	ubfx	r2, r2, #0, #9
	if (fs->fs_type == FS_FAT32) {
 8008910:	7809      	ldrb	r1, [r1, #0]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008912:	4413      	add	r3, r2
	if (fs->fs_type == FS_FAT32) {
 8008914:	2903      	cmp	r1, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8008916:	8b5a      	ldrh	r2, [r3, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008918:	bf04      	itt	eq
 800891a:	8a9b      	ldrheq	r3, [r3, #20]
 800891c:	ea42 4203 	orreq.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008920:	60a2      	str	r2, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008922:	e701      	b.n	8008728 <follow_path+0x34>
			ns = dp->fn[NSFLAG];
 8008924:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008928:	0759      	lsls	r1, r3, #29
 800892a:	d459      	bmi.n	80089e0 <follow_path+0x2ec>
 800892c:	2005      	movs	r0, #5
 800892e:	e717      	b.n	8008760 <follow_path+0x6c>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008930:	7878      	ldrb	r0, [r7, #1]
 8008932:	2301      	movs	r3, #1
 8008934:	462a      	mov	r2, r5
 8008936:	4641      	mov	r1, r8
 8008938:	f7ff f988 	bl	8007c4c <disk_write>
 800893c:	bb98      	cbnz	r0, 80089a6 <follow_path+0x2b2>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800893e:	6a3a      	ldr	r2, [r7, #32]
 8008940:	69bb      	ldr	r3, [r7, #24]
			fs->wflag = 0;
 8008942:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008944:	1aaa      	subs	r2, r5, r2
 8008946:	429a      	cmp	r2, r3
 8008948:	f4bf af66 	bcs.w	8008818 <follow_path+0x124>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800894c:	f897 b002 	ldrb.w	fp, [r7, #2]
 8008950:	f1bb 0f01 	cmp.w	fp, #1
 8008954:	d801      	bhi.n	800895a <follow_path+0x266>
 8008956:	e75f      	b.n	8008818 <follow_path+0x124>
					wsect += fs->fsize;
 8008958:	69bb      	ldr	r3, [r7, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 800895a:	7878      	ldrb	r0, [r7, #1]
					wsect += fs->fsize;
 800895c:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800895e:	462a      	mov	r2, r5
 8008960:	2301      	movs	r3, #1
 8008962:	4641      	mov	r1, r8
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008964:	f10b 3bff 	add.w	fp, fp, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 8008968:	f7ff f970 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800896c:	f1bb 0f01 	cmp.w	fp, #1
 8008970:	d1f2      	bne.n	8008958 <follow_path+0x264>
 8008972:	e751      	b.n	8008818 <follow_path+0x124>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008974:	8958      	ldrh	r0, [r3, #10]
 8008976:	3801      	subs	r0, #1
 8008978:	ea10 2b55 	ands.w	fp, r0, r5, lsr #9
 800897c:	f47f af7e 	bne.w	800887c <follow_path+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008980:	4618      	mov	r0, r3
 8008982:	9202      	str	r2, [sp, #8]
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	f7ff fc87 	bl	8008298 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800898a:	2801      	cmp	r0, #1
 800898c:	d91d      	bls.n	80089ca <follow_path+0x2d6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800898e:	1c46      	adds	r6, r0, #1
 8008990:	d009      	beq.n	80089a6 <follow_path+0x2b2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008992:	9b01      	ldr	r3, [sp, #4]
 8008994:	9a02      	ldr	r2, [sp, #8]
 8008996:	6959      	ldr	r1, [r3, #20]
 8008998:	4288      	cmp	r0, r1
 800899a:	d30a      	bcc.n	80089b2 <follow_path+0x2be>
			ns = dp->fn[NSFLAG];
 800899c:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
						dp->sect = 0; return FR_NO_FILE;
 80089a0:	f8c4 b01c 	str.w	fp, [r4, #28]
				if (res == FR_NO_FILE) {	/* Object is not found */
 80089a4:	e7c0      	b.n	8008928 <follow_path+0x234>
			res = FR_DISK_ERR;
 80089a6:	2001      	movs	r0, #1
 80089a8:	e6da      	b.n	8008760 <follow_path+0x6c>
			ns = dp->fn[NSFLAG];
 80089aa:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
				dp->sect = 0; return FR_NO_FILE;
 80089ae:	61e1      	str	r1, [r4, #28]
				if (res == FR_NO_FILE) {	/* Object is not found */
 80089b0:	e7ba      	b.n	8008928 <follow_path+0x234>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80089b2:	3902      	subs	r1, #2
				dp->clust = clst;		/* Initialize data for new cluster */
 80089b4:	61a0      	str	r0, [r4, #24]
	clst -= 2;
 80089b6:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80089b8:	4288      	cmp	r0, r1
	return clst * fs->csize + fs->database;
 80089ba:	bf3b      	ittet	cc
 80089bc:	8959      	ldrhcc	r1, [r3, #10]
 80089be:	6a9e      	ldrcc	r6, [r3, #40]	; 0x28
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80089c0:	4616      	movcs	r6, r2
	return clst * fs->csize + fs->database;
 80089c2:	fb00 6601 	mlacc	r6, r0, r1, r6
				dp->sect = clust2sect(fs, clst);
 80089c6:	61e6      	str	r6, [r4, #28]
 80089c8:	e758      	b.n	800887c <follow_path+0x188>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80089ca:	2002      	movs	r0, #2
	return res;
 80089cc:	e6c8      	b.n	8008760 <follow_path+0x6c>
		dp->fn[NSFLAG] = NS_NONAME;
 80089ce:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 80089d0:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 80089d2:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
}
 80089d6:	b005      	add	sp, #20
 80089d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 80089dc:	f7ff bdfa 	b.w	80085d4 <dir_sdi.constprop.0>
			res = dir_find(dp);				/* Find an object with the segment name */
 80089e0:	2004      	movs	r0, #4
 80089e2:	e6bd      	b.n	8008760 <follow_path+0x6c>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80089e4:	2305      	movs	r3, #5
 80089e6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80089ea:	e6cc      	b.n	8008786 <follow_path+0x92>
 80089ec:	2305      	movs	r3, #5
 80089ee:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80089f2:	2300      	movs	r3, #0
 80089f4:	e6fe      	b.n	80087f4 <follow_path+0x100>
 80089f6:	bf00      	nop
 80089f8:	0801f064 	.word	0x0801f064
 80089fc:	0801f054 	.word	0x0801f054

08008a00 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008a00:	2901      	cmp	r1, #1
{
 8008a02:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8008a06:	6806      	ldr	r6, [r0, #0]
{
 8008a08:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008a0a:	d90f      	bls.n	8008a2c <remove_chain+0x2c>
 8008a0c:	6973      	ldr	r3, [r6, #20]
 8008a0e:	428b      	cmp	r3, r1
 8008a10:	d90c      	bls.n	8008a2c <remove_chain+0x2c>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008a12:	4605      	mov	r5, r0
 8008a14:	4611      	mov	r1, r2
 8008a16:	b962      	cbnz	r2, 8008a32 <remove_chain+0x32>
 8008a18:	4637      	mov	r7, r6
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	d906      	bls.n	8008a2c <remove_chain+0x2c>
		switch (fs->fs_type) {
 8008a1e:	783b      	ldrb	r3, [r7, #0]
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d072      	beq.n	8008b0a <remove_chain+0x10a>
 8008a24:	2b03      	cmp	r3, #3
 8008a26:	d05d      	beq.n	8008ae4 <remove_chain+0xe4>
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d010      	beq.n	8008a4e <remove_chain+0x4e>
 8008a2c:	2002      	movs	r0, #2
}
 8008a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008a32:	2a01      	cmp	r2, #1
 8008a34:	d0fa      	beq.n	8008a2c <remove_chain+0x2c>
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d9f8      	bls.n	8008a2c <remove_chain+0x2c>
 8008a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3e:	4630      	mov	r0, r6
 8008a40:	f7ff fb90 	bl	8008164 <put_fat.part.0>
		if (res != FR_OK) return res;
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d1f2      	bne.n	8008a2e <remove_chain+0x2e>
 8008a48:	682f      	ldr	r7, [r5, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	e7e5      	b.n	8008a1a <remove_chain+0x1a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
			bc = (UINT)clst; bc += bc / 2;
 8008a52:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a56:	eb03 2158 	add.w	r1, r3, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a5a:	4291      	cmp	r1, r2
 8008a5c:	d006      	beq.n	8008a6c <remove_chain+0x6c>
 8008a5e:	4638      	mov	r0, r7
 8008a60:	f7ff f9d4 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a64:	2800      	cmp	r0, #0
 8008a66:	d161      	bne.n	8008b2c <remove_chain+0x12c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a68:	6a3b      	ldr	r3, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
			wc = fs->win[bc++ % SS(fs)];
 8008a6c:	f3c8 0008 	ubfx	r0, r8, #0, #9
 8008a70:	f108 0801 	add.w	r8, r8, #1
 8008a74:	4438      	add	r0, r7
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a76:	eb03 2158 	add.w	r1, r3, r8, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a7a:	4291      	cmp	r1, r2
			wc = fs->win[bc++ % SS(fs)];
 8008a7c:	f890 9030 	ldrb.w	r9, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a80:	d004      	beq.n	8008a8c <remove_chain+0x8c>
 8008a82:	4638      	mov	r0, r7
 8008a84:	f7ff f9c2 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d14f      	bne.n	8008b2c <remove_chain+0x12c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008a8c:	f3c8 0808 	ubfx	r8, r8, #0, #9
 8008a90:	4447      	add	r7, r8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008a92:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8008a94:	f897 8030 	ldrb.w	r8, [r7, #48]	; 0x30
 8008a98:	ea49 2808 	orr.w	r8, r9, r8, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008a9c:	d548      	bpl.n	8008b30 <remove_chain+0x130>
 8008a9e:	ea4f 1818 	mov.w	r8, r8, lsr #4
		if (nxt == 0) break;				/* Empty cluster? */
 8008aa2:	f1b8 0f00 	cmp.w	r8, #0
 8008aa6:	d046      	beq.n	8008b36 <remove_chain+0x136>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008aa8:	f1b8 0f01 	cmp.w	r8, #1
 8008aac:	d0be      	beq.n	8008a2c <remove_chain+0x2c>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008aae:	6973      	ldr	r3, [r6, #20]
 8008ab0:	42a3      	cmp	r3, r4
 8008ab2:	d9bb      	bls.n	8008a2c <remove_chain+0x2c>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f7ff fb53 	bl	8008164 <put_fat.part.0>
			if (res != FR_OK) return res;
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	d1b5      	bne.n	8008a2e <remove_chain+0x2e>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008ac2:	e9d6 3204 	ldrd	r3, r2, [r6, #16]
 8008ac6:	1e91      	subs	r1, r2, #2
 8008ac8:	428b      	cmp	r3, r1
 8008aca:	d205      	bcs.n	8008ad8 <remove_chain+0xd8>
			fs->free_clst++;
 8008acc:	3301      	adds	r3, #1
 8008ace:	6133      	str	r3, [r6, #16]
			fs->fsi_flag |= 1;
 8008ad0:	7933      	ldrb	r3, [r6, #4]
 8008ad2:	f043 0301 	orr.w	r3, r3, #1
 8008ad6:	7133      	strb	r3, [r6, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008ad8:	4542      	cmp	r2, r8
 8008ada:	d92c      	bls.n	8008b36 <remove_chain+0x136>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008adc:	682f      	ldr	r7, [r5, #0]
 8008ade:	4644      	mov	r4, r8
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	e79a      	b.n	8008a1a <remove_chain+0x1a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008ae4:	6a39      	ldr	r1, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008ae8:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008aec:	4299      	cmp	r1, r3
 8008aee:	d003      	beq.n	8008af8 <remove_chain+0xf8>
 8008af0:	4638      	mov	r0, r7
 8008af2:	f7ff f98b 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008af6:	b9c8      	cbnz	r0, 8008b2c <remove_chain+0x12c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008af8:	00a3      	lsls	r3, r4, #2
 8008afa:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
	rv = rv << 8 | ptr[0];
 8008afe:	441f      	add	r7, r3
 8008b00:	f8d7 8030 	ldr.w	r8, [r7, #48]	; 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008b04:	f028 4870 	bic.w	r8, r8, #4026531840	; 0xf0000000
			break;
 8008b08:	e7cb      	b.n	8008aa2 <remove_chain+0xa2>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b0a:	6a39      	ldr	r1, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b0e:	eb01 2114 	add.w	r1, r1, r4, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b12:	4299      	cmp	r1, r3
 8008b14:	d003      	beq.n	8008b1e <remove_chain+0x11e>
 8008b16:	4638      	mov	r0, r7
 8008b18:	f7ff f978 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b1c:	b930      	cbnz	r0, 8008b2c <remove_chain+0x12c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008b1e:	0063      	lsls	r3, r4, #1
 8008b20:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008b24:	441f      	add	r7, r3
 8008b26:	f8b7 8030 	ldrh.w	r8, [r7, #48]	; 0x30
			break;
 8008b2a:	e7ba      	b.n	8008aa2 <remove_chain+0xa2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008b2c:	2001      	movs	r0, #1
 8008b2e:	e77e      	b.n	8008a2e <remove_chain+0x2e>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008b30:	f3c8 080b 	ubfx	r8, r8, #0, #12
 8008b34:	e7b5      	b.n	8008aa2 <remove_chain+0xa2>
	return FR_OK;
 8008b36:	2000      	movs	r0, #0
 8008b38:	e779      	b.n	8008a2e <remove_chain+0x2e>
 8008b3a:	bf00      	nop

08008b3c <dir_register>:
{
 8008b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b40:	ed2d 8b02 	vpush	{d8}
 8008b44:	b085      	sub	sp, #20
	FATFS *fs = dp->obj.fs;
 8008b46:	f8d0 b000 	ldr.w	fp, [r0]
{
 8008b4a:	4604      	mov	r4, r0
	res = dir_sdi(dp, 0);
 8008b4c:	f7ff fd42 	bl	80085d4 <dir_sdi.constprop.0>
	if (res == FR_OK) {
 8008b50:	9000      	str	r0, [sp, #0]
 8008b52:	b150      	cbz	r0, 8008b6a <dir_register+0x2e>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008b54:	9b00      	ldr	r3, [sp, #0]
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	d101      	bne.n	8008b5e <dir_register+0x22>
 8008b5a:	2307      	movs	r3, #7
 8008b5c:	9300      	str	r3, [sp, #0]
}
 8008b5e:	9800      	ldr	r0, [sp, #0]
 8008b60:	b005      	add	sp, #20
 8008b62:	ecbd 8b02 	vpop	{d8}
 8008b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b6a:	f8db a02c 	ldr.w	sl, [fp, #44]	; 0x2c
			res = move_window(fs, dp->sect);
 8008b6e:	f8d4 901c 	ldr.w	r9, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008b72:	f10b 0830 	add.w	r8, fp, #48	; 0x30
 8008b76:	4652      	mov	r2, sl
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b78:	454a      	cmp	r2, r9
 8008b7a:	d018      	beq.n	8008bae <dir_register+0x72>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008b7c:	f89b 3003 	ldrb.w	r3, [fp, #3]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d165      	bne.n	8008c50 <dir_register+0x114>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008b84:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8008b88:	2301      	movs	r3, #1
 8008b8a:	464a      	mov	r2, r9
 8008b8c:	4641      	mov	r1, r8
 8008b8e:	f7ff f84f 	bl	8007c30 <disk_read>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	d058      	beq.n	8008c48 <dir_register+0x10c>
			fs->winsect = sector;
 8008b96:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9a:	f8cb 302c 	str.w	r3, [fp, #44]	; 0x2c
				res = FR_DISK_ERR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	9300      	str	r3, [sp, #0]
}
 8008ba2:	9800      	ldr	r0, [sp, #0]
 8008ba4:	b005      	add	sp, #20
 8008ba6:	ecbd 8b02 	vpop	{d8}
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	4649      	mov	r1, r9
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008bb0:	6a20      	ldr	r0, [r4, #32]
 8008bb2:	7803      	ldrb	r3, [r0, #0]
 8008bb4:	2be5      	cmp	r3, #229	; 0xe5
 8008bb6:	d000      	beq.n	8008bba <dir_register+0x7e>
 8008bb8:	bb23      	cbnz	r3, 8008c04 <dir_register+0xc8>
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008bba:	4589      	cmp	r9, r1
 8008bbc:	d006      	beq.n	8008bcc <dir_register+0x90>
 8008bbe:	4658      	mov	r0, fp
 8008bc0:	f7ff f924 	bl	8007e0c <move_window.part.0>
		if (res == FR_OK) {
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	f040 8093 	bne.w	8008cf0 <dir_register+0x1b4>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008bca:	6a20      	ldr	r0, [r4, #32]
		*d++ = (BYTE)val;
 8008bcc:	2220      	movs	r2, #32
 8008bce:	2100      	movs	r1, #0
 8008bd0:	f00b fe1a 	bl	8014808 <memset>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008bd4:	6a23      	ldr	r3, [r4, #32]
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008bd6:	f104 0225 	add.w	r2, r4, #37	; 0x25
 8008bda:	1a9a      	subs	r2, r3, r2
 8008bdc:	2a02      	cmp	r2, #2
 8008bde:	f240 80e9 	bls.w	8008db4 <dir_register+0x278>
			*d++ = *s++;
 8008be2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8008be8:	605a      	str	r2, [r3, #4]
 8008bea:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8008bee:	721a      	strb	r2, [r3, #8]
 8008bf0:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8008bf4:	725a      	strb	r2, [r3, #9]
 8008bf6:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 8008bfa:	729a      	strb	r2, [r3, #10]
			fs->wflag = 1;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	f88b 3003 	strb.w	r3, [fp, #3]
 8008c02:	e7ac      	b.n	8008b5e <dir_register+0x22>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008c04:	6965      	ldr	r5, [r4, #20]
 8008c06:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008c08:	2900      	cmp	r1, #0
 8008c0a:	d0a6      	beq.n	8008b5a <dir_register+0x1e>
 8008c0c:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 8008c10:	d2a3      	bcs.n	8008b5a <dir_register+0x1e>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c12:	f3c5 0a08 	ubfx	sl, r5, #0, #9
	FATFS *fs = dp->obj.fs;
 8008c16:	6827      	ldr	r7, [r4, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c18:	f1ba 0f00 	cmp.w	sl, #0
 8008c1c:	d007      	beq.n	8008c2e <dir_register+0xf2>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008c1e:	464a      	mov	r2, r9
 8008c20:	f107 0630 	add.w	r6, r7, #48	; 0x30
 8008c24:	4689      	mov	r9, r1
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008c26:	4456      	add	r6, sl
	dp->dptr = ofs;						/* Current entry */
 8008c28:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008c2a:	6226      	str	r6, [r4, #32]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008c2c:	e7a4      	b.n	8008b78 <dir_register+0x3c>
		dp->sect++;				/* Next sector */
 8008c2e:	1c4b      	adds	r3, r1, #1
		if (!dp->clust) {		/* Static table */
 8008c30:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 8008c32:	61e3      	str	r3, [r4, #28]
		if (!dp->clust) {		/* Static table */
 8008c34:	bb91      	cbnz	r1, 8008c9c <dir_register+0x160>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008c36:	893a      	ldrh	r2, [r7, #8]
 8008c38:	ebb2 1f55 	cmp.w	r2, r5, lsr #5
 8008c3c:	d95a      	bls.n	8008cf4 <dir_register+0x1b8>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008c3e:	464a      	mov	r2, r9
 8008c40:	f107 0630 	add.w	r6, r7, #48	; 0x30
 8008c44:	4699      	mov	r9, r3
 8008c46:	e7ee      	b.n	8008c26 <dir_register+0xea>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008c48:	69e1      	ldr	r1, [r4, #28]
			fs->winsect = sector;
 8008c4a:	f8cb 902c 	str.w	r9, [fp, #44]	; 0x2c
			if (res != FR_OK) break;
 8008c4e:	e7af      	b.n	8008bb0 <dir_register+0x74>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008c50:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8008c54:	9201      	str	r2, [sp, #4]
 8008c56:	2301      	movs	r3, #1
 8008c58:	4641      	mov	r1, r8
 8008c5a:	f7fe fff7 	bl	8007c4c <disk_write>
 8008c5e:	bb58      	cbnz	r0, 8008cb8 <dir_register+0x17c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008c60:	f8db 3020 	ldr.w	r3, [fp, #32]
 8008c64:	9a01      	ldr	r2, [sp, #4]
			fs->wflag = 0;
 8008c66:	f88b 0003 	strb.w	r0, [fp, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008c6a:	1ad1      	subs	r1, r2, r3
 8008c6c:	f8db 3018 	ldr.w	r3, [fp, #24]
 8008c70:	4299      	cmp	r1, r3
 8008c72:	d287      	bcs.n	8008b84 <dir_register+0x48>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008c74:	f89b 5002 	ldrb.w	r5, [fp, #2]
 8008c78:	2d01      	cmp	r5, #1
 8008c7a:	d983      	bls.n	8008b84 <dir_register+0x48>
 8008c7c:	4616      	mov	r6, r2
 8008c7e:	e001      	b.n	8008c84 <dir_register+0x148>
					wsect += fs->fsize;
 8008c80:	f8db 3018 	ldr.w	r3, [fp, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008c84:	f89b 0001 	ldrb.w	r0, [fp, #1]
					wsect += fs->fsize;
 8008c88:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8008c8a:	4632      	mov	r2, r6
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	4641      	mov	r1, r8
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008c90:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 8008c92:	f7fe ffdb 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008c96:	2d01      	cmp	r5, #1
 8008c98:	d1f2      	bne.n	8008c80 <dir_register+0x144>
 8008c9a:	e773      	b.n	8008b84 <dir_register+0x48>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c9c:	897a      	ldrh	r2, [r7, #10]
 8008c9e:	3a01      	subs	r2, #1
 8008ca0:	ea12 2255 	ands.w	r2, r2, r5, lsr #9
 8008ca4:	d1cb      	bne.n	8008c3e <dir_register+0x102>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	f7ff faf6 	bl	8008298 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008cac:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008cae:	9001      	str	r0, [sp, #4]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008cb0:	f240 8099 	bls.w	8008de6 <dir_register+0x2aa>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008cb4:	1c43      	adds	r3, r0, #1
 8008cb6:	d102      	bne.n	8008cbe <dir_register+0x182>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008cb8:	2301      	movs	r3, #1
 8008cba:	9300      	str	r3, [sp, #0]
 8008cbc:	e74f      	b.n	8008b5e <dir_register+0x22>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	4298      	cmp	r0, r3
 8008cc2:	d219      	bcs.n	8008cf8 <dir_register+0x1bc>
	clst -= 2;
 8008cc4:	1e82      	subs	r2, r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008cc6:	3b02      	subs	r3, #2
	clst -= 2;
 8008cc8:	9202      	str	r2, [sp, #8]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008cca:	f107 0630 	add.w	r6, r7, #48	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8008cce:	9a01      	ldr	r2, [sp, #4]
 8008cd0:	61a2      	str	r2, [r4, #24]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008cd2:	9a02      	ldr	r2, [sp, #8]
 8008cd4:	4293      	cmp	r3, r2
	return clst * fs->csize + fs->database;
 8008cd6:	bf85      	ittet	hi
 8008cd8:	f8b7 900a 	ldrhhi.w	r9, [r7, #10]
 8008cdc:	6abb      	ldrhi	r3, [r7, #40]	; 0x28
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008cde:	f04f 0900 	movls.w	r9, #0
	return clst * fs->csize + fs->database;
 8008ce2:	fb02 3909 	mlahi	r9, r2, r9, r3
				dp->sect = clust2sect(fs, clst);
 8008ce6:	f8c4 901c 	str.w	r9, [r4, #28]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008cea:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8008cee:	e79a      	b.n	8008c26 <dir_register+0xea>
 8008cf0:	9000      	str	r0, [sp, #0]
 8008cf2:	e734      	b.n	8008b5e <dir_register+0x22>
				dp->sect = 0; return FR_NO_FILE;
 8008cf4:	61e1      	str	r1, [r4, #28]
 8008cf6:	e730      	b.n	8008b5a <dir_register+0x1e>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008cf8:	69a1      	ldr	r1, [r4, #24]
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	f7ff fb9c 	bl	8008438 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008d00:	4603      	mov	r3, r0
 8008d02:	9001      	str	r0, [sp, #4]
 8008d04:	2800      	cmp	r0, #0
 8008d06:	f43f af28 	beq.w	8008b5a <dir_register+0x1e>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008d0a:	2801      	cmp	r0, #1
 8008d0c:	d06b      	beq.n	8008de6 <dir_register+0x2aa>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d0e:	3301      	adds	r3, #1
 8008d10:	d0d2      	beq.n	8008cb8 <dir_register+0x17c>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008d12:	78fb      	ldrb	r3, [r7, #3]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d169      	bne.n	8008dec <dir_register+0x2b0>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008d18:	f107 0630 	add.w	r6, r7, #48	; 0x30
		*d++ = (BYTE)val;
 8008d1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d20:	2100      	movs	r1, #0
 8008d22:	4630      	mov	r0, r6
 8008d24:	f00b fd70 	bl	8014808 <memset>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008d28:	697b      	ldr	r3, [r7, #20]
	clst -= 2;
 8008d2a:	9a01      	ldr	r2, [sp, #4]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008d2c:	3b02      	subs	r3, #2
	clst -= 2;
 8008d2e:	3a02      	subs	r2, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008d30:	429a      	cmp	r2, r3
	clst -= 2;
 8008d32:	9202      	str	r2, [sp, #8]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008d34:	f080 8096 	bcs.w	8008e64 <dir_register+0x328>
	return clst * fs->csize + fs->database;
 8008d38:	4610      	mov	r0, r2
 8008d3a:	8979      	ldrh	r1, [r7, #10]
 8008d3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d3e:	fb00 2201 	mla	r2, r0, r1, r2
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d44:	2900      	cmp	r1, #0
 8008d46:	f000 808b 	beq.w	8008e60 <dir_register+0x324>
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	ee08 8a10 	vmov	s16, r8
 8008d50:	9403      	str	r4, [sp, #12]
 8008d52:	46b0      	mov	r8, r6
 8008d54:	4614      	mov	r4, r2
 8008d56:	462e      	mov	r6, r5
 8008d58:	461d      	mov	r5, r3
						fs->wflag = 1;
 8008d5a:	f04f 0301 	mov.w	r3, #1
 8008d5e:	70fb      	strb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008d60:	7878      	ldrb	r0, [r7, #1]
 8008d62:	2301      	movs	r3, #1
 8008d64:	4622      	mov	r2, r4
 8008d66:	4641      	mov	r1, r8
 8008d68:	f7fe ff70 	bl	8007c4c <disk_write>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d1a3      	bne.n	8008cb8 <dir_register+0x17c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008d70:	6a3b      	ldr	r3, [r7, #32]
			fs->wflag = 0;
 8008d72:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008d74:	1ae2      	subs	r2, r4, r3
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d212      	bcs.n	8008da2 <dir_register+0x266>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008d7c:	f897 9002 	ldrb.w	r9, [r7, #2]
 8008d80:	f1b9 0f01 	cmp.w	r9, #1
 8008d84:	d801      	bhi.n	8008d8a <dir_register+0x24e>
 8008d86:	e00c      	b.n	8008da2 <dir_register+0x266>
					wsect += fs->fsize;
 8008d88:	69bb      	ldr	r3, [r7, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008d8a:	7878      	ldrb	r0, [r7, #1]
					wsect += fs->fsize;
 8008d8c:	441c      	add	r4, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8008d8e:	4622      	mov	r2, r4
 8008d90:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008d92:	f109 39ff 	add.w	r9, r9, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 8008d96:	4641      	mov	r1, r8
 8008d98:	f7fe ff58 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008d9c:	f1b9 0f01 	cmp.w	r9, #1
 8008da0:	d1f2      	bne.n	8008d88 <dir_register+0x24c>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008da4:	897a      	ldrh	r2, [r7, #10]
 8008da6:	1c6b      	adds	r3, r5, #1
 8008da8:	1c4c      	adds	r4, r1, #1
 8008daa:	4293      	cmp	r3, r2
 8008dac:	62fc      	str	r4, [r7, #44]	; 0x2c
 8008dae:	d24e      	bcs.n	8008e4e <dir_register+0x312>
 8008db0:	461d      	mov	r5, r3
 8008db2:	e7d2      	b.n	8008d5a <dir_register+0x21e>
			*d++ = *s++;
 8008db4:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8008db8:	701a      	strb	r2, [r3, #0]
 8008dba:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 8008dbe:	705a      	strb	r2, [r3, #1]
 8008dc0:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8008dc4:	709a      	strb	r2, [r3, #2]
 8008dc6:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
 8008dca:	70da      	strb	r2, [r3, #3]
 8008dcc:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8008dd0:	711a      	strb	r2, [r3, #4]
 8008dd2:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
 8008dd6:	715a      	strb	r2, [r3, #5]
 8008dd8:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8008ddc:	719a      	strb	r2, [r3, #6]
 8008dde:	f894 202b 	ldrb.w	r2, [r4, #43]	; 0x2b
 8008de2:	71da      	strb	r2, [r3, #7]
 8008de4:	e701      	b.n	8008bea <dir_register+0xae>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008de6:	2302      	movs	r3, #2
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	e6b8      	b.n	8008b5e <dir_register+0x22>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008dec:	f107 0630 	add.w	r6, r7, #48	; 0x30
		wsect = fs->winsect;	/* Current sector number */
 8008df0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008df2:	7878      	ldrb	r0, [r7, #1]
 8008df4:	9202      	str	r2, [sp, #8]
 8008df6:	2301      	movs	r3, #1
 8008df8:	4631      	mov	r1, r6
 8008dfa:	f7fe ff27 	bl	8007c4c <disk_write>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	f47f af5a 	bne.w	8008cb8 <dir_register+0x17c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008e04:	6a3b      	ldr	r3, [r7, #32]
 8008e06:	9a02      	ldr	r2, [sp, #8]
			fs->wflag = 0;
 8008e08:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008e0a:	1ad1      	subs	r1, r2, r3
 8008e0c:	69bb      	ldr	r3, [r7, #24]
 8008e0e:	4299      	cmp	r1, r3
 8008e10:	d284      	bcs.n	8008d1c <dir_register+0x1e0>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e12:	f897 9002 	ldrb.w	r9, [r7, #2]
 8008e16:	f1b9 0f01 	cmp.w	r9, #1
 8008e1a:	f67f af7f 	bls.w	8008d1c <dir_register+0x1e0>
 8008e1e:	ee08 8a10 	vmov	s16, r8
 8008e22:	46b0      	mov	r8, r6
 8008e24:	4626      	mov	r6, r4
 8008e26:	4614      	mov	r4, r2
 8008e28:	e000      	b.n	8008e2c <dir_register+0x2f0>
					wsect += fs->fsize;
 8008e2a:	69bb      	ldr	r3, [r7, #24]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e2c:	7878      	ldrb	r0, [r7, #1]
					wsect += fs->fsize;
 8008e2e:	441c      	add	r4, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e30:	4622      	mov	r2, r4
 8008e32:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e34:	f109 39ff 	add.w	r9, r9, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e38:	4641      	mov	r1, r8
 8008e3a:	f7fe ff07 	bl	8007c4c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e3e:	f1b9 0f01 	cmp.w	r9, #1
 8008e42:	d1f2      	bne.n	8008e2a <dir_register+0x2ee>
 8008e44:	4634      	mov	r4, r6
 8008e46:	4646      	mov	r6, r8
 8008e48:	ee18 8a10 	vmov	r8, s16
 8008e4c:	e766      	b.n	8008d1c <dir_register+0x1e0>
					fs->winsect -= n;							/* Restore window offset */
 8008e4e:	462b      	mov	r3, r5
 8008e50:	1aca      	subs	r2, r1, r3
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008e52:	697b      	ldr	r3, [r7, #20]
					fs->winsect -= n;							/* Restore window offset */
 8008e54:	9c03      	ldr	r4, [sp, #12]
 8008e56:	4635      	mov	r5, r6
 8008e58:	4646      	mov	r6, r8
 8008e5a:	ee18 8a10 	vmov	r8, s16
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008e5e:	3b02      	subs	r3, #2
					fs->winsect -= n;							/* Restore window offset */
 8008e60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e62:	e734      	b.n	8008cce <dir_register+0x192>
	return clst * fs->csize + fs->database;
 8008e64:	8979      	ldrh	r1, [r7, #10]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008e66:	2200      	movs	r2, #0
 8008e68:	e76b      	b.n	8008d42 <dir_register+0x206>
 8008e6a:	bf00      	nop

08008e6c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	e9cd 1000 	strd	r1, r0, [sp]
	if (*path) {	/* If the pointer is not a null */
 8008e74:	b181      	cbz	r1, 8008e98 <f_mount+0x2c>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008e76:	f891 c000 	ldrb.w	ip, [r1]
 8008e7a:	f1bc 0f20 	cmp.w	ip, #32
 8008e7e:	d911      	bls.n	8008ea4 <f_mount+0x38>
 8008e80:	4663      	mov	r3, ip
 8008e82:	4608      	mov	r0, r1
 8008e84:	e003      	b.n	8008e8e <f_mount+0x22>
 8008e86:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8008e8a:	2b20      	cmp	r3, #32
 8008e8c:	d90a      	bls.n	8008ea4 <f_mount+0x38>
 8008e8e:	2b3a      	cmp	r3, #58	; 0x3a
 8008e90:	d1f9      	bne.n	8008e86 <f_mount+0x1a>
			i = *tp++ - '0';
 8008e92:	3101      	adds	r1, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008e94:	4288      	cmp	r0, r1
 8008e96:	d002      	beq.n	8008e9e <f_mount+0x32>
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
	if (vol < 0) return FR_INVALID_DRIVE;
 8008e98:	200b      	movs	r0, #11

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8008e9a:	b002      	add	sp, #8
 8008e9c:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008e9e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008ea2:	d1f9      	bne.n	8008e98 <f_mount+0x2c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008ea4:	4c18      	ldr	r4, [pc, #96]	; (8008f08 <f_mount+0x9c>)
 8008ea6:	6823      	ldr	r3, [r4, #0]
	if (cfs) {
 8008ea8:	b1db      	cbz	r3, 8008ee2 <f_mount+0x76>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008eaa:	4918      	ldr	r1, [pc, #96]	; (8008f0c <f_mount+0xa0>)
 8008eac:	6808      	ldr	r0, [r1, #0]
 8008eae:	4283      	cmp	r3, r0
 8008eb0:	bf04      	itt	eq
 8008eb2:	2000      	moveq	r0, #0
 8008eb4:	6008      	streq	r0, [r1, #0]
 8008eb6:	6908      	ldr	r0, [r1, #16]
 8008eb8:	4283      	cmp	r3, r0
 8008eba:	bf04      	itt	eq
 8008ebc:	2000      	moveq	r0, #0
 8008ebe:	6108      	streq	r0, [r1, #16]
 8008ec0:	6a08      	ldr	r0, [r1, #32]
 8008ec2:	4283      	cmp	r3, r0
 8008ec4:	bf04      	itt	eq
 8008ec6:	2000      	moveq	r0, #0
 8008ec8:	6208      	streq	r0, [r1, #32]
 8008eca:	6b08      	ldr	r0, [r1, #48]	; 0x30
 8008ecc:	4283      	cmp	r3, r0
 8008ece:	bf04      	itt	eq
 8008ed0:	2000      	moveq	r0, #0
 8008ed2:	6308      	streq	r0, [r1, #48]	; 0x30
 8008ed4:	6c08      	ldr	r0, [r1, #64]	; 0x40
 8008ed6:	4283      	cmp	r3, r0
 8008ed8:	bf04      	itt	eq
 8008eda:	2000      	moveq	r0, #0
 8008edc:	6408      	streq	r0, [r1, #64]	; 0x40
		cfs->fs_type = 0;				/* Clear old fs object */
 8008ede:	2100      	movs	r1, #0
 8008ee0:	7019      	strb	r1, [r3, #0]
	if (fs) {
 8008ee2:	9b01      	ldr	r3, [sp, #4]
 8008ee4:	b15b      	cbz	r3, 8008efe <f_mount+0x92>
		fs->fs_type = 0;				/* Clear new fs object */
 8008ee6:	2000      	movs	r0, #0
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008ee8:	2a01      	cmp	r2, #1
		fs->fs_type = 0;				/* Clear new fs object */
 8008eea:	7018      	strb	r0, [r3, #0]
	FatFs[vol] = fs;					/* Register new fs object */
 8008eec:	6023      	str	r3, [r4, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008eee:	d1d4      	bne.n	8008e9a <f_mount+0x2e>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	a901      	add	r1, sp, #4
 8008ef4:	4668      	mov	r0, sp
 8008ef6:	f7fe ffc3 	bl	8007e80 <find_volume>
}
 8008efa:	b002      	add	sp, #8
 8008efc:	bd10      	pop	{r4, pc}
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008efe:	4618      	mov	r0, r3
	FatFs[vol] = fs;					/* Register new fs object */
 8008f00:	6023      	str	r3, [r4, #0]
}
 8008f02:	b002      	add	sp, #8
 8008f04:	bd10      	pop	{r4, pc}
 8008f06:	bf00      	nop
 8008f08:	2000d3a8 	.word	0x2000d3a8
 8008f0c:	2000d3ac 	.word	0x2000d3ac

08008f10 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f14:	b090      	sub	sp, #64	; 0x40
 8008f16:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	f000 80bb 	beq.w	8009094 <f_open+0x184>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008f1e:	f002 073f 	and.w	r7, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8008f22:	4616      	mov	r6, r2
 8008f24:	4604      	mov	r4, r0
 8008f26:	463a      	mov	r2, r7
 8008f28:	a903      	add	r1, sp, #12
 8008f2a:	a801      	add	r0, sp, #4
 8008f2c:	f7fe ffa8 	bl	8007e80 <find_volume>
	if (res == FR_OK) {
 8008f30:	4605      	mov	r5, r0
 8008f32:	b128      	cbz	r0, 8008f40 <f_open+0x30>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008f34:	2300      	movs	r3, #0
 8008f36:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 8008f38:	4628      	mov	r0, r5
 8008f3a:	b010      	add	sp, #64	; 0x40
 8008f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		dj.obj.fs = fs;
 8008f40:	9b03      	ldr	r3, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8008f42:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 8008f44:	9304      	str	r3, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8008f46:	a804      	add	r0, sp, #16
 8008f48:	f7ff fbd4 	bl	80086f4 <follow_path>
		if (res == FR_OK) {
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	d137      	bne.n	8008fc0 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008f50:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f2c0 80a4 	blt.w	80090a2 <f_open+0x192>
		if (Files[i].fs) {	/* Existing entry */
 8008f5a:	4ba7      	ldr	r3, [pc, #668]	; (80091f8 <f_open+0x2e8>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008f5c:	9a04      	ldr	r2, [sp, #16]
		if (Files[i].fs) {	/* Existing entry */
 8008f5e:	6818      	ldr	r0, [r3, #0]
				Files[i].clu == dp->obj.sclust &&
 8008f60:	f8dd 8018 	ldr.w	r8, [sp, #24]
				Files[i].ofs == dp->dptr) break;
 8008f64:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008f68:	f027 0c01 	bic.w	ip, r7, #1
 8008f6c:	4661      	mov	r1, ip
		if (Files[i].fs) {	/* Existing entry */
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	f000 814b 	beq.w	800920a <f_open+0x2fa>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008f74:	4290      	cmp	r0, r2
 8008f76:	f000 8096 	beq.w	80090a6 <f_open+0x196>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008f7a:	46ae      	mov	lr, r5
		if (Files[i].fs) {	/* Existing entry */
 8008f7c:	6918      	ldr	r0, [r3, #16]
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	f000 8146 	beq.w	8009210 <f_open+0x300>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008f84:	4290      	cmp	r0, r2
 8008f86:	f000 80ba 	beq.w	80090fe <f_open+0x1ee>
		if (Files[i].fs) {	/* Existing entry */
 8008f8a:	6a18      	ldr	r0, [r3, #32]
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	f000 8142 	beq.w	8009216 <f_open+0x306>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008f92:	4290      	cmp	r0, r2
 8008f94:	f000 80c7 	beq.w	8009126 <f_open+0x216>
		if (Files[i].fs) {	/* Existing entry */
 8008f98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	f000 8097 	beq.w	80090ce <f_open+0x1be>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008fa0:	4290      	cmp	r0, r2
 8008fa2:	f000 80b6 	beq.w	8009112 <f_open+0x202>
		if (Files[i].fs) {	/* Existing entry */
 8008fa6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	f000 809a 	beq.w	80090e2 <f_open+0x1d2>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008fae:	4290      	cmp	r0, r2
 8008fb0:	f000 80c3 	beq.w	800913a <f_open+0x22a>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008fb4:	f1be 0f00 	cmp.w	lr, #0
 8008fb8:	f040 8093 	bne.w	80090e2 <f_open+0x1d2>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008fbc:	2512      	movs	r5, #18
 8008fbe:	e7b9      	b.n	8008f34 <f_open+0x24>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008fc0:	f016 0f1c 	tst.w	r6, #28
 8008fc4:	d06b      	beq.n	800909e <f_open+0x18e>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008fc6:	2804      	cmp	r0, #4
 8008fc8:	d169      	bne.n	800909e <f_open+0x18e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008fca:	4b8b      	ldr	r3, [pc, #556]	; (80091f8 <f_open+0x2e8>)
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	b142      	cbz	r2, 8008fe2 <f_open+0xd2>
 8008fd0:	691a      	ldr	r2, [r3, #16]
 8008fd2:	b132      	cbz	r2, 8008fe2 <f_open+0xd2>
 8008fd4:	6a1a      	ldr	r2, [r3, #32]
 8008fd6:	b122      	cbz	r2, 8008fe2 <f_open+0xd2>
 8008fd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fda:	b112      	cbz	r2, 8008fe2 <f_open+0xd2>
 8008fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1ec      	bne.n	8008fbc <f_open+0xac>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008fe2:	a804      	add	r0, sp, #16
 8008fe4:	f7ff fdaa 	bl	8008b3c <dir_register>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008fe8:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d156      	bne.n	800909e <f_open+0x18e>
				dw = GET_FATTIME();
 8008ff0:	f7fd ffd4 	bl	8006f9c <get_fattime>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8008ff6:	b2c6      	uxtb	r6, r0
	*ptr++ = (BYTE)val; val >>= 8;
 8008ff8:	f3c0 2107 	ubfx	r1, r0, #8, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8008ffc:	f3c0 4207 	ubfx	r2, r0, #16, #8
	*ptr++ = (BYTE)val;
 8009000:	0e00      	lsrs	r0, r0, #24
	*ptr++ = (BYTE)val; val >>= 8;
 8009002:	73d9      	strb	r1, [r3, #15]
	*ptr++ = (BYTE)val;
 8009004:	7458      	strb	r0, [r3, #17]
	*ptr++ = (BYTE)val; val >>= 8;
 8009006:	739e      	strb	r6, [r3, #14]
	*ptr++ = (BYTE)val; val >>= 8;
 8009008:	741a      	strb	r2, [r3, #16]
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800900a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 800900c:	75d9      	strb	r1, [r3, #23]
	*ptr++ = (BYTE)val;
 800900e:	7658      	strb	r0, [r3, #25]
	*ptr++ = (BYTE)val; val >>= 8;
 8009010:	759e      	strb	r6, [r3, #22]
	*ptr++ = (BYTE)val; val >>= 8;
 8009012:	761a      	strb	r2, [r3, #24]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009014:	9a0c      	ldr	r2, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009016:	9b03      	ldr	r3, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009018:	2120      	movs	r1, #32
 800901a:	72d1      	strb	r1, [r2, #11]
	if (fs->fs_type == FS_FAT32) {
 800901c:	7819      	ldrb	r1, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800901e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	if (fs->fs_type == FS_FAT32) {
 8009020:	2903      	cmp	r1, #3
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009022:	bf08      	it	eq
 8009024:	8a91      	ldrheq	r1, [r2, #20]
	cl = ld_word(dir + DIR_FstClusLO);
 8009026:	8b56      	ldrh	r6, [r2, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009028:	bf08      	it	eq
 800902a:	ea46 4601 	orreq.w	r6, r6, r1, lsl #16
	*ptr++ = (BYTE)val; val >>= 8;
 800902e:	2100      	movs	r1, #0
 8009030:	8351      	strh	r1, [r2, #26]
	if (fs->fs_type == FS_FAT32) {
 8009032:	7818      	ldrb	r0, [r3, #0]
 8009034:	2803      	cmp	r0, #3
 8009036:	d100      	bne.n	800903a <f_open+0x12a>
	*ptr++ = (BYTE)val; val >>= 8;
 8009038:	8291      	strh	r1, [r2, #20]
					st_dword(dj.dir + DIR_FileSize, 0);
 800903a:	990c      	ldr	r1, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 800903c:	2200      	movs	r2, #0
 800903e:	61ca      	str	r2, [r1, #28]
					fs->wflag = 1;
 8009040:	2101      	movs	r1, #1
 8009042:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8009044:	b19e      	cbz	r6, 800906e <f_open+0x15e>
						res = remove_chain(&dj.obj, cl, 0);
 8009046:	4631      	mov	r1, r6
 8009048:	a804      	add	r0, sp, #16
						dw = fs->winsect;
 800904a:	f8d3 802c 	ldr.w	r8, [r3, #44]	; 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 800904e:	f7ff fcd7 	bl	8008a00 <remove_chain>
						if (res == FR_OK) {
 8009052:	bb20      	cbnz	r0, 800909e <f_open+0x18e>
							res = move_window(fs, dw);
 8009054:	9b03      	ldr	r3, [sp, #12]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009058:	4590      	cmp	r8, r2
 800905a:	f000 8102 	beq.w	8009262 <f_open+0x352>
 800905e:	4618      	mov	r0, r3
 8009060:	4641      	mov	r1, r8
 8009062:	f7fe fed3 	bl	8007e0c <move_window.part.0>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	3e01      	subs	r6, #1
 800906a:	60de      	str	r6, [r3, #12]
		if (res == FR_OK) {
 800906c:	b9b8      	cbnz	r0, 800909e <f_open+0x18e>
				mode |= FA_MODIFIED;
 800906e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009072:	f027 0101 	bic.w	r1, r7, #1
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009078:	6263      	str	r3, [r4, #36]	; 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800907a:	3900      	subs	r1, #0
			fp->dir_ptr = dj.dir;
 800907c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800907e:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009080:	bf18      	it	ne
 8009082:	2101      	movne	r1, #1
 8009084:	a804      	add	r0, sp, #16
 8009086:	f7fe fdfb 	bl	8007c80 <inc_lock>
 800908a:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800908c:	2800      	cmp	r0, #0
 800908e:	d15e      	bne.n	800914e <f_open+0x23e>
						res = FR_DENIED;
 8009090:	2502      	movs	r5, #2
 8009092:	e74f      	b.n	8008f34 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 8009094:	2509      	movs	r5, #9
}
 8009096:	4628      	mov	r0, r5
 8009098:	b010      	add	sp, #64	; 0x40
 800909a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800909e:	4605      	mov	r5, r0
 80090a0:	e748      	b.n	8008f34 <f_open+0x24>
				res = FR_INVALID_NAME;
 80090a2:	2506      	movs	r5, #6
 80090a4:	e746      	b.n	8008f34 <f_open+0x24>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80090a6:	6858      	ldr	r0, [r3, #4]
 80090a8:	4540      	cmp	r0, r8
 80090aa:	f47f af66 	bne.w	8008f7a <f_open+0x6a>
				Files[i].clu == dp->obj.sclust &&
 80090ae:	6898      	ldr	r0, [r3, #8]
 80090b0:	4548      	cmp	r0, r9
 80090b2:	f47f af62 	bne.w	8008f7a <f_open+0x6a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 80090b6:	462a      	mov	r2, r5
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80090b8:	f1bc 0f00 	cmp.w	ip, #0
 80090bc:	d105      	bne.n	80090ca <f_open+0x1ba>
 80090be:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80090c2:	899b      	ldrh	r3, [r3, #12]
 80090c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090c8:	d10b      	bne.n	80090e2 <f_open+0x1d2>
 80090ca:	2510      	movs	r5, #16
 80090cc:	e732      	b.n	8008f34 <f_open+0x24>
		if (Files[i].fs) {	/* Existing entry */
 80090ce:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80090d0:	b138      	cbz	r0, 80090e2 <f_open+0x1d2>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80090d2:	4290      	cmp	r0, r2
 80090d4:	d105      	bne.n	80090e2 <f_open+0x1d2>
 80090d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090d8:	4542      	cmp	r2, r8
 80090da:	d102      	bne.n	80090e2 <f_open+0x1d2>
				Files[i].clu == dp->obj.sclust &&
 80090dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090de:	454a      	cmp	r2, r9
 80090e0:	d033      	beq.n	800914a <f_open+0x23a>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80090e2:	f016 0f1c 	tst.w	r6, #28
 80090e6:	d075      	beq.n	80091d4 <f_open+0x2c4>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80090e8:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80090ec:	f013 0f11 	tst.w	r3, #17
 80090f0:	f040 8089 	bne.w	8009206 <f_open+0x2f6>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80090f4:	0773      	lsls	r3, r6, #29
 80090f6:	f140 8081 	bpl.w	80091fc <f_open+0x2ec>
 80090fa:	2508      	movs	r5, #8
 80090fc:	e71a      	b.n	8008f34 <f_open+0x24>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80090fe:	6958      	ldr	r0, [r3, #20]
 8009100:	4540      	cmp	r0, r8
 8009102:	f47f af42 	bne.w	8008f8a <f_open+0x7a>
				Files[i].clu == dp->obj.sclust &&
 8009106:	6998      	ldr	r0, [r3, #24]
 8009108:	4548      	cmp	r0, r9
 800910a:	f47f af3e 	bne.w	8008f8a <f_open+0x7a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800910e:	2201      	movs	r2, #1
 8009110:	e7d2      	b.n	80090b8 <f_open+0x1a8>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009112:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009114:	4540      	cmp	r0, r8
 8009116:	f47f af46 	bne.w	8008fa6 <f_open+0x96>
				Files[i].clu == dp->obj.sclust &&
 800911a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800911c:	4548      	cmp	r0, r9
 800911e:	f47f af42 	bne.w	8008fa6 <f_open+0x96>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009122:	2203      	movs	r2, #3
 8009124:	e7c8      	b.n	80090b8 <f_open+0x1a8>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009126:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009128:	4540      	cmp	r0, r8
 800912a:	f47f af35 	bne.w	8008f98 <f_open+0x88>
				Files[i].clu == dp->obj.sclust &&
 800912e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8009130:	4548      	cmp	r0, r9
 8009132:	f47f af31 	bne.w	8008f98 <f_open+0x88>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009136:	2202      	movs	r2, #2
 8009138:	e7be      	b.n	80090b8 <f_open+0x1a8>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800913a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800913c:	4542      	cmp	r2, r8
 800913e:	f47f af39 	bne.w	8008fb4 <f_open+0xa4>
				Files[i].clu == dp->obj.sclust &&
 8009142:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009144:	454a      	cmp	r2, r9
 8009146:	f47f af35 	bne.w	8008fb4 <f_open+0xa4>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800914a:	2204      	movs	r2, #4
 800914c:	e7b4      	b.n	80090b8 <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800914e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009152:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	if (fs->fs_type == FS_FAT32) {
 8009154:	f898 2000 	ldrb.w	r2, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 8009158:	8b5e      	ldrh	r6, [r3, #26]
	if (fs->fs_type == FS_FAT32) {
 800915a:	2a03      	cmp	r2, #3
 800915c:	d102      	bne.n	8009164 <f_open+0x254>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800915e:	8a9a      	ldrh	r2, [r3, #20]
 8009160:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009164:	60a6      	str	r6, [r4, #8]
	rv = rv << 8 | ptr[0];
 8009166:	f8d3 901c 	ldr.w	r9, [r3, #28]
			fp->obj.id = fs->id;
 800916a:	f8b8 3006 	ldrh.w	r3, [r8, #6]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800916e:	f8c4 900c 	str.w	r9, [r4, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009172:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009174:	f104 0a30 	add.w	sl, r4, #48	; 0x30
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009178:	f8c4 8000 	str.w	r8, [r4]
			fp->obj.id = fs->id;
 800917c:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 800917e:	7527      	strb	r7, [r4, #20]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009180:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->err = 0;			/* Clear error flag */
 8009182:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009184:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009186:	61a1      	str	r1, [r4, #24]
		*d++ = (BYTE)val;
 8009188:	f44f 7200 	mov.w	r2, #512	; 0x200
 800918c:	4650      	mov	r0, sl
 800918e:	f00b fb3b 	bl	8014808 <memset>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009192:	06b8      	lsls	r0, r7, #26
 8009194:	f57f aed0 	bpl.w	8008f38 <f_open+0x28>
 8009198:	f1b9 0f00 	cmp.w	r9, #0
 800919c:	f43f aecc 	beq.w	8008f38 <f_open+0x28>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80091a0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80091a4:	f8c4 9018 	str.w	r9, [r4, #24]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091a8:	ebb9 2f43 	cmp.w	r9, r3, lsl #9
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80091ac:	ea4f 2743 	mov.w	r7, r3, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091b0:	d806      	bhi.n	80091c0 <f_open+0x2b0>
 80091b2:	e035      	b.n	8009220 <f_open+0x310>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80091b4:	1c41      	adds	r1, r0, #1
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091b6:	eba9 0907 	sub.w	r9, r9, r7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80091ba:	d01b      	beq.n	80091f4 <f_open+0x2e4>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091bc:	454f      	cmp	r7, r9
 80091be:	d22f      	bcs.n	8009220 <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 80091c0:	4631      	mov	r1, r6
 80091c2:	6820      	ldr	r0, [r4, #0]
 80091c4:	f7ff f868 	bl	8008298 <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 80091c8:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 80091ca:	4606      	mov	r6, r0
					if (clst <= 1) res = FR_INT_ERR;
 80091cc:	d8f2      	bhi.n	80091b4 <f_open+0x2a4>
 80091ce:	2502      	movs	r5, #2
				fp->clust = clst;
 80091d0:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80091d2:	e6af      	b.n	8008f34 <f_open+0x24>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80091d4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80091d8:	06da      	lsls	r2, r3, #27
 80091da:	d41f      	bmi.n	800921c <f_open+0x30c>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80091dc:	07b2      	lsls	r2, r6, #30
 80091de:	d501      	bpl.n	80091e4 <f_open+0x2d4>
 80091e0:	07db      	lsls	r3, r3, #31
 80091e2:	d410      	bmi.n	8009206 <f_open+0x2f6>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80091e4:	f006 0608 	and.w	r6, r6, #8
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80091e8:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80091ea:	2e00      	cmp	r6, #0
 80091ec:	f47f af3f 	bne.w	800906e <f_open+0x15e>
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80091f0:	4661      	mov	r1, ip
 80091f2:	e740      	b.n	8009076 <f_open+0x166>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80091f4:	2501      	movs	r5, #1
 80091f6:	e7eb      	b.n	80091d0 <f_open+0x2c0>
 80091f8:	2000d3ac 	.word	0x2000d3ac
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091fc:	0730      	lsls	r0, r6, #28
 80091fe:	f53f aef7 	bmi.w	8008ff0 <f_open+0xe0>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009202:	9b03      	ldr	r3, [sp, #12]
 8009204:	e737      	b.n	8009076 <f_open+0x166>
						res = FR_DENIED;
 8009206:	2507      	movs	r5, #7
 8009208:	e694      	b.n	8008f34 <f_open+0x24>
			be = 1;
 800920a:	f04f 0e01 	mov.w	lr, #1
 800920e:	e6b5      	b.n	8008f7c <f_open+0x6c>
 8009210:	f04f 0e01 	mov.w	lr, #1
 8009214:	e6b9      	b.n	8008f8a <f_open+0x7a>
 8009216:	f04f 0e01 	mov.w	lr, #1
 800921a:	e6bd      	b.n	8008f98 <f_open+0x88>
					res = FR_NO_FILE;
 800921c:	2504      	movs	r5, #4
 800921e:	e689      	b.n	8008f34 <f_open+0x24>
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009220:	f3c9 0308 	ubfx	r3, r9, #0, #9
				fp->clust = clst;
 8009224:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009226:	2b00      	cmp	r3, #0
 8009228:	f43f ae86 	beq.w	8008f38 <f_open+0x28>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800922c:	9903      	ldr	r1, [sp, #12]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800922e:	694b      	ldr	r3, [r1, #20]
	clst -= 2;
 8009230:	3e02      	subs	r6, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009232:	3b02      	subs	r3, #2
 8009234:	429e      	cmp	r6, r3
 8009236:	f4bf af2b 	bcs.w	8009090 <f_open+0x180>
	return clst * fs->csize + fs->database;
 800923a:	894a      	ldrh	r2, [r1, #10]
 800923c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800923e:	fb06 3202 	mla	r2, r6, r2, r3
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009242:	2a00      	cmp	r2, #0
 8009244:	f43f af24 	beq.w	8009090 <f_open+0x180>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009248:	eb02 2259 	add.w	r2, r2, r9, lsr #9
 800924c:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800924e:	7848      	ldrb	r0, [r1, #1]
 8009250:	2301      	movs	r3, #1
 8009252:	4651      	mov	r1, sl
 8009254:	f7fe fcec 	bl	8007c30 <disk_read>
 8009258:	2800      	cmp	r0, #0
 800925a:	f43f ae6d 	beq.w	8008f38 <f_open+0x28>
 800925e:	2501      	movs	r5, #1
 8009260:	e668      	b.n	8008f34 <f_open+0x24>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009262:	3e01      	subs	r6, #1
 8009264:	60de      	str	r6, [r3, #12]
		if (res == FR_OK) {
 8009266:	e702      	b.n	800906e <f_open+0x15e>

08009268 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	461e      	mov	r6, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800926e:	2300      	movs	r3, #0
{
 8009270:	b085      	sub	sp, #20
	*br = 0;	/* Clear read byte counter */
 8009272:	6033      	str	r3, [r6, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009274:	b150      	cbz	r0, 800928c <f_read+0x24>
 8009276:	6803      	ldr	r3, [r0, #0]
 8009278:	4604      	mov	r4, r0
 800927a:	b13b      	cbz	r3, 800928c <f_read+0x24>
 800927c:	4617      	mov	r7, r2
 800927e:	781a      	ldrb	r2, [r3, #0]
 8009280:	b122      	cbz	r2, 800928c <f_read+0x24>
 8009282:	88da      	ldrh	r2, [r3, #6]
 8009284:	460d      	mov	r5, r1
 8009286:	8881      	ldrh	r1, [r0, #4]
 8009288:	4291      	cmp	r1, r2
 800928a:	d005      	beq.n	8009298 <f_read+0x30>
	FRESULT res = FR_INVALID_OBJECT;
 800928c:	f04f 0809 	mov.w	r8, #9
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 8009290:	4640      	mov	r0, r8
 8009292:	b005      	add	sp, #20
 8009294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009298:	7858      	ldrb	r0, [r3, #1]
 800929a:	f7fe fcaf 	bl	8007bfc <disk_status>
 800929e:	07c2      	lsls	r2, r0, #31
 80092a0:	d4f4      	bmi.n	800928c <f_read+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80092a2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80092a6:	f1b8 0f00 	cmp.w	r8, #0
 80092aa:	d1f1      	bne.n	8009290 <f_read+0x28>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80092ac:	7d23      	ldrb	r3, [r4, #20]
 80092ae:	f013 0301 	ands.w	r3, r3, #1
 80092b2:	9300      	str	r3, [sp, #0]
 80092b4:	f000 80db 	beq.w	800946e <f_read+0x206>
	remain = fp->obj.objsize - fp->fptr;
 80092b8:	69a0      	ldr	r0, [r4, #24]
 80092ba:	68e3      	ldr	r3, [r4, #12]
 80092bc:	1a1b      	subs	r3, r3, r0
 80092be:	429f      	cmp	r7, r3
 80092c0:	bf28      	it	cs
 80092c2:	461f      	movcs	r7, r3
	for ( ;  btr;								/* Repeat until all data read */
 80092c4:	2f00      	cmp	r7, #0
 80092c6:	d0e3      	beq.n	8009290 <f_read+0x28>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80092c8:	46a2      	mov	sl, r4
 80092ca:	f104 0331 	add.w	r3, r4, #49	; 0x31
 80092ce:	f85a 9b30 	ldr.w	r9, [sl], #48
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	f8cd 8008 	str.w	r8, [sp, #8]
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80092d8:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80092dc:	2a00      	cmp	r2, #0
 80092de:	d159      	bne.n	8009394 <f_read+0x12c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80092e0:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 80092e4:	3a01      	subs	r2, #1
			if (csect == 0) {					/* On the cluster boundary? */
 80092e6:	ea12 2250 	ands.w	r2, r2, r0, lsr #9
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80092ea:	ea4f 2350 	mov.w	r3, r0, lsr #9
			if (csect == 0) {					/* On the cluster boundary? */
 80092ee:	f000 8082 	beq.w	80093f6 <f_read+0x18e>
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80092f2:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80092f4:	f8d9 3014 	ldr.w	r3, [r9, #20]
	clst -= 2;
 80092f8:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80092fa:	3b02      	subs	r3, #2
 80092fc:	4298      	cmp	r0, r3
 80092fe:	f080 8088 	bcs.w	8009412 <f_read+0x1aa>
	return clst * fs->csize + fs->database;
 8009302:	f8b9 100a 	ldrh.w	r1, [r9, #10]
 8009306:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 800930a:	fb01 3000 	mla	r0, r1, r0, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 800930e:	2800      	cmp	r0, #0
 8009310:	d07f      	beq.n	8009412 <f_read+0x1aa>
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009312:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
			sect += csect;
 8009316:	eb02 0b00 	add.w	fp, r2, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 800931a:	d325      	bcc.n	8009368 <f_read+0x100>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800931c:	eb02 2057 	add.w	r0, r2, r7, lsr #9
 8009320:	4288      	cmp	r0, r1
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009322:	ea4f 2857 	mov.w	r8, r7, lsr #9
					cc = fs->csize - csect;
 8009326:	bf88      	it	hi
 8009328:	eba1 0802 	subhi.w	r8, r1, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800932c:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009330:	4643      	mov	r3, r8
 8009332:	465a      	mov	r2, fp
 8009334:	4629      	mov	r1, r5
 8009336:	f7fe fc7b 	bl	8007c30 <disk_read>
 800933a:	2800      	cmp	r0, #0
 800933c:	f040 8085 	bne.w	800944a <f_read+0x1e2>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009340:	f994 2014 	ldrsb.w	r2, [r4, #20]
 8009344:	2a00      	cmp	r2, #0
 8009346:	f2c0 80a9 	blt.w	800949c <f_read+0x234>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800934a:	ea4f 2c48 	mov.w	ip, r8, lsl #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800934e:	69a0      	ldr	r0, [r4, #24]
 8009350:	6833      	ldr	r3, [r6, #0]
 8009352:	4460      	add	r0, ip
 8009354:	4463      	add	r3, ip
	for ( ;  btr;								/* Repeat until all data read */
 8009356:	ebb7 070c 	subs.w	r7, r7, ip
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800935a:	61a0      	str	r0, [r4, #24]
 800935c:	4465      	add	r5, ip
 800935e:	6033      	str	r3, [r6, #0]
	for ( ;  btr;								/* Repeat until all data read */
 8009360:	d1ba      	bne.n	80092d8 <f_read+0x70>
 8009362:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009366:	e793      	b.n	8009290 <f_read+0x28>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009368:	6a22      	ldr	r2, [r4, #32]
 800936a:	455a      	cmp	r2, fp
 800936c:	d00d      	beq.n	800938a <f_read+0x122>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800936e:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009372:	2b00      	cmp	r3, #0
 8009374:	f2c0 8085 	blt.w	8009482 <f_read+0x21a>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009378:	f899 0001 	ldrb.w	r0, [r9, #1]
 800937c:	2301      	movs	r3, #1
 800937e:	465a      	mov	r2, fp
 8009380:	4651      	mov	r1, sl
 8009382:	f7fe fc55 	bl	8007c30 <disk_read>
 8009386:	2800      	cmp	r0, #0
 8009388:	d15f      	bne.n	800944a <f_read+0x1e2>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800938a:	69a3      	ldr	r3, [r4, #24]
			fp->sect = sect;
 800938c:	f8c4 b020 	str.w	fp, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009390:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009394:	f5c2 7300 	rsb	r3, r2, #512	; 0x200
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009398:	1c51      	adds	r1, r2, #1
 800939a:	42bb      	cmp	r3, r7
 800939c:	4451      	add	r1, sl
 800939e:	bf28      	it	cs
 80093a0:	463b      	movcs	r3, r7
 80093a2:	1a69      	subs	r1, r5, r1
 80093a4:	469c      	mov	ip, r3
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80093a6:	2902      	cmp	r1, #2
 80093a8:	eb0a 0302 	add.w	r3, sl, r2
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80093ac:	f10c 3bff 	add.w	fp, ip, #4294967295
 80093b0:	d953      	bls.n	800945a <f_read+0x1f2>
 80093b2:	f1bb 0f07 	cmp.w	fp, #7
 80093b6:	d950      	bls.n	800945a <f_read+0x1f2>
 80093b8:	f02c 0e03 	bic.w	lr, ip, #3
 80093bc:	44ae      	add	lr, r5
 80093be:	462a      	mov	r2, r5
 80093c0:	4619      	mov	r1, r3
			*d++ = *s++;
 80093c2:	f851 0b04 	ldr.w	r0, [r1], #4
 80093c6:	f842 0b04 	str.w	r0, [r2], #4
		} while (--cnt);
 80093ca:	4596      	cmp	lr, r2
 80093cc:	d1f9      	bne.n	80093c2 <f_read+0x15a>
 80093ce:	f02c 0203 	bic.w	r2, ip, #3
 80093d2:	4594      	cmp	ip, r2
 80093d4:	eb05 0102 	add.w	r1, r5, r2
 80093d8:	eb03 0002 	add.w	r0, r3, r2
 80093dc:	d0b7      	beq.n	800934e <f_read+0xe6>
			*d++ = *s++;
 80093de:	5c9b      	ldrb	r3, [r3, r2]
 80093e0:	54ab      	strb	r3, [r5, r2]
		} while (--cnt);
 80093e2:	ebbb 0202 	subs.w	r2, fp, r2
 80093e6:	d0b2      	beq.n	800934e <f_read+0xe6>
			*d++ = *s++;
 80093e8:	7843      	ldrb	r3, [r0, #1]
 80093ea:	704b      	strb	r3, [r1, #1]
		} while (--cnt);
 80093ec:	2a01      	cmp	r2, #1
 80093ee:	d0ae      	beq.n	800934e <f_read+0xe6>
			*d++ = *s++;
 80093f0:	7883      	ldrb	r3, [r0, #2]
 80093f2:	708b      	strb	r3, [r1, #2]
		} while (--cnt);
 80093f4:	e7ab      	b.n	800934e <f_read+0xe6>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80093f6:	b9a0      	cbnz	r0, 8009422 <f_read+0x1ba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80093f8:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80093fa:	2801      	cmp	r0, #1
 80093fc:	d909      	bls.n	8009412 <f_read+0x1aa>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80093fe:	1c43      	adds	r3, r0, #1
 8009400:	d023      	beq.n	800944a <f_read+0x1e2>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009402:	f8d9 3014 	ldr.w	r3, [r9, #20]
				fp->clust = clst;				/* Update current cluster */
 8009406:	61e0      	str	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009408:	3b02      	subs	r3, #2
	clst -= 2;
 800940a:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800940c:	4298      	cmp	r0, r3
 800940e:	f4ff af78 	bcc.w	8009302 <f_read+0x9a>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009412:	f04f 0802 	mov.w	r8, #2
}
 8009416:	4640      	mov	r0, r8
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009418:	f884 8015 	strb.w	r8, [r4, #21]
}
 800941c:	b005      	add	sp, #20
 800941e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 8009422:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009424:	b330      	cbz	r0, 8009474 <f_read+0x20c>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009426:	6821      	ldr	r1, [r4, #0]
 8009428:	8949      	ldrh	r1, [r1, #10]
 800942a:	fbb3 f3f1 	udiv	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800942e:	6841      	ldr	r1, [r0, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009430:	3004      	adds	r0, #4
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009432:	b929      	cbnz	r1, 8009440 <f_read+0x1d8>
 8009434:	e7ed      	b.n	8009412 <f_read+0x1aa>
		cl -= ncl; tbl++;		/* Next fragment */
 8009436:	1a5b      	subs	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009438:	f850 1f08 	ldr.w	r1, [r0, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800943c:	2900      	cmp	r1, #0
 800943e:	d0e8      	beq.n	8009412 <f_read+0x1aa>
		if (cl < ncl) break;	/* In this fragment? */
 8009440:	4299      	cmp	r1, r3
 8009442:	d9f8      	bls.n	8009436 <f_read+0x1ce>
	return cl + *tbl;	/* Return the cluster number */
 8009444:	6840      	ldr	r0, [r0, #4]
 8009446:	4418      	add	r0, r3
 8009448:	e7d7      	b.n	80093fa <f_read+0x192>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800944a:	f8dd 8000 	ldr.w	r8, [sp]
 800944e:	2301      	movs	r3, #1
}
 8009450:	4640      	mov	r0, r8
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009452:	7563      	strb	r3, [r4, #21]
}
 8009454:	b005      	add	sp, #20
 8009456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800945a:	1e6a      	subs	r2, r5, #1
 800945c:	eb03 000c 	add.w	r0, r3, ip
			*d++ = *s++;
 8009460:	f813 1b01 	ldrb.w	r1, [r3], #1
 8009464:	f802 1f01 	strb.w	r1, [r2, #1]!
		} while (--cnt);
 8009468:	4283      	cmp	r3, r0
 800946a:	d1f9      	bne.n	8009460 <f_read+0x1f8>
 800946c:	e76f      	b.n	800934e <f_read+0xe6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800946e:	f04f 0807 	mov.w	r8, #7
 8009472:	e70d      	b.n	8009290 <f_read+0x28>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009474:	69e1      	ldr	r1, [r4, #28]
 8009476:	6820      	ldr	r0, [r4, #0]
 8009478:	9203      	str	r2, [sp, #12]
 800947a:	f7fe ff0d 	bl	8008298 <get_fat.isra.0>
 800947e:	9a03      	ldr	r2, [sp, #12]
 8009480:	e7bb      	b.n	80093fa <f_read+0x192>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009482:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009486:	2301      	movs	r3, #1
 8009488:	4651      	mov	r1, sl
 800948a:	f7fe fbdf 	bl	8007c4c <disk_write>
 800948e:	2800      	cmp	r0, #0
 8009490:	d1db      	bne.n	800944a <f_read+0x1e2>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009492:	7d23      	ldrb	r3, [r4, #20]
 8009494:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009498:	7523      	strb	r3, [r4, #20]
 800949a:	e76d      	b.n	8009378 <f_read+0x110>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800949c:	6a22      	ldr	r2, [r4, #32]
 800949e:	eba2 0b0b 	sub.w	fp, r2, fp
 80094a2:	45c3      	cmp	fp, r8
 80094a4:	f4bf af51 	bcs.w	800934a <f_read+0xe2>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80094a8:	9b01      	ldr	r3, [sp, #4]
 80094aa:	eb05 224b 	add.w	r2, r5, fp, lsl #9
 80094ae:	1ad0      	subs	r0, r2, r3
 80094b0:	2802      	cmp	r0, #2
 80094b2:	4651      	mov	r1, sl
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80094b4:	d908      	bls.n	80094c8 <f_read+0x260>
 80094b6:	f502 7c00 	add.w	ip, r2, #512	; 0x200
			*d++ = *s++;
 80094ba:	f851 3b04 	ldr.w	r3, [r1], #4
 80094be:	f842 3b04 	str.w	r3, [r2], #4
		} while (--cnt);
 80094c2:	4562      	cmp	r2, ip
 80094c4:	d1f9      	bne.n	80094ba <f_read+0x252>
 80094c6:	e740      	b.n	800934a <f_read+0xe2>
 80094c8:	3a01      	subs	r2, #1
 80094ca:	f504 7c0c 	add.w	ip, r4, #560	; 0x230
			*d++ = *s++;
 80094ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094d2:	f802 3f01 	strb.w	r3, [r2, #1]!
		} while (--cnt);
 80094d6:	458c      	cmp	ip, r1
 80094d8:	d1f9      	bne.n	80094ce <f_read+0x266>
 80094da:	e736      	b.n	800934a <f_read+0xe2>

080094dc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80094dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e0:	461f      	mov	r7, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80094e2:	2300      	movs	r3, #0
{
 80094e4:	b085      	sub	sp, #20
	*bw = 0;	/* Clear write byte counter */
 80094e6:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80094e8:	b150      	cbz	r0, 8009500 <f_write+0x24>
 80094ea:	6803      	ldr	r3, [r0, #0]
 80094ec:	4604      	mov	r4, r0
 80094ee:	b13b      	cbz	r3, 8009500 <f_write+0x24>
 80094f0:	4616      	mov	r6, r2
 80094f2:	781a      	ldrb	r2, [r3, #0]
 80094f4:	b122      	cbz	r2, 8009500 <f_write+0x24>
 80094f6:	88da      	ldrh	r2, [r3, #6]
 80094f8:	460d      	mov	r5, r1
 80094fa:	8881      	ldrh	r1, [r0, #4]
 80094fc:	4291      	cmp	r1, r2
 80094fe:	d005      	beq.n	800950c <f_write+0x30>
	FRESULT res = FR_INVALID_OBJECT;
 8009500:	f04f 0809 	mov.w	r8, #9
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 8009504:	4640      	mov	r0, r8
 8009506:	b005      	add	sp, #20
 8009508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800950c:	7858      	ldrb	r0, [r3, #1]
 800950e:	f7fe fb75 	bl	8007bfc <disk_status>
 8009512:	07c0      	lsls	r0, r0, #31
 8009514:	d4f4      	bmi.n	8009500 <f_write+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009516:	f894 8015 	ldrb.w	r8, [r4, #21]
 800951a:	f1b8 0f00 	cmp.w	r8, #0
 800951e:	d1f1      	bne.n	8009504 <f_write+0x28>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009520:	7d22      	ldrb	r2, [r4, #20]
 8009522:	0791      	lsls	r1, r2, #30
 8009524:	f140 80f5 	bpl.w	8009712 <f_write+0x236>
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009528:	69a3      	ldr	r3, [r4, #24]
 800952a:	42f3      	cmn	r3, r6
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800952c:	bf28      	it	cs
 800952e:	43de      	mvncs	r6, r3
	for ( ;  btw;							/* Repeat until all data written */
 8009530:	2e00      	cmp	r6, #0
 8009532:	d068      	beq.n	8009606 <f_write+0x12a>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009534:	46a2      	mov	sl, r4
 8009536:	f504 720c 	add.w	r2, r4, #560	; 0x230
 800953a:	f85a 9b30 	ldr.w	r9, [sl], #48
 800953e:	9201      	str	r2, [sp, #4]
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009540:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009544:	2a00      	cmp	r2, #0
 8009546:	d16d      	bne.n	8009624 <f_write+0x148>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009548:	f8b9 b00a 	ldrh.w	fp, [r9, #10]
 800954c:	f10b 3bff 	add.w	fp, fp, #4294967295
			if (csect == 0) {				/* On the cluster boundary? */
 8009550:	ea1b 2b53 	ands.w	fp, fp, r3, lsr #9
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009554:	ea4f 2253 	mov.w	r2, r3, lsr #9
			if (csect == 0) {				/* On the cluster boundary? */
 8009558:	d110      	bne.n	800957c <f_write+0xa0>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800955a:	2b00      	cmp	r3, #0
 800955c:	f040 80a2 	bne.w	80096a4 <f_write+0x1c8>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009560:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8009562:	2800      	cmp	r0, #0
 8009564:	f000 80e0 	beq.w	8009728 <f_write+0x24c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009568:	2801      	cmp	r0, #1
 800956a:	f000 8093 	beq.w	8009694 <f_write+0x1b8>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800956e:	1c43      	adds	r3, r0, #1
 8009570:	f000 80bd 	beq.w	80096ee <f_write+0x212>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009574:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8009576:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009578:	b903      	cbnz	r3, 800957c <f_write+0xa0>
 800957a:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800957c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f2c0 80a7 	blt.w	80096d4 <f_write+0x1f8>
	clst -= 2;
 8009586:	69e2      	ldr	r2, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009588:	f8d9 3014 	ldr.w	r3, [r9, #20]
	clst -= 2;
 800958c:	3a02      	subs	r2, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800958e:	3b02      	subs	r3, #2
 8009590:	429a      	cmp	r2, r3
 8009592:	d27f      	bcs.n	8009694 <f_write+0x1b8>
	return clst * fs->csize + fs->database;
 8009594:	f8b9 100a 	ldrh.w	r1, [r9, #10]
 8009598:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 800959c:	fb01 3202 	mla	r2, r1, r2, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 80095a0:	2a00      	cmp	r2, #0
 80095a2:	d077      	beq.n	8009694 <f_write+0x1b8>
			if (cc) {						/* Write maximum contiguous sectors directly */
 80095a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
			sect += csect;
 80095a8:	445a      	add	r2, fp
			if (cc) {						/* Write maximum contiguous sectors directly */
 80095aa:	d330      	bcc.n	800960e <f_write+0x132>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80095ac:	eb0b 2056 	add.w	r0, fp, r6, lsr #9
 80095b0:	4288      	cmp	r0, r1
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80095b2:	ea4f 2356 	mov.w	r3, r6, lsr #9
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095b6:	f899 0001 	ldrb.w	r0, [r9, #1]
					cc = fs->csize - csect;
 80095ba:	bf88      	it	hi
 80095bc:	eba1 030b 	subhi.w	r3, r1, fp
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095c0:	4629      	mov	r1, r5
 80095c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095c6:	f7fe fb41 	bl	8007c4c <disk_write>
 80095ca:	2800      	cmp	r0, #0
 80095cc:	f040 808f 	bne.w	80096ee <f_write+0x212>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80095d0:	6a21      	ldr	r1, [r4, #32]
 80095d2:	9a02      	ldr	r2, [sp, #8]
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	1a8a      	subs	r2, r1, r2
 80095d8:	429a      	cmp	r2, r3
 80095da:	f0c0 80b9 	bcc.w	8009750 <f_write+0x274>
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80095de:	eb05 2243 	add.w	r2, r5, r3, lsl #9
 80095e2:	ea4f 2c43 	mov.w	ip, r3, lsl #9
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80095e6:	69a3      	ldr	r3, [r4, #24]
 80095e8:	4615      	mov	r5, r2
 80095ea:	68e2      	ldr	r2, [r4, #12]
 80095ec:	4463      	add	r3, ip
 80095ee:	429a      	cmp	r2, r3
 80095f0:	bf38      	it	cc
 80095f2:	461a      	movcc	r2, r3
 80095f4:	60e2      	str	r2, [r4, #12]
 80095f6:	683a      	ldr	r2, [r7, #0]
 80095f8:	61a3      	str	r3, [r4, #24]
 80095fa:	4462      	add	r2, ip
	for ( ;  btw;							/* Repeat until all data written */
 80095fc:	ebb6 060c 	subs.w	r6, r6, ip
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009600:	603a      	str	r2, [r7, #0]
	for ( ;  btw;							/* Repeat until all data written */
 8009602:	d19d      	bne.n	8009540 <f_write+0x64>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009604:	7d22      	ldrb	r2, [r4, #20]
 8009606:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800960a:	7522      	strb	r2, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 800960c:	e77a      	b.n	8009504 <f_write+0x28>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800960e:	6a23      	ldr	r3, [r4, #32]
 8009610:	4293      	cmp	r3, r2
				fp->fptr < fp->obj.objsize &&
 8009612:	69a3      	ldr	r3, [r4, #24]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009614:	d003      	beq.n	800961e <f_write+0x142>
 8009616:	68e1      	ldr	r1, [r4, #12]
 8009618:	428b      	cmp	r3, r1
 800961a:	f0c0 808d 	bcc.w	8009738 <f_write+0x25c>
			fp->sect = sect;
 800961e:	6222      	str	r2, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009620:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009624:	f5c2 7c00 	rsb	ip, r2, #512	; 0x200
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009628:	eb0a 0302 	add.w	r3, sl, r2
 800962c:	1c6a      	adds	r2, r5, #1
 800962e:	45b4      	cmp	ip, r6
 8009630:	eba3 0202 	sub.w	r2, r3, r2
 8009634:	bf28      	it	cs
 8009636:	46b4      	movcs	ip, r6
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009638:	2a02      	cmp	r2, #2
 800963a:	f10c 3bff 	add.w	fp, ip, #4294967295
 800963e:	d95e      	bls.n	80096fe <f_write+0x222>
 8009640:	f1bb 0f07 	cmp.w	fp, #7
 8009644:	d95b      	bls.n	80096fe <f_write+0x222>
 8009646:	f02c 0e03 	bic.w	lr, ip, #3
 800964a:	449e      	add	lr, r3
 800964c:	461a      	mov	r2, r3
 800964e:	4629      	mov	r1, r5
			*d++ = *s++;
 8009650:	f851 0b04 	ldr.w	r0, [r1], #4
 8009654:	f842 0b04 	str.w	r0, [r2], #4
		} while (--cnt);
 8009658:	4572      	cmp	r2, lr
 800965a:	d1f9      	bne.n	8009650 <f_write+0x174>
 800965c:	f02c 0103 	bic.w	r1, ip, #3
 8009660:	458c      	cmp	ip, r1
 8009662:	eb03 0001 	add.w	r0, r3, r1
 8009666:	eb05 0201 	add.w	r2, r5, r1
 800966a:	d00e      	beq.n	800968a <f_write+0x1ae>
			*d++ = *s++;
 800966c:	f815 e001 	ldrb.w	lr, [r5, r1]
 8009670:	f803 e001 	strb.w	lr, [r3, r1]
		} while (--cnt);
 8009674:	ebbb 0101 	subs.w	r1, fp, r1
 8009678:	d005      	beq.n	8009686 <f_write+0x1aa>
			*d++ = *s++;
 800967a:	7853      	ldrb	r3, [r2, #1]
 800967c:	7043      	strb	r3, [r0, #1]
		} while (--cnt);
 800967e:	2901      	cmp	r1, #1
			*d++ = *s++;
 8009680:	bf1c      	itt	ne
 8009682:	7893      	ldrbne	r3, [r2, #2]
 8009684:	7083      	strbne	r3, [r0, #2]
		} while (--cnt);
 8009686:	eb05 020c 	add.w	r2, r5, ip
		fp->flag |= FA_DIRTY;
 800968a:	7d23      	ldrb	r3, [r4, #20]
 800968c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009690:	7523      	strb	r3, [r4, #20]
 8009692:	e7a8      	b.n	80095e6 <f_write+0x10a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009694:	f04f 0802 	mov.w	r8, #2
}
 8009698:	4640      	mov	r0, r8
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800969a:	f884 8015 	strb.w	r8, [r4, #21]
}
 800969e:	b005      	add	sp, #20
 80096a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 80096a4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80096a6:	2900      	cmp	r1, #0
 80096a8:	d036      	beq.n	8009718 <f_write+0x23c>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	895b      	ldrh	r3, [r3, #10]
 80096ae:	fbb2 f3f3 	udiv	r3, r2, r3
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80096b2:	684a      	ldr	r2, [r1, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80096b4:	3104      	adds	r1, #4
		if (ncl == 0) return 0;	/* End of table? (error) */
 80096b6:	b92a      	cbnz	r2, 80096c4 <f_write+0x1e8>
 80096b8:	e7a4      	b.n	8009604 <f_write+0x128>
		cl -= ncl; tbl++;		/* Next fragment */
 80096ba:	1a9b      	subs	r3, r3, r2
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80096bc:	f851 2f08 	ldr.w	r2, [r1, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 80096c0:	2a00      	cmp	r2, #0
 80096c2:	d09f      	beq.n	8009604 <f_write+0x128>
		if (cl < ncl) break;	/* In this fragment? */
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d2f8      	bcs.n	80096ba <f_write+0x1de>
	return cl + *tbl;	/* Return the cluster number */
 80096c8:	6848      	ldr	r0, [r1, #4]
 80096ca:	4418      	add	r0, r3
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80096cc:	2800      	cmp	r0, #0
 80096ce:	f47f af4b 	bne.w	8009568 <f_write+0x8c>
 80096d2:	e797      	b.n	8009604 <f_write+0x128>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80096d4:	6a22      	ldr	r2, [r4, #32]
 80096d6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80096da:	2301      	movs	r3, #1
 80096dc:	4651      	mov	r1, sl
 80096de:	f7fe fab5 	bl	8007c4c <disk_write>
 80096e2:	b920      	cbnz	r0, 80096ee <f_write+0x212>
				fp->flag &= (BYTE)~FA_DIRTY;
 80096e4:	7d23      	ldrb	r3, [r4, #20]
 80096e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096ea:	7523      	strb	r3, [r4, #20]
 80096ec:	e74b      	b.n	8009586 <f_write+0xaa>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80096ee:	f04f 0801 	mov.w	r8, #1
}
 80096f2:	4640      	mov	r0, r8
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80096f4:	f884 8015 	strb.w	r8, [r4, #21]
}
 80096f8:	b005      	add	sp, #20
 80096fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096fe:	3b01      	subs	r3, #1
 8009700:	eb05 020c 	add.w	r2, r5, ip
			*d++ = *s++;
 8009704:	f815 1b01 	ldrb.w	r1, [r5], #1
 8009708:	f803 1f01 	strb.w	r1, [r3, #1]!
		} while (--cnt);
 800970c:	4295      	cmp	r5, r2
 800970e:	d1f9      	bne.n	8009704 <f_write+0x228>
 8009710:	e7bb      	b.n	800968a <f_write+0x1ae>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009712:	f04f 0807 	mov.w	r8, #7
 8009716:	e6f5      	b.n	8009504 <f_write+0x28>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009718:	69e1      	ldr	r1, [r4, #28]
 800971a:	4620      	mov	r0, r4
 800971c:	f7fe fe8c 	bl	8008438 <create_chain>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009720:	2800      	cmp	r0, #0
 8009722:	f47f af21 	bne.w	8009568 <f_write+0x8c>
 8009726:	e76d      	b.n	8009604 <f_write+0x128>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009728:	4659      	mov	r1, fp
 800972a:	4620      	mov	r0, r4
 800972c:	f7fe fe84 	bl	8008438 <create_chain>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009730:	2800      	cmp	r0, #0
 8009732:	f47f af19 	bne.w	8009568 <f_write+0x8c>
 8009736:	e765      	b.n	8009604 <f_write+0x128>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009738:	f899 0001 	ldrb.w	r0, [r9, #1]
 800973c:	9202      	str	r2, [sp, #8]
 800973e:	2301      	movs	r3, #1
 8009740:	4651      	mov	r1, sl
 8009742:	f7fe fa75 	bl	8007c30 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8009746:	2800      	cmp	r0, #0
 8009748:	d1d1      	bne.n	80096ee <f_write+0x212>
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800974a:	69a3      	ldr	r3, [r4, #24]
 800974c:	9a02      	ldr	r2, [sp, #8]
 800974e:	e766      	b.n	800961e <f_write+0x142>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009750:	eb05 2142 	add.w	r1, r5, r2, lsl #9
 8009754:	3101      	adds	r1, #1
 8009756:	ebaa 0101 	sub.w	r1, sl, r1
 800975a:	2902      	cmp	r1, #2
 800975c:	eb05 2242 	add.w	r2, r5, r2, lsl #9
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009760:	d90d      	bls.n	800977e <f_write+0x2a2>
 8009762:	f8dd c004 	ldr.w	ip, [sp, #4]
 8009766:	4651      	mov	r1, sl
			*d++ = *s++;
 8009768:	f852 0b04 	ldr.w	r0, [r2], #4
 800976c:	f841 0b04 	str.w	r0, [r1], #4
		} while (--cnt);
 8009770:	4561      	cmp	r1, ip
 8009772:	d1f9      	bne.n	8009768 <f_write+0x28c>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009774:	7d22      	ldrb	r2, [r4, #20]
 8009776:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800977a:	7522      	strb	r2, [r4, #20]
 800977c:	e72f      	b.n	80095de <f_write+0x102>
 800977e:	f104 012f 	add.w	r1, r4, #47	; 0x2f
 8009782:	f502 7c00 	add.w	ip, r2, #512	; 0x200
			*d++ = *s++;
 8009786:	f812 0b01 	ldrb.w	r0, [r2], #1
 800978a:	f801 0f01 	strb.w	r0, [r1, #1]!
		} while (--cnt);
 800978e:	4594      	cmp	ip, r2
 8009790:	d1f9      	bne.n	8009786 <f_write+0x2aa>
 8009792:	e7ef      	b.n	8009774 <f_write+0x298>

08009794 <f_close>:
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009794:	b158      	cbz	r0, 80097ae <f_close+0x1a>
 8009796:	6803      	ldr	r3, [r0, #0]
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009798:	b570      	push	{r4, r5, r6, lr}
 800979a:	4604      	mov	r4, r0
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800979c:	b12b      	cbz	r3, 80097aa <f_close+0x16>
 800979e:	781a      	ldrb	r2, [r3, #0]
 80097a0:	b11a      	cbz	r2, 80097aa <f_close+0x16>
 80097a2:	8881      	ldrh	r1, [r0, #4]
 80097a4:	88da      	ldrh	r2, [r3, #6]
 80097a6:	4291      	cmp	r1, r2
 80097a8:	d003      	beq.n	80097b2 <f_close+0x1e>
	FRESULT res = FR_INVALID_OBJECT;
 80097aa:	2009      	movs	r0, #9
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 80097ac:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_INVALID_OBJECT;
 80097ae:	2009      	movs	r0, #9
}
 80097b0:	4770      	bx	lr
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80097b2:	7858      	ldrb	r0, [r3, #1]
 80097b4:	f7fe fa22 	bl	8007bfc <disk_status>
 80097b8:	07c1      	lsls	r1, r0, #31
 80097ba:	d4f6      	bmi.n	80097aa <f_close+0x16>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80097bc:	7d23      	ldrb	r3, [r4, #20]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80097be:	6825      	ldr	r5, [r4, #0]
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80097c0:	065a      	lsls	r2, r3, #25
 80097c2:	d53c      	bpl.n	800983e <f_close+0xaa>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80097c4:	061b      	lsls	r3, r3, #24
 80097c6:	d45d      	bmi.n	8009884 <f_close+0xf0>
			tm = GET_FATTIME();				/* Modified time */
 80097c8:	f7fd fbe8 	bl	8006f9c <get_fattime>
				res = move_window(fs, fp->dir_sect);
 80097cc:	6a61      	ldr	r1, [r4, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 80097ce:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80097d0:	4299      	cmp	r1, r3
			tm = GET_FATTIME();				/* Modified time */
 80097d2:	4606      	mov	r6, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 80097d4:	d004      	beq.n	80097e0 <f_close+0x4c>
 80097d6:	4628      	mov	r0, r5
 80097d8:	f7fe fb18 	bl	8007e0c <move_window.part.0>
				if (res == FR_OK) {
 80097dc:	2800      	cmp	r0, #0
 80097de:	d1e5      	bne.n	80097ac <f_close+0x18>
					dir = fp->dir_ptr;
 80097e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80097e2:	7ad3      	ldrb	r3, [r2, #11]
 80097e4:	f043 0320 	orr.w	r3, r3, #32
 80097e8:	72d3      	strb	r3, [r2, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80097ea:	68a3      	ldr	r3, [r4, #8]
 80097ec:	6821      	ldr	r1, [r4, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80097ee:	7693      	strb	r3, [r2, #26]
 80097f0:	f3c3 2007 	ubfx	r0, r3, #8, #8
	*ptr++ = (BYTE)val;
 80097f4:	76d0      	strb	r0, [r2, #27]
	if (fs->fs_type == FS_FAT32) {
 80097f6:	7809      	ldrb	r1, [r1, #0]
 80097f8:	2903      	cmp	r1, #3
 80097fa:	d103      	bne.n	8009804 <f_close+0x70>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80097fc:	0c1b      	lsrs	r3, r3, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80097fe:	7513      	strb	r3, [r2, #20]
 8009800:	0a1b      	lsrs	r3, r3, #8
	*ptr++ = (BYTE)val;
 8009802:	7553      	strb	r3, [r2, #21]
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009804:	68e3      	ldr	r3, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 8009806:	7713      	strb	r3, [r2, #28]
 8009808:	0a19      	lsrs	r1, r3, #8
	*ptr++ = (BYTE)val; val >>= 8;
 800980a:	7751      	strb	r1, [r2, #29]
 800980c:	0c19      	lsrs	r1, r3, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800980e:	0e1b      	lsrs	r3, r3, #24
	*ptr++ = (BYTE)val;
 8009810:	77d3      	strb	r3, [r2, #31]
	*ptr++ = (BYTE)val; val >>= 8;
 8009812:	0a33      	lsrs	r3, r6, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8009814:	75d3      	strb	r3, [r2, #23]
 8009816:	0c33      	lsrs	r3, r6, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8009818:	7613      	strb	r3, [r2, #24]
	*ptr++ = (BYTE)val; val >>= 8;
 800981a:	2300      	movs	r3, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800981c:	7596      	strb	r6, [r2, #22]
	*ptr++ = (BYTE)val; val >>= 8;
 800981e:	8253      	strh	r3, [r2, #18]
	*ptr++ = (BYTE)val; val >>= 8;
 8009820:	0e36      	lsrs	r6, r6, #24
					fs->wflag = 1;
 8009822:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 8009824:	7791      	strb	r1, [r2, #30]
	*ptr++ = (BYTE)val;
 8009826:	7656      	strb	r6, [r2, #25]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009828:	4628      	mov	r0, r5
					fs->wflag = 1;
 800982a:	70eb      	strb	r3, [r5, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800982c:	f7fe fd94 	bl	8008358 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009830:	7d23      	ldrb	r3, [r4, #20]
 8009832:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009836:	7523      	strb	r3, [r4, #20]
	if (res == FR_OK)
 8009838:	2800      	cmp	r0, #0
 800983a:	d1b7      	bne.n	80097ac <f_close+0x18>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800983c:	6825      	ldr	r5, [r4, #0]
 800983e:	2d00      	cmp	r5, #0
 8009840:	d0b3      	beq.n	80097aa <f_close+0x16>
 8009842:	782b      	ldrb	r3, [r5, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d0b0      	beq.n	80097aa <f_close+0x16>
 8009848:	88a2      	ldrh	r2, [r4, #4]
 800984a:	88eb      	ldrh	r3, [r5, #6]
 800984c:	429a      	cmp	r2, r3
 800984e:	d1ac      	bne.n	80097aa <f_close+0x16>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009850:	7868      	ldrb	r0, [r5, #1]
 8009852:	f7fe f9d3 	bl	8007bfc <disk_status>
 8009856:	f010 0001 	ands.w	r0, r0, #1
 800985a:	d1a6      	bne.n	80097aa <f_close+0x16>
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800985c:	6923      	ldr	r3, [r4, #16]
 800985e:	3b01      	subs	r3, #1
 8009860:	2b04      	cmp	r3, #4
 8009862:	d820      	bhi.n	80098a6 <f_close+0x112>
		n = Files[i].ctr;
 8009864:	4912      	ldr	r1, [pc, #72]	; (80098b0 <f_close+0x11c>)
 8009866:	011d      	lsls	r5, r3, #4
 8009868:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800986c:	899a      	ldrh	r2, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800986e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009872:	d014      	beq.n	800989e <f_close+0x10a>
		if (n > 0) n--;				/* Decrement read mode open count */
 8009874:	b1a2      	cbz	r2, 80098a0 <f_close+0x10c>
 8009876:	3a01      	subs	r2, #1
 8009878:	b292      	uxth	r2, r2
		Files[i].ctr = n;
 800987a:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800987c:	b182      	cbz	r2, 80098a0 <f_close+0x10c>
				fp->obj.fs = 0;			/* Invalidate file object */
 800987e:	2300      	movs	r3, #0
 8009880:	6023      	str	r3, [r4, #0]
}
 8009882:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009884:	6a22      	ldr	r2, [r4, #32]
 8009886:	7868      	ldrb	r0, [r5, #1]
 8009888:	2301      	movs	r3, #1
 800988a:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800988e:	f7fe f9dd 	bl	8007c4c <disk_write>
 8009892:	b950      	cbnz	r0, 80098aa <f_close+0x116>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009894:	7d23      	ldrb	r3, [r4, #20]
 8009896:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800989a:	7523      	strb	r3, [r4, #20]
 800989c:	e794      	b.n	80097c8 <f_close+0x34>
		Files[i].ctr = n;
 800989e:	8198      	strh	r0, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80098a0:	2300      	movs	r3, #0
 80098a2:	514b      	str	r3, [r1, r5]
			if (res == FR_OK)
 80098a4:	e7eb      	b.n	800987e <f_close+0xea>
		res = FR_INT_ERR;			/* Invalid index nunber */
 80098a6:	2002      	movs	r0, #2
}
 80098a8:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80098aa:	2001      	movs	r0, #1
}
 80098ac:	bd70      	pop	{r4, r5, r6, pc}
 80098ae:	bf00      	nop
 80098b0:	2000d3ac 	.word	0x2000d3ac

080098b4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80098b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b8:	b085      	sub	sp, #20
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80098ba:	b148      	cbz	r0, 80098d0 <f_lseek+0x1c>
 80098bc:	6803      	ldr	r3, [r0, #0]
 80098be:	4604      	mov	r4, r0
 80098c0:	b133      	cbz	r3, 80098d0 <f_lseek+0x1c>
 80098c2:	781a      	ldrb	r2, [r3, #0]
 80098c4:	b122      	cbz	r2, 80098d0 <f_lseek+0x1c>
 80098c6:	88da      	ldrh	r2, [r3, #6]
 80098c8:	460d      	mov	r5, r1
 80098ca:	8881      	ldrh	r1, [r0, #4]
 80098cc:	4291      	cmp	r1, r2
 80098ce:	d004      	beq.n	80098da <f_lseek+0x26>
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
			ofs = fp->obj.objsize;
		}
		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 80098d0:	2609      	movs	r6, #9
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 80098d2:	4630      	mov	r0, r6
 80098d4:	b005      	add	sp, #20
 80098d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80098da:	7858      	ldrb	r0, [r3, #1]
 80098dc:	f7fe f98e 	bl	8007bfc <disk_status>
 80098e0:	07c3      	lsls	r3, r0, #31
 80098e2:	d4f5      	bmi.n	80098d0 <f_lseek+0x1c>
	if (res == FR_OK) res = (FRESULT)fp->err;
 80098e4:	7d66      	ldrb	r6, [r4, #21]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80098e6:	f8d4 a000 	ldr.w	sl, [r4]
	if (res != FR_OK) LEAVE_FF(fs, res);
 80098ea:	2e00      	cmp	r6, #0
 80098ec:	d1f1      	bne.n	80098d2 <f_lseek+0x1e>
	if (fp->cltbl) {	/* Fast seek */
 80098ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80098f0:	2800      	cmp	r0, #0
 80098f2:	d049      	beq.n	8009988 <f_lseek+0xd4>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80098f4:	1c6f      	adds	r7, r5, #1
 80098f6:	f000 8097 	beq.w	8009a28 <f_lseek+0x174>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80098fa:	68e1      	ldr	r1, [r4, #12]
 80098fc:	428d      	cmp	r5, r1
 80098fe:	bf28      	it	cs
 8009900:	460d      	movcs	r5, r1
			fp->fptr = ofs;				/* Set file pointer */
 8009902:	61a5      	str	r5, [r4, #24]
			if (ofs) {
 8009904:	2d00      	cmp	r5, #0
 8009906:	d0e4      	beq.n	80098d2 <f_lseek+0x1e>
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009908:	6843      	ldr	r3, [r0, #4]
				fp->clust = clmt_clust(fp, ofs - 1);
 800990a:	1e69      	subs	r1, r5, #1
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800990c:	0a4f      	lsrs	r7, r1, #9
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800990e:	1d02      	adds	r2, r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009910:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 8009914:	fbb7 f0f1 	udiv	r0, r7, r1
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009918:	b933      	cbnz	r3, 8009928 <f_lseek+0x74>
 800991a:	e112      	b.n	8009b42 <f_lseek+0x28e>
		cl -= ncl; tbl++;		/* Next fragment */
 800991c:	1ac0      	subs	r0, r0, r3
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800991e:	f852 3f08 	ldr.w	r3, [r2, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009922:	2b00      	cmp	r3, #0
 8009924:	f000 810d 	beq.w	8009b42 <f_lseek+0x28e>
		if (cl < ncl) break;	/* In this fragment? */
 8009928:	4298      	cmp	r0, r3
 800992a:	d2f7      	bcs.n	800991c <f_lseek+0x68>
	return cl + *tbl;	/* Return the cluster number */
 800992c:	6853      	ldr	r3, [r2, #4]
 800992e:	4403      	add	r3, r0
	clst -= 2;
 8009930:	1e9a      	subs	r2, r3, #2
				fp->clust = clmt_clust(fp, ofs - 1);
 8009932:	61e3      	str	r3, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009934:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009938:	3b02      	subs	r3, #2
 800993a:	4293      	cmp	r3, r2
 800993c:	f240 80ce 	bls.w	8009adc <f_lseek+0x228>
	return clst * fs->csize + fs->database;
 8009940:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
 8009944:	fb02 3301 	mla	r3, r2, r1, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009948:	2b00      	cmp	r3, #0
 800994a:	f000 80c7 	beq.w	8009adc <f_lseek+0x228>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800994e:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8009952:	2d00      	cmp	r5, #0
 8009954:	d0bd      	beq.n	80098d2 <f_lseek+0x1e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009956:	3901      	subs	r1, #1
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009958:	6a22      	ldr	r2, [r4, #32]
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800995a:	4039      	ands	r1, r7
 800995c:	18cd      	adds	r5, r1, r3
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800995e:	42aa      	cmp	r2, r5
 8009960:	d0b7      	beq.n	80098d2 <f_lseek+0x1e>
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009962:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009966:	2b00      	cmp	r3, #0
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009968:	f104 0130 	add.w	r1, r4, #48	; 0x30
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800996c:	f2c0 8152 	blt.w	8009c14 <f_lseek+0x360>
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009970:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8009974:	2301      	movs	r3, #1
 8009976:	462a      	mov	r2, r5
 8009978:	f7fe f95a 	bl	8007c30 <disk_read>
 800997c:	4606      	mov	r6, r0
 800997e:	2800      	cmp	r0, #0
 8009980:	f040 80a9 	bne.w	8009ad6 <f_lseek+0x222>
					fp->sect = dsc;
 8009984:	6225      	str	r5, [r4, #32]
 8009986:	e7a4      	b.n	80098d2 <f_lseek+0x1e>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009988:	68e3      	ldr	r3, [r4, #12]
 800998a:	42ab      	cmp	r3, r5
 800998c:	d204      	bcs.n	8009998 <f_lseek+0xe4>
 800998e:	7d22      	ldrb	r2, [r4, #20]
 8009990:	f012 0f02 	tst.w	r2, #2
 8009994:	bf08      	it	eq
 8009996:	461d      	moveq	r5, r3
		fp->fptr = nsect = 0;
 8009998:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 800999a:	69a3      	ldr	r3, [r4, #24]
		fp->fptr = nsect = 0;
 800999c:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800999e:	2d00      	cmp	r5, #0
 80099a0:	d097      	beq.n	80098d2 <f_lseek+0x1e>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80099a2:	f8ba 800a 	ldrh.w	r8, [sl, #10]
 80099a6:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d035      	beq.n	8009a1a <f_lseek+0x166>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80099ae:	3b01      	subs	r3, #1
 80099b0:	1e6a      	subs	r2, r5, #1
 80099b2:	fbb3 f1f8 	udiv	r1, r3, r8
 80099b6:	fbb2 f2f8 	udiv	r2, r2, r8
			if (ifptr > 0 &&
 80099ba:	428a      	cmp	r2, r1
 80099bc:	d32d      	bcc.n	8009a1a <f_lseek+0x166>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80099be:	f1c8 0200 	rsb	r2, r8, #0
 80099c2:	4013      	ands	r3, r2
				clst = fp->clust;
 80099c4:	69e7      	ldr	r7, [r4, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80099c6:	61a3      	str	r3, [r4, #24]
				ofs -= fp->fptr;
 80099c8:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 80099ca:	2f00      	cmp	r7, #0
 80099cc:	f000 80ca 	beq.w	8009b64 <f_lseek+0x2b0>
				while (ofs > bcs) {						/* Cluster following loop */
 80099d0:	4545      	cmp	r5, r8
 80099d2:	f240 8130 	bls.w	8009c36 <f_lseek+0x382>
 80099d6:	4639      	mov	r1, r7
 80099d8:	e012      	b.n	8009a00 <f_lseek+0x14c>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80099da:	f7fe fd2d 	bl	8008438 <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 80099de:	4601      	mov	r1, r0
 80099e0:	2800      	cmp	r0, #0
 80099e2:	f000 80bd 	beq.w	8009b60 <f_lseek+0x2ac>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80099e6:	1c4b      	adds	r3, r1, #1
 80099e8:	d075      	beq.n	8009ad6 <f_lseek+0x222>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80099ea:	2901      	cmp	r1, #1
 80099ec:	d976      	bls.n	8009adc <f_lseek+0x228>
 80099ee:	f8da 3014 	ldr.w	r3, [sl, #20]
 80099f2:	428b      	cmp	r3, r1
 80099f4:	d972      	bls.n	8009adc <f_lseek+0x228>
				while (ofs > bcs) {						/* Cluster following loop */
 80099f6:	45a8      	cmp	r8, r5
					fp->clust = clst;
 80099f8:	61e1      	str	r1, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80099fa:	f080 811a 	bcs.w	8009c32 <f_lseek+0x37e>
					ofs -= bcs; fp->fptr += bcs;
 80099fe:	69a3      	ldr	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009a00:	7d22      	ldrb	r2, [r4, #20]
					ofs -= bcs; fp->fptr += bcs;
 8009a02:	4443      	add	r3, r8
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009a04:	0792      	lsls	r2, r2, #30
					ofs -= bcs; fp->fptr += bcs;
 8009a06:	61a3      	str	r3, [r4, #24]
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009a08:	4620      	mov	r0, r4
					ofs -= bcs; fp->fptr += bcs;
 8009a0a:	eba5 0508 	sub.w	r5, r5, r8
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009a0e:	d4e4      	bmi.n	80099da <f_lseek+0x126>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009a10:	6820      	ldr	r0, [r4, #0]
 8009a12:	f7fe fc41 	bl	8008298 <get_fat.isra.0>
 8009a16:	4601      	mov	r1, r0
 8009a18:	e7e5      	b.n	80099e6 <f_lseek+0x132>
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009a1a:	68a7      	ldr	r7, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009a1c:	2f00      	cmp	r7, #0
 8009a1e:	f000 8093 	beq.w	8009b48 <f_lseek+0x294>
 8009a22:	2300      	movs	r3, #0
				fp->clust = clst;
 8009a24:	61e7      	str	r7, [r4, #28]
 8009a26:	e7d0      	b.n	80099ca <f_lseek+0x116>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009a28:	4683      	mov	fp, r0
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009a2a:	68a3      	ldr	r3, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009a2c:	f85b 2b04 	ldr.w	r2, [fp], #4
 8009a30:	9200      	str	r2, [sp, #0]
			if (cl) {
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d07c      	beq.n	8009b30 <f_lseek+0x27c>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009a36:	2202      	movs	r2, #2
 8009a38:	e9cd ba01 	strd	fp, sl, [sp, #4]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009a3c:	4657      	mov	r7, sl
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009a3e:	4699      	mov	r9, r3
 8009a40:	4692      	mov	sl, r2
 8009a42:	9603      	str	r6, [sp, #12]
 8009a44:	46a3      	mov	fp, r4
 8009a46:	464d      	mov	r5, r9
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009a48:	2400      	movs	r4, #0
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009a4a:	2d01      	cmp	r5, #1
						pcl = cl; ncl++;
 8009a4c:	f104 0401 	add.w	r4, r4, #1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009a50:	d902      	bls.n	8009a58 <f_lseek+0x1a4>
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	429d      	cmp	r5, r3
 8009a56:	d303      	bcc.n	8009a60 <f_lseek+0x1ac>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009a58:	2602      	movs	r6, #2
 8009a5a:	f88b 6015 	strb.w	r6, [fp, #21]
 8009a5e:	e738      	b.n	80098d2 <f_lseek+0x1e>
		switch (fs->fs_type) {
 8009a60:	783b      	ldrb	r3, [r7, #0]
 8009a62:	2b02      	cmp	r3, #2
 8009a64:	d02c      	beq.n	8009ac0 <f_lseek+0x20c>
 8009a66:	2b03      	cmp	r3, #3
 8009a68:	d03e      	beq.n	8009ae8 <f_lseek+0x234>
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d1f4      	bne.n	8009a58 <f_lseek+0x1a4>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
			bc = (UINT)clst; bc += bc / 2;
 8009a72:	eb05 0655 	add.w	r6, r5, r5, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a76:	eb03 2156 	add.w	r1, r3, r6, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a7a:	4291      	cmp	r1, r2
 8009a7c:	d005      	beq.n	8009a8a <f_lseek+0x1d6>
 8009a7e:	4638      	mov	r0, r7
 8009a80:	f7fe f9c4 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a84:	bb30      	cbnz	r0, 8009ad4 <f_lseek+0x220>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a86:	6a3b      	ldr	r3, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
			wc = fs->win[bc++ % SS(fs)];
 8009a8a:	f3c6 0008 	ubfx	r0, r6, #0, #9
 8009a8e:	3601      	adds	r6, #1
 8009a90:	4438      	add	r0, r7
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a92:	eb03 2156 	add.w	r1, r3, r6, lsr #9
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a96:	4291      	cmp	r1, r2
			wc = fs->win[bc++ % SS(fs)];
 8009a98:	f890 8030 	ldrb.w	r8, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a9c:	d003      	beq.n	8009aa6 <f_lseek+0x1f2>
 8009a9e:	4638      	mov	r0, r7
 8009aa0:	f7fe f9b4 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009aa4:	b9b0      	cbnz	r0, 8009ad4 <f_lseek+0x220>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009aa6:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8009aaa:	4437      	add	r7, r6
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009aac:	07e8      	lsls	r0, r5, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8009aae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009ab2:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009ab6:	f140 8090 	bpl.w	8009bda <f_lseek+0x326>
 8009aba:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8009abe:	e026      	b.n	8009b0e <f_lseek+0x25a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009ac0:	6a39      	ldr	r1, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009ac4:	eb01 2115 	add.w	r1, r1, r5, lsr #8
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009ac8:	4299      	cmp	r1, r3
 8009aca:	d02a      	beq.n	8009b22 <f_lseek+0x26e>
 8009acc:	4638      	mov	r0, r7
 8009ace:	f7fe f99d 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009ad2:	b330      	cbz	r0, 8009b22 <f_lseek+0x26e>
 8009ad4:	465c      	mov	r4, fp
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009ad6:	2601      	movs	r6, #1
 8009ad8:	7566      	strb	r6, [r4, #21]
 8009ada:	e6fa      	b.n	80098d2 <f_lseek+0x1e>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009adc:	2602      	movs	r6, #2
}
 8009ade:	4630      	mov	r0, r6
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009ae0:	7566      	strb	r6, [r4, #21]
}
 8009ae2:	b005      	add	sp, #20
 8009ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009ae8:	6a39      	ldr	r1, [r7, #32]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009aec:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009af0:	4299      	cmp	r1, r3
 8009af2:	d004      	beq.n	8009afe <f_lseek+0x24a>
 8009af4:	4638      	mov	r0, r7
 8009af6:	f7fe f989 	bl	8007e0c <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d1ea      	bne.n	8009ad4 <f_lseek+0x220>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009afe:	00ab      	lsls	r3, r5, #2
 8009b00:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
	rv = rv << 8 | ptr[0];
 8009b04:	441f      	add	r7, r3
 8009b06:	f8d7 8030 	ldr.w	r8, [r7, #48]	; 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009b0a:	f028 4870 	bic.w	r8, r8, #4026531840	; 0xf0000000
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009b0e:	f1b8 0f01 	cmp.w	r8, #1
 8009b12:	d9a1      	bls.n	8009a58 <f_lseek+0x1a4>
					} while (cl == pcl + 1);
 8009b14:	3501      	adds	r5, #1
 8009b16:	4545      	cmp	r5, r8
 8009b18:	d149      	bne.n	8009bae <f_lseek+0x2fa>
 8009b1a:	f8db 7000 	ldr.w	r7, [fp]
 8009b1e:	4645      	mov	r5, r8
 8009b20:	e793      	b.n	8009a4a <f_lseek+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009b22:	006b      	lsls	r3, r5, #1
 8009b24:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009b28:	441f      	add	r7, r3
 8009b2a:	f8b7 8030 	ldrh.w	r8, [r7, #48]	; 0x30
			break;
 8009b2e:	e7ee      	b.n	8009b0e <f_lseek+0x25a>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009b30:	2202      	movs	r2, #2
			if (ulen <= tlen) {
 8009b32:	9b00      	ldr	r3, [sp, #0]
			*fp->cltbl = ulen;	/* Number of items used */
 8009b34:	6002      	str	r2, [r0, #0]
			if (ulen <= tlen) {
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d84d      	bhi.n	8009bd6 <f_lseek+0x322>
				*tbl = 0;		/* Terminate table */
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	f8cb 3000 	str.w	r3, [fp]
 8009b40:	e6c7      	b.n	80098d2 <f_lseek+0x1e>
 8009b42:	f06f 0201 	mvn.w	r2, #1
 8009b46:	e6f4      	b.n	8009932 <f_lseek+0x7e>
					clst = create_chain(&fp->obj, 0);
 8009b48:	4639      	mov	r1, r7
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	f7fe fc74 	bl	8008438 <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009b50:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 8009b52:	4607      	mov	r7, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009b54:	d0c2      	beq.n	8009adc <f_lseek+0x228>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009b56:	1c41      	adds	r1, r0, #1
 8009b58:	d0bd      	beq.n	8009ad6 <f_lseek+0x222>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009b5a:	69a3      	ldr	r3, [r4, #24]
					fp->obj.sclust = clst;
 8009b5c:	60a0      	str	r0, [r4, #8]
 8009b5e:	e761      	b.n	8009a24 <f_lseek+0x170>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009b60:	69a3      	ldr	r3, [r4, #24]
 8009b62:	4607      	mov	r7, r0
 8009b64:	68e2      	ldr	r2, [r4, #12]
 8009b66:	429a      	cmp	r2, r3
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009b68:	bf28      	it	cs
 8009b6a:	f3c3 0308 	ubfxcs	r3, r3, #0, #9
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009b6e:	d206      	bcs.n	8009b7e <f_lseek+0x2ca>
			fp->flag |= FA_MODIFIED;
 8009b70:	7d22      	ldrb	r2, [r4, #20]
			fp->obj.objsize = fp->fptr;
 8009b72:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 8009b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
			fp->flag |= FA_MODIFIED;
 8009b7c:	7522      	strb	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	f43f aea7 	beq.w	80098d2 <f_lseek+0x1e>
 8009b84:	6a22      	ldr	r2, [r4, #32]
 8009b86:	42ba      	cmp	r2, r7
 8009b88:	f43f aea3 	beq.w	80098d2 <f_lseek+0x1e>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009b8c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009b90:	2b00      	cmp	r3, #0
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009b92:	f104 0130 	add.w	r1, r4, #48	; 0x30
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009b96:	db23      	blt.n	8009be0 <f_lseek+0x32c>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009b98:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	463a      	mov	r2, r7
 8009ba0:	f7fe f846 	bl	8007c30 <disk_read>
 8009ba4:	4606      	mov	r6, r0
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d195      	bne.n	8009ad6 <f_lseek+0x222>
			fp->sect = nsect;
 8009baa:	6227      	str	r7, [r4, #32]
 8009bac:	e691      	b.n	80098d2 <f_lseek+0x1e>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009bae:	9b00      	ldr	r3, [sp, #0]
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009bb0:	f10a 0a02 	add.w	sl, sl, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009bb4:	4553      	cmp	r3, sl
 8009bb6:	d322      	bcc.n	8009bfe <f_lseek+0x34a>
						*tbl++ = ncl; *tbl++ = tcl;
 8009bb8:	9b01      	ldr	r3, [sp, #4]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f840 4b08 	str.w	r4, [r0], #8
 8009bc0:	f8c3 9004 	str.w	r9, [r3, #4]
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009bc4:	9b02      	ldr	r3, [sp, #8]
 8009bc6:	695a      	ldr	r2, [r3, #20]
 8009bc8:	4542      	cmp	r2, r8
 8009bca:	d94e      	bls.n	8009c6a <f_lseek+0x3b6>
						*tbl++ = ncl; *tbl++ = tcl;
 8009bcc:	9001      	str	r0, [sp, #4]
 8009bce:	f8db 7000 	ldr.w	r7, [fp]
{
 8009bd2:	46c1      	mov	r9, r8
 8009bd4:	e737      	b.n	8009a46 <f_lseek+0x192>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009bd6:	2611      	movs	r6, #17
 8009bd8:	e67b      	b.n	80098d2 <f_lseek+0x1e>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009bda:	f3c8 080b 	ubfx	r8, r8, #0, #12
 8009bde:	e796      	b.n	8009b0e <f_lseek+0x25a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009be0:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8009be4:	9100      	str	r1, [sp, #0]
 8009be6:	2301      	movs	r3, #1
 8009be8:	f7fe f830 	bl	8007c4c <disk_write>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	f47f af72 	bne.w	8009ad6 <f_lseek+0x222>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009bf2:	7d23      	ldrb	r3, [r4, #20]
 8009bf4:	9900      	ldr	r1, [sp, #0]
 8009bf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bfa:	7523      	strb	r3, [r4, #20]
 8009bfc:	e7cc      	b.n	8009b98 <f_lseek+0x2e4>
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009bfe:	9b02      	ldr	r3, [sp, #8]
 8009c00:	695a      	ldr	r2, [r3, #20]
 8009c02:	4542      	cmp	r2, r8
 8009c04:	d8e3      	bhi.n	8009bce <f_lseek+0x31a>
 8009c06:	465c      	mov	r4, fp
 8009c08:	9e03      	ldr	r6, [sp, #12]
 8009c0a:	f8dd b004 	ldr.w	fp, [sp, #4]
 8009c0e:	4652      	mov	r2, sl
			*fp->cltbl = ulen;	/* Number of items used */
 8009c10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009c12:	e78e      	b.n	8009b32 <f_lseek+0x27e>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c14:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8009c18:	9100      	str	r1, [sp, #0]
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	f7fe f816 	bl	8007c4c <disk_write>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	f47f af58 	bne.w	8009ad6 <f_lseek+0x222>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009c26:	7d23      	ldrb	r3, [r4, #20]
 8009c28:	9900      	ldr	r1, [sp, #0]
 8009c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c2e:	7523      	strb	r3, [r4, #20]
 8009c30:	e69e      	b.n	8009970 <f_lseek+0xbc>
				fp->fptr += ofs;
 8009c32:	69a3      	ldr	r3, [r4, #24]
 8009c34:	460f      	mov	r7, r1
 8009c36:	442b      	add	r3, r5
				if (ofs % SS(fs)) {
 8009c38:	f3c5 0208 	ubfx	r2, r5, #0, #9
				fp->fptr += ofs;
 8009c3c:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 8009c3e:	b192      	cbz	r2, 8009c66 <f_lseek+0x3b2>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009c40:	f8da 2014 	ldr.w	r2, [sl, #20]
	clst -= 2;
 8009c44:	1eb9      	subs	r1, r7, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009c46:	3a02      	subs	r2, #2
 8009c48:	4291      	cmp	r1, r2
 8009c4a:	f4bf af47 	bcs.w	8009adc <f_lseek+0x228>
	return clst * fs->csize + fs->database;
 8009c4e:	f8ba 200a 	ldrh.w	r2, [sl, #10]
 8009c52:	f8da 7028 	ldr.w	r7, [sl, #40]	; 0x28
 8009c56:	fb01 7702 	mla	r7, r1, r2, r7
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009c5a:	2f00      	cmp	r7, #0
 8009c5c:	f43f af3e 	beq.w	8009adc <f_lseek+0x228>
					nsect += (DWORD)(ofs / SS(fs));
 8009c60:	eb07 2755 	add.w	r7, r7, r5, lsr #9
 8009c64:	e77e      	b.n	8009b64 <f_lseek+0x2b0>
		fp->fptr = nsect = 0;
 8009c66:	4617      	mov	r7, r2
 8009c68:	e77c      	b.n	8009b64 <f_lseek+0x2b0>
						*tbl++ = ncl; *tbl++ = tcl;
 8009c6a:	465c      	mov	r4, fp
 8009c6c:	9e03      	ldr	r6, [sp, #12]
 8009c6e:	4652      	mov	r2, sl
 8009c70:	4683      	mov	fp, r0
 8009c72:	e7cd      	b.n	8009c10 <f_lseek+0x35c>

08009c74 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8009c74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	4607      	mov	r7, r0
 8009c7a:	4614      	mov	r4, r2
	TCHAR c, *p = buff;
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8009c7c:	f101 3aff 	add.w	sl, r1, #4294967295
	TCHAR c, *p = buff;
 8009c80:	4680      	mov	r8, r0
	int n = 0;
 8009c82:	2500      	movs	r5, #0
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c84:	f102 0b30 	add.w	fp, r2, #48	; 0x30
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8009c88:	4555      	cmp	r5, sl
 8009c8a:	da08      	bge.n	8009c9e <f_gets+0x2a>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009c8c:	b13c      	cbz	r4, 8009c9e <f_gets+0x2a>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	b12b      	cbz	r3, 8009c9e <f_gets+0x2a>
 8009c92:	781a      	ldrb	r2, [r3, #0]
 8009c94:	b11a      	cbz	r2, 8009c9e <f_gets+0x2a>
 8009c96:	88a1      	ldrh	r1, [r4, #4]
 8009c98:	88da      	ldrh	r2, [r3, #6]
 8009c9a:	4291      	cmp	r1, r2
 8009c9c:	d008      	beq.n	8009cb0 <f_gets+0x3c>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
		n++;
		if (c == '\n') break;		/* Break on EOL */
	}
	*p = 0;
 8009c9e:	2300      	movs	r3, #0
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8009ca0:	429d      	cmp	r5, r3
 8009ca2:	bf08      	it	eq
 8009ca4:	461f      	moveq	r7, r3
	*p = 0;
 8009ca6:	f888 3000 	strb.w	r3, [r8]
}
 8009caa:	4638      	mov	r0, r7
 8009cac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009cb0:	7858      	ldrb	r0, [r3, #1]
 8009cb2:	f7fd ffa3 	bl	8007bfc <disk_status>
 8009cb6:	07c1      	lsls	r1, r0, #31
 8009cb8:	d4f1      	bmi.n	8009c9e <f_gets+0x2a>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009cba:	7d63      	ldrb	r3, [r4, #21]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009cbc:	f8d4 9000 	ldr.w	r9, [r4]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1ec      	bne.n	8009c9e <f_gets+0x2a>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009cc4:	7d23      	ldrb	r3, [r4, #20]
 8009cc6:	07da      	lsls	r2, r3, #31
 8009cc8:	d5e9      	bpl.n	8009c9e <f_gets+0x2a>
	remain = fp->obj.objsize - fp->fptr;
 8009cca:	69a3      	ldr	r3, [r4, #24]
	for ( ;  btr;								/* Repeat until all data read */
 8009ccc:	68e2      	ldr	r2, [r4, #12]
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d0e5      	beq.n	8009c9e <f_gets+0x2a>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009cd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009cd6:	bb52      	cbnz	r2, 8009d2e <f_gets+0xba>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009cd8:	f8b9 000a 	ldrh.w	r0, [r9, #10]
 8009cdc:	1e46      	subs	r6, r0, #1
			if (csect == 0) {					/* On the cluster boundary? */
 8009cde:	ea16 2653 	ands.w	r6, r6, r3, lsr #9
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009ce2:	ea4f 2253 	mov.w	r2, r3, lsr #9
			if (csect == 0) {					/* On the cluster boundary? */
 8009ce6:	d034      	beq.n	8009d52 <f_gets+0xde>
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009ce8:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009cea:	f8d9 3014 	ldr.w	r3, [r9, #20]
	clst -= 2;
 8009cee:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009cf0:	3b02      	subs	r3, #2
 8009cf2:	4298      	cmp	r0, r3
 8009cf4:	d23a      	bcs.n	8009d6c <f_gets+0xf8>
	return clst * fs->csize + fs->database;
 8009cf6:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 8009cfa:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 8009cfe:	fb00 3002 	mla	r0, r0, r2, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009d02:	b398      	cbz	r0, 8009d6c <f_gets+0xf8>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009d04:	6a22      	ldr	r2, [r4, #32]
			sect += csect;
 8009d06:	4406      	add	r6, r0
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009d08:	4296      	cmp	r6, r2
 8009d0a:	d00c      	beq.n	8009d26 <f_gets+0xb2>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009d0c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	db45      	blt.n	8009da0 <f_gets+0x12c>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009d14:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009d18:	2301      	movs	r3, #1
 8009d1a:	4632      	mov	r2, r6
 8009d1c:	4659      	mov	r1, fp
 8009d1e:	f7fd ff87 	bl	8007c30 <disk_read>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d148      	bne.n	8009db8 <f_gets+0x144>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009d26:	69a3      	ldr	r3, [r4, #24]
			fp->sect = sect;
 8009d28:	6226      	str	r6, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009d2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
			*d++ = *s++;
 8009d2e:	f81b 2002 	ldrb.w	r2, [fp, r2]
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009d32:	3301      	adds	r3, #1
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8009d34:	2a0d      	cmp	r2, #13
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009d36:	61a3      	str	r3, [r4, #24]
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8009d38:	d0a6      	beq.n	8009c88 <f_gets+0x14>
		if (c == '\n') break;		/* Break on EOL */
 8009d3a:	2a0a      	cmp	r2, #10
		*p++ = c;
 8009d3c:	f808 2b01 	strb.w	r2, [r8], #1
		n++;
 8009d40:	f105 0501 	add.w	r5, r5, #1
		if (c == '\n') break;		/* Break on EOL */
 8009d44:	d1a0      	bne.n	8009c88 <f_gets+0x14>
	*p = 0;
 8009d46:	2300      	movs	r3, #0
 8009d48:	f888 3000 	strb.w	r3, [r8]
}
 8009d4c:	4638      	mov	r0, r7
 8009d4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009d52:	b973      	cbnz	r3, 8009d72 <f_gets+0xfe>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009d54:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009d56:	2801      	cmp	r0, #1
 8009d58:	d908      	bls.n	8009d6c <f_gets+0xf8>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d5a:	1c43      	adds	r3, r0, #1
 8009d5c:	d02c      	beq.n	8009db8 <f_gets+0x144>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009d5e:	f8d9 3014 	ldr.w	r3, [r9, #20]
				fp->clust = clst;				/* Update current cluster */
 8009d62:	61e0      	str	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009d64:	3b02      	subs	r3, #2
	clst -= 2;
 8009d66:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009d68:	4298      	cmp	r0, r3
 8009d6a:	d3c4      	bcc.n	8009cf6 <f_gets+0x82>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	7563      	strb	r3, [r4, #21]
 8009d70:	e795      	b.n	8009c9e <f_gets+0x2a>
					if (fp->cltbl) {
 8009d72:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009d74:	b179      	cbz	r1, 8009d96 <f_gets+0x122>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009d76:	fbb2 f3f0 	udiv	r3, r2, r0
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d7a:	684a      	ldr	r2, [r1, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009d7c:	3104      	adds	r1, #4
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009d7e:	b92a      	cbnz	r2, 8009d8c <f_gets+0x118>
 8009d80:	e7f4      	b.n	8009d6c <f_gets+0xf8>
		cl -= ncl; tbl++;		/* Next fragment */
 8009d82:	1a9b      	subs	r3, r3, r2
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d84:	f851 2f08 	ldr.w	r2, [r1, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009d88:	2a00      	cmp	r2, #0
 8009d8a:	d0ef      	beq.n	8009d6c <f_gets+0xf8>
		if (cl < ncl) break;	/* In this fragment? */
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d9f8      	bls.n	8009d82 <f_gets+0x10e>
	return cl + *tbl;	/* Return the cluster number */
 8009d90:	6848      	ldr	r0, [r1, #4]
 8009d92:	4418      	add	r0, r3
 8009d94:	e7df      	b.n	8009d56 <f_gets+0xe2>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009d96:	69e1      	ldr	r1, [r4, #28]
 8009d98:	4648      	mov	r0, r9
 8009d9a:	f7fe fa7d 	bl	8008298 <get_fat.isra.0>
 8009d9e:	e7da      	b.n	8009d56 <f_gets+0xe2>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009da0:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009da4:	2301      	movs	r3, #1
 8009da6:	4659      	mov	r1, fp
 8009da8:	f7fd ff50 	bl	8007c4c <disk_write>
 8009dac:	b920      	cbnz	r0, 8009db8 <f_gets+0x144>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009dae:	7d23      	ldrb	r3, [r4, #20]
 8009db0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009db4:	7523      	strb	r3, [r4, #20]
 8009db6:	e7ad      	b.n	8009d14 <f_gets+0xa0>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009db8:	2301      	movs	r3, #1
 8009dba:	7563      	strb	r3, [r4, #21]
 8009dbc:	e76f      	b.n	8009c9e <f_gets+0x2a>
 8009dbe:	bf00      	nop

08009dc0 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8009dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dc2:	b095      	sub	sp, #84	; 0x54
	putbuff pb;


	putc_init(&pb, fp);
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009dc4:	7804      	ldrb	r4, [r0, #0]
	pb->nchr = pb->idx = 0;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8009dcc:	9303      	str	r3, [sp, #12]
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009dce:	2c00      	cmp	r4, #0
 8009dd0:	d054      	beq.n	8009e7c <f_puts+0xbc>
 8009dd2:	4606      	mov	r6, r0
	pb->buf[i++] = (BYTE)c;
 8009dd4:	270d      	movs	r7, #13
 8009dd6:	e007      	b.n	8009de8 <f_puts+0x28>
	pb->nchr++;
 8009dd8:	9b03      	ldr	r3, [sp, #12]
	pb->idx = i;
 8009dda:	9502      	str	r5, [sp, #8]
	pb->nchr++;
 8009ddc:	3301      	adds	r3, #1
 8009dde:	9303      	str	r3, [sp, #12]
 8009de0:	462b      	mov	r3, r5
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009de2:	f816 4f01 	ldrb.w	r4, [r6, #1]!
 8009de6:	b34c      	cbz	r4, 8009e3c <f_puts+0x7c>
	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009de8:	2c0a      	cmp	r4, #10
 8009dea:	d016      	beq.n	8009e1a <f_puts+0x5a>
	pb->buf[i++] = (BYTE)c;
 8009dec:	f103 0250 	add.w	r2, r3, #80	; 0x50
	if (i < 0) return;
 8009df0:	2b00      	cmp	r3, #0
	pb->buf[i++] = (BYTE)c;
 8009df2:	446a      	add	r2, sp
 8009df4:	f103 0501 	add.w	r5, r3, #1
	if (i < 0) return;
 8009df8:	dbf3      	blt.n	8009de2 <f_puts+0x22>
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009dfa:	2d3c      	cmp	r5, #60	; 0x3c
	pb->buf[i++] = (BYTE)c;
 8009dfc:	f802 4c40 	strb.w	r4, [r2, #-64]
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009e00:	ddea      	ble.n	8009dd8 <f_puts+0x18>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009e02:	462a      	mov	r2, r5
 8009e04:	466b      	mov	r3, sp
 8009e06:	9801      	ldr	r0, [sp, #4]
 8009e08:	a904      	add	r1, sp, #16
 8009e0a:	f7ff fb67 	bl	80094dc <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009e0e:	9b00      	ldr	r3, [sp, #0]
 8009e10:	1b5d      	subs	r5, r3, r5
 8009e12:	bf18      	it	ne
 8009e14:	f04f 35ff 	movne.w	r5, #4294967295
 8009e18:	e7de      	b.n	8009dd8 <f_puts+0x18>
	pb->buf[i++] = (BYTE)c;
 8009e1a:	f103 0250 	add.w	r2, r3, #80	; 0x50
	if (i < 0) return;
 8009e1e:	2b00      	cmp	r3, #0
	pb->buf[i++] = (BYTE)c;
 8009e20:	446a      	add	r2, sp
 8009e22:	f103 0501 	add.w	r5, r3, #1
	if (i < 0) return;
 8009e26:	dbdc      	blt.n	8009de2 <f_puts+0x22>
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009e28:	2d3c      	cmp	r5, #60	; 0x3c
	pb->buf[i++] = (BYTE)c;
 8009e2a:	f802 7c40 	strb.w	r7, [r2, #-64]
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009e2e:	dc15      	bgt.n	8009e5c <f_puts+0x9c>
	pb->nchr++;
 8009e30:	9b03      	ldr	r3, [sp, #12]
	pb->idx = i;
 8009e32:	9502      	str	r5, [sp, #8]
	pb->nchr++;
 8009e34:	3301      	adds	r3, #1
 8009e36:	9303      	str	r3, [sp, #12]
 8009e38:	462b      	mov	r3, r5
 8009e3a:	e7d7      	b.n	8009dec <f_puts+0x2c>
	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	db19      	blt.n	8009e74 <f_puts+0xb4>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8009e40:	9801      	ldr	r0, [sp, #4]
 8009e42:	461a      	mov	r2, r3
 8009e44:	466b      	mov	r3, sp
 8009e46:	a904      	add	r1, sp, #16
 8009e48:	f7ff fb48 	bl	80094dc <f_write>
 8009e4c:	b990      	cbnz	r0, 8009e74 <f_puts+0xb4>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8009e4e:	9a02      	ldr	r2, [sp, #8]
 8009e50:	9b00      	ldr	r3, [sp, #0]
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d10e      	bne.n	8009e74 <f_puts+0xb4>
 8009e56:	9803      	ldr	r0, [sp, #12]
	return putc_flush(&pb);
}
 8009e58:	b015      	add	sp, #84	; 0x54
 8009e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009e5c:	466b      	mov	r3, sp
 8009e5e:	462a      	mov	r2, r5
 8009e60:	9801      	ldr	r0, [sp, #4]
 8009e62:	a904      	add	r1, sp, #16
 8009e64:	f7ff fb3a 	bl	80094dc <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009e68:	9b00      	ldr	r3, [sp, #0]
 8009e6a:	1b5d      	subs	r5, r3, r5
 8009e6c:	bf18      	it	ne
 8009e6e:	f04f 35ff 	movne.w	r5, #4294967295
 8009e72:	e7dd      	b.n	8009e30 <f_puts+0x70>
	return EOF;
 8009e74:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009e78:	b015      	add	sp, #84	; 0x54
 8009e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e7c:	4608      	mov	r0, r1
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009e7e:	4622      	mov	r2, r4
 8009e80:	e7e0      	b.n	8009e44 <f_puts+0x84>
 8009e82:	bf00      	nop

08009e84 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009e84:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 8009e86:	4b10      	ldr	r3, [pc, #64]	; (8009ec8 <FATFS_LinkDriver+0x44>)
 8009e88:	7a5c      	ldrb	r4, [r3, #9]
 8009e8a:	b9cc      	cbnz	r4, 8009ec0 <FATFS_LinkDriver+0x3c>
 8009e8c:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 8009e8e:	f004 00ff 	and.w	r0, r4, #255	; 0xff
 8009e92:	7a5c      	ldrb	r4, [r3, #9]
 8009e94:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 8009e96:	7a5c      	ldrb	r4, [r3, #9]
 8009e98:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009e9c:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 8009e9e:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 8009ea0:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 8009ea2:	441c      	add	r4, r3
 8009ea4:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 8009ea6:	1c54      	adds	r4, r2, #1
 8009ea8:	b2e4      	uxtb	r4, r4
 8009eaa:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8009eac:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8009eae:	243a      	movs	r4, #58	; 0x3a
    path[2] = '/';
 8009eb0:	232f      	movs	r3, #47	; 0x2f
    path[1] = ':';
 8009eb2:	704c      	strb	r4, [r1, #1]
    path[0] = DiskNum + '0';
 8009eb4:	700a      	strb	r2, [r1, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8009eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 8009eba:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8009ebc:	70c8      	strb	r0, [r1, #3]
}
 8009ebe:	4770      	bx	lr
  uint8_t ret = 1;
 8009ec0:	2001      	movs	r0, #1
}
 8009ec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	2000d400 	.word	0x2000d400

08009ecc <drawTileFromBMP>:
        imgBuf[bufSize-i-1] = imgBuf[i];
        imgBuf[i] = temp;
    }
}

void drawTileFromBMP(uint8_t tileID, uint16_t x, uint16_t y, uint16_t w, uint16_t h, FIL* fil, uint8_t* imgBuf){
 8009ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed0:	b083      	sub	sp, #12
 8009ed2:	461e      	mov	r6, r3
 8009ed4:	f8bd 9030 	ldrh.w	r9, [sp, #48]	; 0x30
 8009ed8:	1e43      	subs	r3, r0, #1
 8009eda:	e9dd b50d 	ldrd	fp, r5, [sp, #52]	; 0x34
    default:
        imgOffset = 0;
        break;
    }

    loadBMP(fil, imgBuf, 2*w*h, imgOffset);
 8009ede:	fb09 fc06 	mul.w	ip, r9, r6
 8009ee2:	ea4f 044c 	mov.w	r4, ip, lsl #1
 8009ee6:	2b03      	cmp	r3, #3
    uint32_t dataOffset = imgOffset*bufSize;
 8009ee8:	bf9a      	itte	ls
 8009eea:	4360      	mulls	r0, r4
    f_lseek(bmpFile, BMP_DATA_OFFSET+dataOffset);
 8009eec:	f100 0a8a 	addls.w	sl, r0, #138	; 0x8a
    loadBMP(fil, imgBuf, 2*w*h, imgOffset);
 8009ef0:	f04f 0a8a 	movhi.w	sl, #138	; 0x8a
void drawTileFromBMP(uint8_t tileID, uint16_t x, uint16_t y, uint16_t w, uint16_t h, FIL* fil, uint8_t* imgBuf){
 8009ef4:	460f      	mov	r7, r1
 8009ef6:	4690      	mov	r8, r2
    unsigned int bytesRead = 0;
 8009ef8:	2100      	movs	r1, #0
    memset(imgBuf, 0, bufSize);
 8009efa:	4622      	mov	r2, r4
 8009efc:	4628      	mov	r0, r5
    unsigned int bytesRead = 0;
 8009efe:	9101      	str	r1, [sp, #4]
    memset(imgBuf, 0, bufSize);
 8009f00:	f00a fc82 	bl	8014808 <memset>
    f_lseek(bmpFile, BMP_DATA_OFFSET+dataOffset);
 8009f04:	4651      	mov	r1, sl
 8009f06:	4658      	mov	r0, fp
 8009f08:	f7ff fcd4 	bl	80098b4 <f_lseek>
    f_read(bmpFile, imgBuf, bufSize, &bytesRead);
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4658      	mov	r0, fp
 8009f10:	ab01      	add	r3, sp, #4
 8009f12:	4622      	mov	r2, r4
 8009f14:	f7ff f9a8 	bl	8009268 <f_read>
    for(int i = 0; i < bufSize/2; i++){
 8009f18:	0861      	lsrs	r1, r4, #1
 8009f1a:	b16c      	cbz	r4, 8009f38 <drawTileFromBMP+0x6c>
 8009f1c:	eb05 0c04 	add.w	ip, r5, r4
 8009f20:	ebac 0101 	sub.w	r1, ip, r1
 8009f24:	1e6c      	subs	r4, r5, #1
        temp = imgBuf[bufSize-i-1];
 8009f26:	f81c 3d01 	ldrb.w	r3, [ip, #-1]!
        imgBuf[bufSize-i-1] = imgBuf[i];
 8009f2a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 8009f2e:	f88c 2000 	strb.w	r2, [ip]
    for(int i = 0; i < bufSize/2; i++){
 8009f32:	458c      	cmp	ip, r1
        imgBuf[i] = temp;
 8009f34:	7023      	strb	r3, [r4, #0]
    for(int i = 0; i < bufSize/2; i++){
 8009f36:	d1f6      	bne.n	8009f26 <drawTileFromBMP+0x5a>
    ILI9341_DrawImage(x, y, w, h, (const uint16_t*)imgBuf);
 8009f38:	464b      	mov	r3, r9
 8009f3a:	4632      	mov	r2, r6
 8009f3c:	4641      	mov	r1, r8
 8009f3e:	4638      	mov	r0, r7
 8009f40:	950c      	str	r5, [sp, #48]	; 0x30
}
 8009f42:	b003      	add	sp, #12
 8009f44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ILI9341_DrawImage(x, y, w, h, (const uint16_t*)imgBuf);
 8009f48:	f009 b94a 	b.w	80131e0 <ILI9341_DrawImage>

08009f4c <drawTileTxt>:

void drawTileTxt(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char** txtRow, uint16_t color, uint16_t bgcolor){
 8009f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f50:	b088      	sub	sp, #32
 8009f52:	4604      	mov	r4, r0
 8009f54:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009f56:	f8bd 7040 	ldrh.w	r7, [sp, #64]	; 0x40
    char buffer[TILE_STRLEN];

    ILI9341_FillRectangle(x, y, w, h, bgcolor);
 8009f5a:	9700      	str	r7, [sp, #0]
void drawTileTxt(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char** txtRow, uint16_t color, uint16_t bgcolor){
 8009f5c:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
 8009f60:	460d      	mov	r5, r1
    ILI9341_FillRectangle(x, y, w, h, bgcolor);
 8009f62:	f009 f801 	bl	8012f68 <ILI9341_FillRectangle>
    for(int i = 0; i < TILE_ROWS; i++)
        if(strncmp(txtRow[i],"",TILE_STRLEN) != 0){
 8009f66:	6832      	ldr	r2, [r6, #0]
 8009f68:	7813      	ldrb	r3, [r2, #0]
 8009f6a:	b94b      	cbnz	r3, 8009f80 <drawTileTxt+0x34>
 8009f6c:	6872      	ldr	r2, [r6, #4]
 8009f6e:	7813      	ldrb	r3, [r2, #0]
 8009f70:	b9eb      	cbnz	r3, 8009fae <drawTileTxt+0x62>
 8009f72:	68b2      	ldr	r2, [r6, #8]
 8009f74:	7813      	ldrb	r3, [r2, #0]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d130      	bne.n	8009fdc <drawTileTxt+0x90>
            snprintf(buffer,TILE_STRLEN,txtRow[i]);
            ILI9341_WriteString(x+10, y+10+i*18, buffer, Font_11x18, color, bgcolor);
        }
}
 8009f7a:	b008      	add	sp, #32
 8009f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            snprintf(buffer,TILE_STRLEN,txtRow[i]);
 8009f80:	210e      	movs	r1, #14
 8009f82:	a804      	add	r0, sp, #16
 8009f84:	f00a ff1e 	bl	8014dc4 <snprintf>
            ILI9341_WriteString(x+10, y+10+i*18, buffer, Font_11x18, color, bgcolor);
 8009f88:	e9cd 8701 	strd	r8, r7, [sp, #4]
 8009f8c:	4b1f      	ldr	r3, [pc, #124]	; (800a00c <drawTileTxt+0xc0>)
 8009f8e:	6858      	ldr	r0, [r3, #4]
 8009f90:	9000      	str	r0, [sp, #0]
 8009f92:	f105 010a 	add.w	r1, r5, #10
 8009f96:	f104 000a 	add.w	r0, r4, #10
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	aa04      	add	r2, sp, #16
 8009f9e:	b289      	uxth	r1, r1
 8009fa0:	b280      	uxth	r0, r0
 8009fa2:	f008 fed5 	bl	8012d50 <ILI9341_WriteString>
        if(strncmp(txtRow[i],"",TILE_STRLEN) != 0){
 8009fa6:	6872      	ldr	r2, [r6, #4]
 8009fa8:	7813      	ldrb	r3, [r2, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d0e1      	beq.n	8009f72 <drawTileTxt+0x26>
            snprintf(buffer,TILE_STRLEN,txtRow[i]);
 8009fae:	210e      	movs	r1, #14
 8009fb0:	a804      	add	r0, sp, #16
 8009fb2:	f00a ff07 	bl	8014dc4 <snprintf>
            ILI9341_WriteString(x+10, y+10+i*18, buffer, Font_11x18, color, bgcolor);
 8009fb6:	e9cd 8701 	strd	r8, r7, [sp, #4]
 8009fba:	4b14      	ldr	r3, [pc, #80]	; (800a00c <drawTileTxt+0xc0>)
 8009fbc:	6858      	ldr	r0, [r3, #4]
 8009fbe:	9000      	str	r0, [sp, #0]
 8009fc0:	f105 011c 	add.w	r1, r5, #28
 8009fc4:	f104 000a 	add.w	r0, r4, #10
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	aa04      	add	r2, sp, #16
 8009fcc:	b289      	uxth	r1, r1
 8009fce:	b280      	uxth	r0, r0
 8009fd0:	f008 febe 	bl	8012d50 <ILI9341_WriteString>
        if(strncmp(txtRow[i],"",TILE_STRLEN) != 0){
 8009fd4:	68b2      	ldr	r2, [r6, #8]
 8009fd6:	7813      	ldrb	r3, [r2, #0]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d0ce      	beq.n	8009f7a <drawTileTxt+0x2e>
            snprintf(buffer,TILE_STRLEN,txtRow[i]);
 8009fdc:	210e      	movs	r1, #14
 8009fde:	a804      	add	r0, sp, #16
 8009fe0:	f00a fef0 	bl	8014dc4 <snprintf>
            ILI9341_WriteString(x+10, y+10+i*18, buffer, Font_11x18, color, bgcolor);
 8009fe4:	4b09      	ldr	r3, [pc, #36]	; (800a00c <drawTileTxt+0xc0>)
 8009fe6:	9702      	str	r7, [sp, #8]
 8009fe8:	f8cd 8004 	str.w	r8, [sp, #4]
 8009fec:	f104 000a 	add.w	r0, r4, #10
 8009ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009ff4:	f105 012e 	add.w	r1, r5, #46	; 0x2e
 8009ff8:	aa04      	add	r2, sp, #16
 8009ffa:	b289      	uxth	r1, r1
 8009ffc:	b280      	uxth	r0, r0
 8009ffe:	9400      	str	r4, [sp, #0]
 800a000:	f008 fea6 	bl	8012d50 <ILI9341_WriteString>
}
 800a004:	b008      	add	sp, #32
 800a006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a00a:	bf00      	nop
 800a00c:	20000584 	.word	0x20000584

0800a010 <drawBar>:

void drawBar(FIL* fil, uint8_t* imgBuf){
 800a010:	b570      	push	{r4, r5, r6, lr}
 800a012:	460d      	mov	r5, r1
 800a014:	b084      	sub	sp, #16
 800a016:	4606      	mov	r6, r0
    memset(imgBuf, 0, bufSize);
 800a018:	f24b 4460 	movw	r4, #46176	; 0xb460
    ILI9341_FillScreen(BGCOLOR);
 800a01c:	f643 304e 	movw	r0, #15182	; 0x3b4e
 800a020:	f009 f860 	bl	80130e4 <ILI9341_FillScreen>
    unsigned int bytesRead = 0;
 800a024:	2100      	movs	r1, #0
    memset(imgBuf, 0, bufSize);
 800a026:	4622      	mov	r2, r4
 800a028:	4628      	mov	r0, r5
    unsigned int bytesRead = 0;
 800a02a:	9103      	str	r1, [sp, #12]
    memset(imgBuf, 0, bufSize);
 800a02c:	f00a fbec 	bl	8014808 <memset>
    f_lseek(bmpFile, BMP_DATA_OFFSET+dataOffset);
 800a030:	218a      	movs	r1, #138	; 0x8a
 800a032:	4630      	mov	r0, r6
 800a034:	f7ff fc3e 	bl	80098b4 <f_lseek>
    f_read(bmpFile, imgBuf, bufSize, &bytesRead);
 800a038:	ab03      	add	r3, sp, #12
 800a03a:	4622      	mov	r2, r4
 800a03c:	4630      	mov	r0, r6
 800a03e:	4629      	mov	r1, r5
 800a040:	f7ff f912 	bl	8009268 <f_read>
    for(int i = 0; i < bufSize/2; i++){
 800a044:	f505 4eb4 	add.w	lr, r5, #23040	; 0x5a00
 800a048:	192a      	adds	r2, r5, r4
 800a04a:	1e6b      	subs	r3, r5, #1
 800a04c:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
        temp = imgBuf[bufSize-i-1];
 800a050:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
        imgBuf[bufSize-i-1] = imgBuf[i];
 800a054:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 800a058:	f882 c000 	strb.w	ip, [r2]
    for(int i = 0; i < bufSize/2; i++){
 800a05c:	4572      	cmp	r2, lr
        imgBuf[i] = temp;
 800a05e:	701c      	strb	r4, [r3, #0]
    for(int i = 0; i < bufSize/2; i++){
 800a060:	d1f6      	bne.n	800a050 <drawBar+0x40>

    loadBMP(fil, imgBuf, BAR_SIZE, 0);

    ILI9341_DrawImage(BAR_X, BAR_Y, BAR_WIDTH, BAR_HEIGHT, (const uint16_t*)imgBuf);
 800a062:	9500      	str	r5, [sp, #0]
 800a064:	234a      	movs	r3, #74	; 0x4a
 800a066:	f44f 729c 	mov.w	r2, #312	; 0x138
 800a06a:	21a0      	movs	r1, #160	; 0xa0
 800a06c:	2004      	movs	r0, #4
 800a06e:	f009 f8b7 	bl	80131e0 <ILI9341_DrawImage>
}
 800a072:	b004      	add	sp, #16
 800a074:	bd70      	pop	{r4, r5, r6, pc}
 800a076:	bf00      	nop

0800a078 <transformCoord>:

void transformCoord(uint16_t touchX, uint16_t touchY,
                    uint16_t* dispX, uint16_t* dispY,
                    uint8_t orientation, bool valid){
 800a078:	b410      	push	{r4}
 800a07a:	f89d 4008 	ldrb.w	r4, [sp, #8]
 800a07e:	f89d c004 	ldrb.w	ip, [sp, #4]
    if(valid){
 800a082:	b13c      	cbz	r4, 800a094 <transformCoord+0x1c>
        switch(orientation){
 800a084:	f1bc 0f28 	cmp.w	ip, #40	; 0x28
 800a088:	d007      	beq.n	800a09a <transformCoord+0x22>
 800a08a:	f1bc 0fe8 	cmp.w	ip, #232	; 0xe8
 800a08e:	d101      	bne.n	800a094 <transformCoord+0x1c>
        case ILI9341_ROTATION_R:
            *dispX = touchY;
            *dispY = touchX;
            break;
        case ILI9341_ROTATION_L:
            *dispX = ILI9341_WIDTH-touchY;
 800a090:	8011      	strh	r1, [r2, #0]
            *dispY = ILI9341_HEIGHT-touchX;
 800a092:	8018      	strh	r0, [r3, #0]
            break;
        }
    }
}
 800a094:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a098:	4770      	bx	lr
            *dispX = ILI9341_WIDTH-touchY;
 800a09a:	f5c1 71a0 	rsb	r1, r1, #320	; 0x140
            *dispY = ILI9341_HEIGHT-touchX;
 800a09e:	f1c0 00f0 	rsb	r0, r0, #240	; 0xf0
 800a0a2:	e7f5      	b.n	800a090 <transformCoord+0x18>

0800a0a4 <getZonePressed>:

uint8_t getZonePressed(uint16_t x, uint16_t y){
    uint8_t zone = 0;

    if(x <= ZONE0_X && y <= ZONE0_Y){
 800a0a4:	28a0      	cmp	r0, #160	; 0xa0
 800a0a6:	d908      	bls.n	800a0ba <getZonePressed+0x16>
        zone = TILE0;
    }else if(x > ZONE1_X && y <= ZONE1_Y){
 800a0a8:	2950      	cmp	r1, #80	; 0x50
 800a0aa:	d90f      	bls.n	800a0cc <getZonePressed+0x28>
        zone = TILE1;
    }else if(x <= ZONE2_X && y > ZONE2_Y && y <= ZONE_HOME_Y){
        zone = TILE2;
    }else if(x > ZONE3_X && y > ZONE3_Y && y <= ZONE_HOME_Y){
 800a0ac:	29a0      	cmp	r1, #160	; 0xa0
 800a0ae:	d90f      	bls.n	800a0d0 <getZonePressed+0x2c>
        zone = TILE3;
    }else if(x > ZONE_HOME_X && y > ZONE_HOME_Y){
        zone = HOME;
 800a0b0:	28fb      	cmp	r0, #251	; 0xfb
 800a0b2:	bf34      	ite	cc
 800a0b4:	2000      	movcc	r0, #0
 800a0b6:	2004      	movcs	r0, #4
 800a0b8:	4770      	bx	lr
    if(x <= ZONE0_X && y <= ZONE0_Y){
 800a0ba:	2950      	cmp	r1, #80	; 0x50
 800a0bc:	d801      	bhi.n	800a0c2 <getZonePressed+0x1e>
    uint8_t zone = 0;
 800a0be:	2000      	movs	r0, #0
 800a0c0:	4770      	bx	lr
        zone = TILE2;
 800a0c2:	29a0      	cmp	r1, #160	; 0xa0
 800a0c4:	bf8c      	ite	hi
 800a0c6:	2000      	movhi	r0, #0
 800a0c8:	2002      	movls	r0, #2
 800a0ca:	4770      	bx	lr
        zone = TILE1;
 800a0cc:	2001      	movs	r0, #1
 800a0ce:	4770      	bx	lr
        zone = TILE3;
 800a0d0:	2003      	movs	r0, #3
    }

    return zone;
}
 800a0d2:	4770      	bx	lr

0800a0d4 <displayInfo>:

void displayInfo(uint8_t infoID, FontDef font, const char* infoStr, ...){
 800a0d4:	b408      	push	{r3}
 800a0d6:	b530      	push	{r4, r5, lr}
 800a0d8:	b088      	sub	sp, #32
 800a0da:	ab04      	add	r3, sp, #16
 800a0dc:	e883 0006 	stmia.w	r3, {r1, r2}
 800a0e0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800a0e4:	3b07      	subs	r3, #7
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	2b09      	cmp	r3, #9
        fontStrLen = INFO_STRLEN_16x26;
        break;
    }

    va_start(args, infoStr);
    vsnprintf(buffer, fontStrLen, infoStr, args);
 800a0ea:	bf98      	it	ls
 800a0ec:	4a1c      	ldrls	r2, [pc, #112]	; (800a160 <displayInfo+0x8c>)
void displayInfo(uint8_t infoID, FontDef font, const char* infoStr, ...){
 800a0ee:	4605      	mov	r5, r0
    vsnprintf(buffer, fontStrLen, infoStr, args);
 800a0f0:	bf98      	it	ls
 800a0f2:	5cd1      	ldrbls	r1, [r2, r3]
 800a0f4:	481b      	ldr	r0, [pc, #108]	; (800a164 <displayInfo+0x90>)
 800a0f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    switch(font.width){
 800a0f8:	bf88      	it	hi
 800a0fa:	210e      	movhi	r1, #14
    va_start(args, infoStr);
 800a0fc:	ab0c      	add	r3, sp, #48	; 0x30
 800a0fe:	9307      	str	r3, [sp, #28]
    vsnprintf(buffer, fontStrLen, infoStr, args);
 800a100:	f00e f856 	bl	80181b0 <vsnprintf>
    va_end(args);

    switch(infoID){
 800a104:	2d01      	cmp	r5, #1
 800a106:	d028      	beq.n	800a15a <displayInfo+0x86>
        break;
    case INFO_ERROR:
        infoBGcolor = ILI9341_RED;
        break;
    case INFO_WARN:
        infoBGcolor = ILI9341_YELLOW;
 800a108:	2d02      	cmp	r5, #2
 800a10a:	f64f 74e0 	movw	r4, #65504	; 0xffe0
 800a10e:	bf18      	it	ne
 800a110:	f44f 64fc 	movne.w	r4, #2016	; 0x7e0
    default:
        infoBGcolor = ILI9341_GREEN;
        break;
    }

    ILI9341_FillRectangle(INFO_STR_X, INFO_STR_Y, INFO_STR_W, INFO_STR_H, infoBGcolor);
 800a114:	2330      	movs	r3, #48	; 0x30
 800a116:	22e0      	movs	r2, #224	; 0xe0
 800a118:	21ad      	movs	r1, #173	; 0xad
 800a11a:	2011      	movs	r0, #17
 800a11c:	9400      	str	r4, [sp, #0]
 800a11e:	f008 ff23 	bl	8012f68 <ILI9341_FillRectangle>
    ILI9341_WriteString(INFO_X, INFO_Y, cleanStr, font, BGCOLOR, infoBGcolor);
 800a122:	9905      	ldr	r1, [sp, #20]
 800a124:	9b04      	ldr	r3, [sp, #16]
 800a126:	9100      	str	r1, [sp, #0]
 800a128:	f643 304e 	movw	r0, #15182	; 0x3b4e
 800a12c:	e9cd 0401 	strd	r0, r4, [sp, #4]
 800a130:	4a0d      	ldr	r2, [pc, #52]	; (800a168 <displayInfo+0x94>)
 800a132:	21b8      	movs	r1, #184	; 0xb8
 800a134:	2018      	movs	r0, #24
 800a136:	f008 fe0b 	bl	8012d50 <ILI9341_WriteString>
    ILI9341_WriteString(INFO_X, INFO_Y, buffer, font, ILI9341_BLACK, infoBGcolor);
 800a13a:	9905      	ldr	r1, [sp, #20]
 800a13c:	9100      	str	r1, [sp, #0]
 800a13e:	2000      	movs	r0, #0
 800a140:	e9cd 0401 	strd	r0, r4, [sp, #4]
 800a144:	9b04      	ldr	r3, [sp, #16]
 800a146:	4a07      	ldr	r2, [pc, #28]	; (800a164 <displayInfo+0x90>)
 800a148:	21b8      	movs	r1, #184	; 0xb8
 800a14a:	2018      	movs	r0, #24
 800a14c:	f008 fe00 	bl	8012d50 <ILI9341_WriteString>
}
 800a150:	b008      	add	sp, #32
 800a152:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a156:	b001      	add	sp, #4
 800a158:	4770      	bx	lr
    switch(infoID){
 800a15a:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 800a15e:	e7d9      	b.n	800a114 <displayInfo+0x40>
 800a160:	0801f0f4 	.word	0x0801f0f4
 800a164:	2000d40c 	.word	0x2000d40c
 800a168:	0801f0e4 	.word	0x0801f0e4

0800a16c <clearInfo>:

void clearInfo(){
 800a16c:	b500      	push	{lr}
 800a16e:	b083      	sub	sp, #12
    ILI9341_FillRectangle(INFO_STR_X, INFO_STR_Y, INFO_STR_W, INFO_STR_H, BGCOLOR);
 800a170:	f643 334e 	movw	r3, #15182	; 0x3b4e
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	22e0      	movs	r2, #224	; 0xe0
 800a178:	2330      	movs	r3, #48	; 0x30
 800a17a:	21ad      	movs	r1, #173	; 0xad
 800a17c:	2011      	movs	r0, #17
 800a17e:	f008 fef3 	bl	8012f68 <ILI9341_FillRectangle>
}
 800a182:	b003      	add	sp, #12
 800a184:	f85d fb04 	ldr.w	pc, [sp], #4

0800a188 <initScreen>:
#include "screen.h"
#include "tilesFunctions.h"

extern uint8_t sdMounted;

void initScreen(screen_t* scr){
 800a188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if(!sdMounted){
 800a18c:	4b3c      	ldr	r3, [pc, #240]	; (800a280 <initScreen+0xf8>)
 800a18e:	781b      	ldrb	r3, [r3, #0]
void initScreen(screen_t* scr){
 800a190:	b08b      	sub	sp, #44	; 0x2c
 800a192:	4607      	mov	r7, r0
    if(!sdMounted){
 800a194:	b93b      	cbnz	r3, 800a1a6 <initScreen+0x1e>
        T0.bitmapFile = NULL;
        T1.bitmapFile = NULL;
 800a196:	4a3b      	ldr	r2, [pc, #236]	; (800a284 <initScreen+0xfc>)
        T0.bitmapFile = NULL;
 800a198:	483b      	ldr	r0, [pc, #236]	; (800a288 <initScreen+0x100>)
        T1.bitmapFile = NULL;
 800a19a:	6113      	str	r3, [r2, #16]
        T2.bitmapFile = NULL;
 800a19c:	493b      	ldr	r1, [pc, #236]	; (800a28c <initScreen+0x104>)
        T3.bitmapFile = NULL;
 800a19e:	4a3c      	ldr	r2, [pc, #240]	; (800a290 <initScreen+0x108>)
        T0.bitmapFile = NULL;
 800a1a0:	6103      	str	r3, [r0, #16]
        T2.bitmapFile = NULL;
 800a1a2:	610b      	str	r3, [r1, #16]
        T3.bitmapFile = NULL;
 800a1a4:	6113      	str	r3, [r2, #16]
    }

    scr->currLevel = 0;
    scr->screenFuncPtr = noop;
    scr->tiles[0] = T0;
 800a1a6:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 800a288 <initScreen+0x100>
    scr->screenFuncPtr = noop;
 800a1aa:	4b3a      	ldr	r3, [pc, #232]	; (800a294 <initScreen+0x10c>)
 800a1ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    scr->tiles[0] = T0;
 800a1b0:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
    scr->currLevel = 0;
 800a1b4:	2500      	movs	r5, #0
    scr->tiles[0] = T0;
 800a1b6:	46ba      	mov	sl, r7
    scr->currLevel = 0;
 800a1b8:	f887 50e0 	strb.w	r5, [r7, #224]	; 0xe0
    scr->tiles[0] = T0;
 800a1bc:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800a1c0:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800a1c4:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800a1c8:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800a1cc:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800a1d0:	e89b 0003 	ldmia.w	fp, {r0, r1}
    scr->tiles[1] = T1;
 800a1d4:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 800a284 <initScreen+0xfc>
    scr->tiles[2] = T2;
 800a1d8:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 800a28c <initScreen+0x104>
    scr->tiles[3] = T3;
 800a1dc:	4e2c      	ldr	r6, [pc, #176]	; (800a290 <initScreen+0x108>)
    scr->tiles[0] = T0;
 800a1de:	e88a 0003 	stmia.w	sl, {r0, r1}
    scr->tiles[1] = T1;
 800a1e2:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a1e6:	f107 0838 	add.w	r8, r7, #56	; 0x38
 800a1ea:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a1ee:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a1f2:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a1f6:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800a1fa:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a1fe:	e899 0003 	ldmia.w	r9, {r0, r1}
 800a202:	e888 0003 	stmia.w	r8, {r0, r1}
    scr->tiles[2] = T2;
 800a206:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a20a:	f107 0c70 	add.w	ip, r7, #112	; 0x70
 800a20e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a212:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a216:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a21a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a21e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a222:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800a226:	e88c 0003 	stmia.w	ip, {r0, r1}
    scr->tiles[3] = T3;
 800a22a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a22c:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 800a230:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a232:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a234:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a236:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a238:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a23a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a23e:	e884 0003 	stmia.w	r4, {r0, r1}

    for(int i = 0; i < TILES_NUM; i++)
        drawTile(scr->tiles[i]);
 800a242:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
 800a246:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800a24a:	f104 0e10 	add.w	lr, r4, #16
 800a24e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a252:	46ec      	mov	ip, sp
 800a254:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a258:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a25c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a260:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800a264:	e88c 0003 	stmia.w	ip, {r0, r1}
    for(int i = 0; i < TILES_NUM; i++)
 800a268:	3501      	adds	r5, #1
        drawTile(scr->tiles[i]);
 800a26a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800a26e:	f000 f885 	bl	800a37c <drawTile>
    for(int i = 0; i < TILES_NUM; i++)
 800a272:	2d04      	cmp	r5, #4
 800a274:	d1e5      	bne.n	800a242 <initScreen+0xba>

    clearInfo();
}
 800a276:	b00b      	add	sp, #44	; 0x2c
 800a278:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    clearInfo();
 800a27c:	f7ff bf76 	b.w	800a16c <clearInfo>
 800a280:	2000d091 	.word	0x2000d091
 800a284:	2000007c 	.word	0x2000007c
 800a288:	20000044 	.word	0x20000044
 800a28c:	200000b4 	.word	0x200000b4
 800a290:	200000ec 	.word	0x200000ec
 800a294:	0800a3e9 	.word	0x0800a3e9

0800a298 <updateScreen>:

void updateScreen(screen_t* scr, uint8_t zonePressed){
 800a298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tile_t* childPtr;
    tile_t temp[TILES_NUM];
    tile_t pressedTile = scr->tiles[zonePressed];
 800a29c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800a2a0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a2a4:	461c      	mov	r4, r3
 800a2a6:	6b5f      	ldr	r7, [r3, #52]	; 0x34
    funcPtr_t tileFunc = pressedTile.tileFuncPtr;
    funcPtr_t scrFunc = pressedTile.screenFuncPtr;

    scr->currLevel = pressedTile.nextLevel;
 800a2a8:	f893 c00e 	ldrb.w	ip, [r3, #14]
    tile_t pressedTile = scr->tiles[zonePressed];
 800a2ac:	f8d3 a030 	ldr.w	sl, [r3, #48]	; 0x30
void updateScreen(screen_t* scr, uint8_t zonePressed){
 800a2b0:	4680      	mov	r8, r0
 800a2b2:	460e      	mov	r6, r1
    tile_t pressedTile = scr->tiles[zonePressed];
 800a2b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
void updateScreen(screen_t* scr, uint8_t zonePressed){
 800a2b6:	b0d1      	sub	sp, #324	; 0x144
    tile_t pressedTile = scr->tiles[zonePressed];
 800a2b8:	ad0a      	add	r5, sp, #40	; 0x28
 800a2ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a2bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a2be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a2c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a2c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a2c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a2c8:	e885 0003 	stmia.w	r5, {r0, r1}
    scr->currLevel = pressedTile.nextLevel;
 800a2cc:	f888 c0e0 	strb.w	ip, [r8, #224]	; 0xe0
    if(scrFunc != NULL)
 800a2d0:	b10f      	cbz	r7, 800a2d6 <updateScreen+0x3e>
        scr->screenFuncPtr = scrFunc;
 800a2d2:	f8c8 70e4 	str.w	r7, [r8, #228]	; 0xe4

    if(zonePressed != HOME){
 800a2d6:	2e04      	cmp	r6, #4
 800a2d8:	d049      	beq.n	800a36e <updateScreen+0xd6>
 800a2da:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 800a2de:	af18      	add	r7, sp, #96	; 0x60
 800a2e0:	2600      	movs	r6, #0
        for(int i = 0; i < TILES_NUM; i++){
            childPtr = pressedTile.childs[i];
 800a2e2:	f859 4b04 	ldr.w	r4, [r9], #4

            if(childPtr != NULL){
                drawTile(*childPtr);
 800a2e6:	46eb      	mov	fp, sp
                temp[i] = *childPtr;
            }else
                temp[i] = scr->tiles[i];
 800a2e8:	eb08 0e06 	add.w	lr, r8, r6
 800a2ec:	46bc      	mov	ip, r7
                drawTile(*childPtr);
 800a2ee:	f104 0510 	add.w	r5, r4, #16
            if(childPtr != NULL){
 800a2f2:	b35c      	cbz	r4, 800a34c <updateScreen+0xb4>
                drawTile(*childPtr);
 800a2f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2f6:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 800a2fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2fc:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 800a300:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a304:	e88b 0003 	stmia.w	fp, {r0, r1}
 800a308:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800a30c:	f000 f836 	bl	800a37c <drawTile>
                temp[i] = *childPtr;
 800a310:	46a4      	mov	ip, r4
 800a312:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a316:	463c      	mov	r4, r7
 800a318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a31a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a31e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a320:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a326:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a32a:	e884 0003 	stmia.w	r4, {r0, r1}
        for(int i = 0; i < TILES_NUM; i++){
 800a32e:	3638      	adds	r6, #56	; 0x38
 800a330:	2ee0      	cmp	r6, #224	; 0xe0
 800a332:	f107 0738 	add.w	r7, r7, #56	; 0x38
 800a336:	d1d4      	bne.n	800a2e2 <updateScreen+0x4a>
        }

        for(int i = 0; i < TILES_NUM; i++)
            scr->tiles[i] = temp[i];
 800a338:	4632      	mov	r2, r6
 800a33a:	a918      	add	r1, sp, #96	; 0x60
 800a33c:	4640      	mov	r0, r8
 800a33e:	f00a fa3b 	bl	80147b8 <memcpy>

        tileFunc();
 800a342:	4653      	mov	r3, sl
    }else
        initScreen(scr);
}
 800a344:	b051      	add	sp, #324	; 0x144
 800a346:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tileFunc();
 800a34a:	4718      	bx	r3
                temp[i] = scr->tiles[i];
 800a34c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a350:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a354:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a358:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a35c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a360:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a364:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800a368:	e88c 0003 	stmia.w	ip, {r0, r1}
 800a36c:	e7df      	b.n	800a32e <updateScreen+0x96>
        initScreen(scr);
 800a36e:	4640      	mov	r0, r8
}
 800a370:	b051      	add	sp, #324	; 0x144
 800a372:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        initScreen(scr);
 800a376:	f7ff bf07 	b.w	800a188 <initScreen>
 800a37a:	bf00      	nop

0800a37c <drawTile>:
#include "tilesFunctions.h"

extern uint8_t imgBuf[BAR_SIZE];
extern FIL tileFile;

void drawTile(tile_t tile){
 800a37c:	b084      	sub	sp, #16
 800a37e:	b530      	push	{r4, r5, lr}
 800a380:	b085      	sub	sp, #20
 800a382:	ad08      	add	r5, sp, #32
    if(tile.bitmapFile != NULL)
 800a384:	9c0c      	ldr	r4, [sp, #48]	; 0x30
void drawTile(tile_t tile){
 800a386:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    if(tile.bitmapFile != NULL)
 800a38a:	b1a4      	cbz	r4, 800a3b6 <drawTile+0x3a>
        drawTileFromBMP(tile.id, tile.x, tile.y, tile.w, tile.h, tile.bitmapFile, imgBuf);
 800a38c:	4915      	ldr	r1, [pc, #84]	; (800a3e4 <drawTile+0x68>)
 800a38e:	f8bd 5028 	ldrh.w	r5, [sp, #40]	; 0x28
 800a392:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800a396:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800a39a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800a39e:	9500      	str	r5, [sp, #0]
 800a3a0:	e9cd 4101 	strd	r4, r1, [sp, #4]
 800a3a4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800a3a8:	f7ff fd90 	bl	8009ecc <drawTileFromBMP>
    else
        drawTileTxt(tile.x, tile.y, tile.w, tile.h, tile.txt, tile.color, tile.bgcolor);
}
 800a3ac:	b005      	add	sp, #20
 800a3ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3b2:	b004      	add	sp, #16
 800a3b4:	4770      	bx	lr
        drawTileTxt(tile.x, tile.y, tile.w, tile.h, tile.txt, tile.color, tile.bgcolor);
 800a3b6:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 800a3ba:	f8bd 102a 	ldrh.w	r1, [sp, #42]	; 0x2a
 800a3be:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 800a3c2:	f8bd 2026 	ldrh.w	r2, [sp, #38]	; 0x26
 800a3c6:	ac0d      	add	r4, sp, #52	; 0x34
 800a3c8:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800a3cc:	9400      	str	r4, [sp, #0]
 800a3ce:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800a3d2:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
 800a3d6:	f7ff fdb9 	bl	8009f4c <drawTileTxt>
}
 800a3da:	b005      	add	sp, #20
 800a3dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3e0:	b004      	add	sp, #16
 800a3e2:	4770      	bx	lr
 800a3e4:	2000152c 	.word	0x2000152c

0800a3e8 <noop>:
volatile float lastAng[2];
volatile float lastDist;

extern void check_rc(int rc);

void noop() {}
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop

0800a3ec <rotateScreen>:

void rotateScreen(){
 800a3ec:	b510      	push	{r4, lr}
    screenOrient = (screenOrient == ILI9341_ROTATION_R) ?
 800a3ee:	4c0a      	ldr	r4, [pc, #40]	; (800a418 <rotateScreen+0x2c>)
 800a3f0:	7823      	ldrb	r3, [r4, #0]
 800a3f2:	2be8      	cmp	r3, #232	; 0xe8
 800a3f4:	bf0c      	ite	eq
 800a3f6:	2028      	moveq	r0, #40	; 0x28
 800a3f8:	20e8      	movne	r0, #232	; 0xe8
 800a3fa:	7020      	strb	r0, [r4, #0]
            ILI9341_ROTATION_L : ILI9341_ROTATION_R;

    ILI9341_SetOrientation(screenOrient);
 800a3fc:	f008 fc74 	bl	8012ce8 <ILI9341_SetOrientation>

    drawBar(&barFile, imgBuf);
 800a400:	4906      	ldr	r1, [pc, #24]	; (800a41c <rotateScreen+0x30>)
 800a402:	4807      	ldr	r0, [pc, #28]	; (800a420 <rotateScreen+0x34>)
 800a404:	f7ff fe04 	bl	800a010 <drawBar>

    initScreen(&menu);
 800a408:	4806      	ldr	r0, [pc, #24]	; (800a424 <rotateScreen+0x38>)
 800a40a:	f7ff febd 	bl	800a188 <initScreen>

    memcpy((void*)&config[SORIENT_IDX], (void*)&screenOrient, sizeof(uint32_t));
 800a40e:	4b06      	ldr	r3, [pc, #24]	; (800a428 <rotateScreen+0x3c>)
 800a410:	6820      	ldr	r0, [r4, #0]
 800a412:	6018      	str	r0, [r3, #0]

    return;
}
 800a414:	bd10      	pop	{r4, pc}
 800a416:	bf00      	nop
 800a418:	20000017 	.word	0x20000017
 800a41c:	2000152c 	.word	0x2000152c
 800a420:	20000f88 	.word	0x20000f88
 800a424:	2000cf88 	.word	0x2000cf88
 800a428:	200011c4 	.word	0x200011c4

0800a42c <displayAcqStatus>:

void displayAcqStatus(){
    switch(acqPaused){
 800a42c:	4b09      	ldr	r3, [pc, #36]	; (800a454 <displayAcqStatus+0x28>)
 800a42e:	781b      	ldrb	r3, [r3, #0]
 800a430:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800a434:	b13b      	cbz	r3, 800a446 <displayAcqStatus+0x1a>
 800a436:	2801      	cmp	r0, #1
 800a438:	d10a      	bne.n	800a450 <displayAcqStatus+0x24>
    case 1:
        displayInfo(INFO_WARN, Font_16x26, "Acq. paused");
 800a43a:	4a07      	ldr	r2, [pc, #28]	; (800a458 <displayAcqStatus+0x2c>)
 800a43c:	4b07      	ldr	r3, [pc, #28]	; (800a45c <displayAcqStatus+0x30>)
 800a43e:	ca06      	ldmia	r2, {r1, r2}
 800a440:	2002      	movs	r0, #2
 800a442:	f7ff be47 	b.w	800a0d4 <displayInfo>
        break;
    case 0:
        displayInfo(INFO_LOG, Font_16x26, "Running");
 800a446:	4a04      	ldr	r2, [pc, #16]	; (800a458 <displayAcqStatus+0x2c>)
 800a448:	4b05      	ldr	r3, [pc, #20]	; (800a460 <displayAcqStatus+0x34>)
 800a44a:	ca06      	ldmia	r2, {r1, r2}
 800a44c:	f7ff be42 	b.w	800a0d4 <displayInfo>
        break;
    }

    return;
}
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	20000f70 	.word	0x20000f70
 800a458:	2000058c 	.word	0x2000058c
 800a45c:	0801f1f4 	.word	0x0801f1f4
 800a460:	0801f200 	.word	0x0801f200

0800a464 <pauseAcq>:

void pauseAcq(){
 800a464:	b570      	push	{r4, r5, r6, lr}
    if(acqPaused){
 800a466:	4e21      	ldr	r6, [pc, #132]	; (800a4ec <pauseAcq+0x88>)
 800a468:	7833      	ldrb	r3, [r6, #0]
void pauseAcq(){
 800a46a:	b08a      	sub	sp, #40	; 0x28
    if(acqPaused){
 800a46c:	b31b      	cbz	r3, 800a4b6 <pauseAcq+0x52>
        acqPaused = 0;
        pauseT.txt[0] = "Pause";
 800a46e:	4d20      	ldr	r5, [pc, #128]	; (800a4f0 <pauseAcq+0x8c>)
 800a470:	4b20      	ldr	r3, [pc, #128]	; (800a4f4 <pauseAcq+0x90>)
 800a472:	616b      	str	r3, [r5, #20]
        acqPaused = 0;
 800a474:	2200      	movs	r2, #0
 800a476:	7032      	strb	r2, [r6, #0]
        lastDist = distToDisp;
        lastAng[THETA_IDX] = angToLCD[THETA_IDX];
        lastAng[PHI_IDX] = angToLCD[PHI_IDX];
    }

    drawTile(pauseT);
 800a478:	4c1f      	ldr	r4, [pc, #124]	; (800a4f8 <pauseAcq+0x94>)
 800a47a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a47c:	46ec      	mov	ip, sp
 800a47e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a482:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a484:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a488:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a48c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800a490:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a494:	f7ff ff72 	bl	800a37c <drawTile>
    switch(acqPaused){
 800a498:	7833      	ldrb	r3, [r6, #0]
 800a49a:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800a49e:	b1d3      	cbz	r3, 800a4d6 <pauseAcq+0x72>
 800a4a0:	2801      	cmp	r0, #1
 800a4a2:	d120      	bne.n	800a4e6 <pauseAcq+0x82>
        displayInfo(INFO_WARN, Font_16x26, "Acq. paused");
 800a4a4:	4a15      	ldr	r2, [pc, #84]	; (800a4fc <pauseAcq+0x98>)
 800a4a6:	4b16      	ldr	r3, [pc, #88]	; (800a500 <pauseAcq+0x9c>)
 800a4a8:	ca06      	ldmia	r2, {r1, r2}
 800a4aa:	2002      	movs	r0, #2

    displayAcqStatus();

    return;
}
 800a4ac:	b00a      	add	sp, #40	; 0x28
 800a4ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        displayInfo(INFO_LOG, Font_16x26, "Running");
 800a4b2:	f7ff be0f 	b.w	800a0d4 <displayInfo>
        lastDist = distToDisp;
 800a4b6:	4b13      	ldr	r3, [pc, #76]	; (800a504 <pauseAcq+0xa0>)
        pauseT.txt[0] = "Resume";
 800a4b8:	4d0d      	ldr	r5, [pc, #52]	; (800a4f0 <pauseAcq+0x8c>)
        acqPaused = 1;
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	7032      	strb	r2, [r6, #0]
        lastDist = distToDisp;
 800a4be:	6819      	ldr	r1, [r3, #0]
 800a4c0:	4b11      	ldr	r3, [pc, #68]	; (800a508 <pauseAcq+0xa4>)
        lastAng[THETA_IDX] = angToLCD[THETA_IDX];
 800a4c2:	4a12      	ldr	r2, [pc, #72]	; (800a50c <pauseAcq+0xa8>)
        lastDist = distToDisp;
 800a4c4:	6019      	str	r1, [r3, #0]
        lastAng[THETA_IDX] = angToLCD[THETA_IDX];
 800a4c6:	4b12      	ldr	r3, [pc, #72]	; (800a510 <pauseAcq+0xac>)
 800a4c8:	6811      	ldr	r1, [r2, #0]
 800a4ca:	6019      	str	r1, [r3, #0]
        lastAng[PHI_IDX] = angToLCD[PHI_IDX];
 800a4cc:	6852      	ldr	r2, [r2, #4]
 800a4ce:	605a      	str	r2, [r3, #4]
        pauseT.txt[0] = "Resume";
 800a4d0:	4b10      	ldr	r3, [pc, #64]	; (800a514 <pauseAcq+0xb0>)
 800a4d2:	616b      	str	r3, [r5, #20]
        lastAng[PHI_IDX] = angToLCD[PHI_IDX];
 800a4d4:	e7d0      	b.n	800a478 <pauseAcq+0x14>
        displayInfo(INFO_LOG, Font_16x26, "Running");
 800a4d6:	4a09      	ldr	r2, [pc, #36]	; (800a4fc <pauseAcq+0x98>)
 800a4d8:	4b0f      	ldr	r3, [pc, #60]	; (800a518 <pauseAcq+0xb4>)
 800a4da:	ca06      	ldmia	r2, {r1, r2}
}
 800a4dc:	b00a      	add	sp, #40	; 0x28
 800a4de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        displayInfo(INFO_LOG, Font_16x26, "Running");
 800a4e2:	f7ff bdf7 	b.w	800a0d4 <displayInfo>
}
 800a4e6:	b00a      	add	sp, #40	; 0x28
 800a4e8:	bd70      	pop	{r4, r5, r6, pc}
 800a4ea:	bf00      	nop
 800a4ec:	20000f70 	.word	0x20000f70
 800a4f0:	200003fc 	.word	0x200003fc
 800a4f4:	0801f1cc 	.word	0x0801f1cc
 800a4f8:	2000040c 	.word	0x2000040c
 800a4fc:	2000058c 	.word	0x2000058c
 800a500:	0801f1f4 	.word	0x0801f1f4
 800a504:	200011ec 	.word	0x200011ec
 800a508:	2000d430 	.word	0x2000d430
 800a50c:	20000f80 	.word	0x20000f80
 800a510:	2000d428 	.word	0x2000d428
 800a514:	0801f208 	.word	0x0801f208
 800a518:	0801f200 	.word	0x0801f200

0800a51c <dispMeasInTiles>:

void dispMeasInTiles(float dist, float theta, float phi){
 800a51c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a520:	ee10 0a90 	vmov	r0, s1
 800a524:	b089      	sub	sp, #36	; 0x24
 800a526:	ee10 7a10 	vmov	r7, s0
 800a52a:	ee11 8a10 	vmov	r8, s2
    char buffer[TILE_STRLEN];

    snprintf(buffer, TILE_STRLEN, "%.1f",theta);
 800a52e:	f7f6 f80b 	bl	8000548 <__aeabi_f2d>
 800a532:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 800a5ec <dispMeasInTiles+0xd0>
    ILI9341_FillRectangle(THETA_STR_X, THETA_STR_Y-5, 9*16, 26, TILE0_BGCOLOR);
    ILI9341_WriteString(THETA_STR_X, THETA_STR_Y-5, buffer, Font_16x26, TILE0_COLOR, TILE0_BGCOLOR);
 800a536:	4d2b      	ldr	r5, [pc, #172]	; (800a5e4 <dispMeasInTiles+0xc8>)
    ILI9341_FillRectangle(THETA_STR_X, THETA_STR_Y-5, 9*16, 26, TILE0_BGCOLOR);
 800a538:	f642 44c4 	movw	r4, #11460	; 0x2cc4
    snprintf(buffer, TILE_STRLEN, "%.1f",theta);
 800a53c:	e9cd 0100 	strd	r0, r1, [sp]
 800a540:	464a      	mov	r2, r9
 800a542:	210e      	movs	r1, #14
 800a544:	a804      	add	r0, sp, #16
 800a546:	f00a fc3d 	bl	8014dc4 <snprintf>
    ILI9341_FillRectangle(THETA_STR_X, THETA_STR_Y-5, 9*16, 26, TILE0_BGCOLOR);
 800a54a:	9400      	str	r4, [sp, #0]
 800a54c:	231a      	movs	r3, #26
 800a54e:	2290      	movs	r2, #144	; 0x90
 800a550:	2135      	movs	r1, #53	; 0x35
 800a552:	200e      	movs	r0, #14
 800a554:	f008 fd08 	bl	8012f68 <ILI9341_FillRectangle>
    ILI9341_WriteString(THETA_STR_X, THETA_STR_Y-5, buffer, Font_16x26, TILE0_COLOR, TILE0_BGCOLOR);
 800a558:	f24d 76d9 	movw	r6, #55257	; 0xd7d9
 800a55c:	686b      	ldr	r3, [r5, #4]
 800a55e:	9300      	str	r3, [sp, #0]
 800a560:	aa04      	add	r2, sp, #16
 800a562:	682b      	ldr	r3, [r5, #0]
 800a564:	9402      	str	r4, [sp, #8]
 800a566:	9601      	str	r6, [sp, #4]
 800a568:	2135      	movs	r1, #53	; 0x35
 800a56a:	200e      	movs	r0, #14
 800a56c:	f008 fbf0 	bl	8012d50 <ILI9341_WriteString>

    snprintf(buffer, TILE_STRLEN, "%.1f",phi);
 800a570:	4640      	mov	r0, r8
 800a572:	f7f5 ffe9 	bl	8000548 <__aeabi_f2d>
 800a576:	464a      	mov	r2, r9
 800a578:	e9cd 0100 	strd	r0, r1, [sp]
 800a57c:	210e      	movs	r1, #14
 800a57e:	a804      	add	r0, sp, #16
 800a580:	f00a fc20 	bl	8014dc4 <snprintf>
    ILI9341_FillRectangle(DIST_STR_X, DIST_STR_Y-5, 9*16, 26, TILE0_BGCOLOR);
 800a584:	9400      	str	r4, [sp, #0]
 800a586:	231a      	movs	r3, #26
 800a588:	2290      	movs	r2, #144	; 0x90
 800a58a:	2135      	movs	r1, #53	; 0x35
 800a58c:	20ac      	movs	r0, #172	; 0xac
 800a58e:	f008 fceb 	bl	8012f68 <ILI9341_FillRectangle>
    ILI9341_WriteString(DIST_STR_X, DIST_STR_Y-5, buffer, Font_16x26, TILE0_COLOR, TILE0_BGCOLOR);
 800a592:	686b      	ldr	r3, [r5, #4]
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	aa04      	add	r2, sp, #16
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	e9cd 6401 	strd	r6, r4, [sp, #4]
 800a59e:	2135      	movs	r1, #53	; 0x35
 800a5a0:	20ac      	movs	r0, #172	; 0xac
 800a5a2:	f008 fbd5 	bl	8012d50 <ILI9341_WriteString>

    snprintf(buffer, TILE_STRLEN, "%.4fm",dist);
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	f7f5 ffce 	bl	8000548 <__aeabi_f2d>
 800a5ac:	4a0e      	ldr	r2, [pc, #56]	; (800a5e8 <dispMeasInTiles+0xcc>)
 800a5ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a5b2:	210e      	movs	r1, #14
 800a5b4:	a804      	add	r0, sp, #16
 800a5b6:	f00a fc05 	bl	8014dc4 <snprintf>
    ILI9341_FillRectangle(PHI_STR_X, PHI_STR_Y-5, 9*16, 26, TILE0_BGCOLOR);
 800a5ba:	231a      	movs	r3, #26
 800a5bc:	9400      	str	r4, [sp, #0]
 800a5be:	2290      	movs	r2, #144	; 0x90
 800a5c0:	2183      	movs	r1, #131	; 0x83
 800a5c2:	200e      	movs	r0, #14
 800a5c4:	f008 fcd0 	bl	8012f68 <ILI9341_FillRectangle>
    ILI9341_WriteString(PHI_STR_X, PHI_STR_Y-5, buffer, Font_16x26, TILE0_COLOR, TILE0_BGCOLOR);
 800a5c8:	e9d5 3200 	ldrd	r3, r2, [r5]
 800a5cc:	e9cd 6401 	strd	r6, r4, [sp, #4]
 800a5d0:	9200      	str	r2, [sp, #0]
 800a5d2:	2183      	movs	r1, #131	; 0x83
 800a5d4:	aa04      	add	r2, sp, #16
 800a5d6:	200e      	movs	r0, #14
 800a5d8:	f008 fbba 	bl	8012d50 <ILI9341_WriteString>

    return;
}
 800a5dc:	b009      	add	sp, #36	; 0x24
 800a5de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5e2:	bf00      	nop
 800a5e4:	2000058c 	.word	0x2000058c
 800a5e8:	0801f218 	.word	0x0801f218
 800a5ec:	0801f210 	.word	0x0801f210

0800a5f0 <showMeas>:

void showMeas(){
    if(!acqPaused){
 800a5f0:	4b0b      	ldr	r3, [pc, #44]	; (800a620 <showMeas+0x30>)
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	b94b      	cbnz	r3, 800a60a <showMeas+0x1a>
        dispMeasInTiles(distToDisp, angToLCD[THETA_IDX], angToLCD[PHI_IDX]);
 800a5f6:	4b0b      	ldr	r3, [pc, #44]	; (800a624 <showMeas+0x34>)
 800a5f8:	4a0b      	ldr	r2, [pc, #44]	; (800a628 <showMeas+0x38>)
 800a5fa:	ed92 0a00 	vldr	s0, [r2]
 800a5fe:	edd3 0a00 	vldr	s1, [r3]
 800a602:	ed93 1a01 	vldr	s2, [r3, #4]
 800a606:	f7ff bf89 	b.w	800a51c <dispMeasInTiles>
    }else{
        dispMeasInTiles(lastDist, lastAng[THETA_IDX], lastAng[PHI_IDX]);
 800a60a:	4b08      	ldr	r3, [pc, #32]	; (800a62c <showMeas+0x3c>)
 800a60c:	4a08      	ldr	r2, [pc, #32]	; (800a630 <showMeas+0x40>)
 800a60e:	ed92 0a00 	vldr	s0, [r2]
 800a612:	edd3 0a00 	vldr	s1, [r3]
 800a616:	ed93 1a01 	vldr	s2, [r3, #4]
 800a61a:	f7ff bf7f 	b.w	800a51c <dispMeasInTiles>
 800a61e:	bf00      	nop
 800a620:	20000f70 	.word	0x20000f70
 800a624:	20000f80 	.word	0x20000f80
 800a628:	200011ec 	.word	0x200011ec
 800a62c:	2000d428 	.word	0x2000d428
 800a630:	2000d430 	.word	0x2000d430

0800a634 <calibrateDist>:
    }

    return;
}

void calibrateDist(){
 800a634:	b5f0      	push	{r4, r5, r6, r7, lr}
    VL53L1X_StopRanging(vl53l1xDev);
 800a636:	4e21      	ldr	r6, [pc, #132]	; (800a6bc <calibrateDist+0x88>)
 800a638:	4d21      	ldr	r5, [pc, #132]	; (800a6c0 <calibrateDist+0x8c>)
 800a63a:	8830      	ldrh	r0, [r6, #0]

    VL53L1X_SetDistanceMode(vl53l1xDev, VL53L1X_SHORT_DIST_MODE);

    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
        displayInfo(INFO_LOG, Font_11x18, "Starting in %ds", i);
 800a63c:	4f21      	ldr	r7, [pc, #132]	; (800a6c4 <calibrateDist+0x90>)
void calibrateDist(){
 800a63e:	b083      	sub	sp, #12
    VL53L1X_StopRanging(vl53l1xDev);
 800a640:	f009 f8c2 	bl	80137c8 <VL53L1X_StopRanging>
    VL53L1X_SetDistanceMode(vl53l1xDev, VL53L1X_SHORT_DIST_MODE);
 800a644:	8830      	ldrh	r0, [r6, #0]
 800a646:	2101      	movs	r1, #1
 800a648:	f009 f9a8 	bl	801399c <VL53L1X_SetDistanceMode>
    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
 800a64c:	240a      	movs	r4, #10
        displayInfo(INFO_LOG, Font_11x18, "Starting in %ds", i);
 800a64e:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a652:	9400      	str	r4, [sp, #0]
 800a654:	2000      	movs	r0, #0
 800a656:	463b      	mov	r3, r7
 800a658:	f7ff fd3c 	bl	800a0d4 <displayInfo>
        HAL_Delay(1000);
 800a65c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a660:	f7f8 f846 	bl	80026f0 <HAL_Delay>
    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
 800a664:	3c01      	subs	r4, #1
 800a666:	d1f2      	bne.n	800a64e <calibrateDist+0x1a>
    }

    displayInfo(INFO_WARN, Font_11x18, "Calibrating...");
 800a668:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a66c:	4b16      	ldr	r3, [pc, #88]	; (800a6c8 <calibrateDist+0x94>)
 800a66e:	4f17      	ldr	r7, [pc, #92]	; (800a6cc <calibrateDist+0x98>)
 800a670:	2002      	movs	r0, #2
 800a672:	f7ff fd2f 	bl	800a0d4 <displayInfo>

    while(VL53L1X_CalibrateOffset(vl53l1xDev, 140, &distOffset)){}
 800a676:	8830      	ldrh	r0, [r6, #0]
 800a678:	463a      	mov	r2, r7
 800a67a:	218c      	movs	r1, #140	; 0x8c
 800a67c:	f009 fb10 	bl	8013ca0 <VL53L1X_CalibrateOffset>
 800a680:	4604      	mov	r4, r0
 800a682:	2800      	cmp	r0, #0
 800a684:	d1f7      	bne.n	800a676 <calibrateDist+0x42>

    memcpy((void*)&config[DISTCAL_IDX], (void*)&distOffset, sizeof(uint32_t));
 800a686:	4b12      	ldr	r3, [pc, #72]	; (800a6d0 <calibrateDist+0x9c>)
 800a688:	6838      	ldr	r0, [r7, #0]

    VL53L1X_SetOffset(vl53l1xDev,distOffset);
 800a68a:	f9b7 1000 	ldrsh.w	r1, [r7]
    memcpy((void*)&config[DISTCAL_IDX], (void*)&distOffset, sizeof(uint32_t));
 800a68e:	6018      	str	r0, [r3, #0]
    VL53L1X_SetOffset(vl53l1xDev,distOffset);
 800a690:	8830      	ldrh	r0, [r6, #0]
 800a692:	f009 fa97 	bl	8013bc4 <VL53L1X_SetOffset>

    VL53L1X_SetDistanceMode(vl53l1xDev, distMode);
 800a696:	4b0f      	ldr	r3, [pc, #60]	; (800a6d4 <calibrateDist+0xa0>)
 800a698:	8830      	ldrh	r0, [r6, #0]
 800a69a:	8819      	ldrh	r1, [r3, #0]
 800a69c:	b289      	uxth	r1, r1
 800a69e:	f009 f97d 	bl	801399c <VL53L1X_SetDistanceMode>

    VL53L1X_StartRanging(vl53l1xDev);
 800a6a2:	8830      	ldrh	r0, [r6, #0]
 800a6a4:	f009 f88c 	bl	80137c0 <VL53L1X_StartRanging>

    displayInfo(INFO_LOG, Font_11x18, "Calibration done!");
 800a6a8:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a6ac:	4b0a      	ldr	r3, [pc, #40]	; (800a6d8 <calibrateDist+0xa4>)
 800a6ae:	4620      	mov	r0, r4

    return;
}
 800a6b0:	b003      	add	sp, #12
 800a6b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    displayInfo(INFO_LOG, Font_11x18, "Calibration done!");
 800a6b6:	f7ff bd0d 	b.w	800a0d4 <displayInfo>
 800a6ba:	bf00      	nop
 800a6bc:	20000018 	.word	0x20000018
 800a6c0:	20000584 	.word	0x20000584
 800a6c4:	0801f220 	.word	0x0801f220
 800a6c8:	0801f230 	.word	0x0801f230
 800a6cc:	200011e6 	.word	0x200011e6
 800a6d0:	200011b8 	.word	0x200011b8
 800a6d4:	20000014 	.word	0x20000014
 800a6d8:	0801f240 	.word	0x0801f240

0800a6dc <crossTalkCalib>:

void crossTalkCalib(){
 800a6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    VL53L1X_StopRanging(vl53l1xDev);
 800a6de:	4e21      	ldr	r6, [pc, #132]	; (800a764 <crossTalkCalib+0x88>)
 800a6e0:	4d21      	ldr	r5, [pc, #132]	; (800a768 <crossTalkCalib+0x8c>)
 800a6e2:	8830      	ldrh	r0, [r6, #0]

    VL53L1X_SetDistanceMode(vl53l1xDev, VL53L1X_LONG_DIST_MODE);

    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
        displayInfo(INFO_LOG, Font_11x18, "Starting in %ds", i);
 800a6e4:	4f21      	ldr	r7, [pc, #132]	; (800a76c <crossTalkCalib+0x90>)
void crossTalkCalib(){
 800a6e6:	b083      	sub	sp, #12
    VL53L1X_StopRanging(vl53l1xDev);
 800a6e8:	f009 f86e 	bl	80137c8 <VL53L1X_StopRanging>
    VL53L1X_SetDistanceMode(vl53l1xDev, VL53L1X_LONG_DIST_MODE);
 800a6ec:	8830      	ldrh	r0, [r6, #0]
 800a6ee:	2102      	movs	r1, #2
 800a6f0:	f009 f954 	bl	801399c <VL53L1X_SetDistanceMode>
    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
 800a6f4:	240a      	movs	r4, #10
        displayInfo(INFO_LOG, Font_11x18, "Starting in %ds", i);
 800a6f6:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a6fa:	9400      	str	r4, [sp, #0]
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	463b      	mov	r3, r7
 800a700:	f7ff fce8 	bl	800a0d4 <displayInfo>
        HAL_Delay(1000);
 800a704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a708:	f7f7 fff2 	bl	80026f0 <HAL_Delay>
    for(int i = TIME_BEFORE_DISTCAL; i > 0; i--){
 800a70c:	3c01      	subs	r4, #1
 800a70e:	d1f2      	bne.n	800a6f6 <crossTalkCalib+0x1a>
    }

    displayInfo(INFO_WARN, Font_11x18, "Calibrating...");
 800a710:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a714:	4b16      	ldr	r3, [pc, #88]	; (800a770 <crossTalkCalib+0x94>)
 800a716:	4f17      	ldr	r7, [pc, #92]	; (800a774 <crossTalkCalib+0x98>)
 800a718:	2002      	movs	r0, #2
 800a71a:	f7ff fcdb 	bl	800a0d4 <displayInfo>

    while(VL53L1X_CalibrateXtalk(vl53l1xDev, 1500, &distXtalk)){}
 800a71e:	8830      	ldrh	r0, [r6, #0]
 800a720:	463a      	mov	r2, r7
 800a722:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800a726:	f009 fb21 	bl	8013d6c <VL53L1X_CalibrateXtalk>
 800a72a:	4604      	mov	r4, r0
 800a72c:	2800      	cmp	r0, #0
 800a72e:	d1f6      	bne.n	800a71e <crossTalkCalib+0x42>

    memcpy((void*)&config[DISTXTALK_IDX], (void*)&distXtalk, sizeof(uint32_t));
 800a730:	4b11      	ldr	r3, [pc, #68]	; (800a778 <crossTalkCalib+0x9c>)
 800a732:	6838      	ldr	r0, [r7, #0]

    VL53L1X_SetXtalk(vl53l1xDev,distXtalk);
 800a734:	8839      	ldrh	r1, [r7, #0]
    memcpy((void*)&config[DISTXTALK_IDX], (void*)&distXtalk, sizeof(uint32_t));
 800a736:	6018      	str	r0, [r3, #0]
    VL53L1X_SetXtalk(vl53l1xDev,distXtalk);
 800a738:	8830      	ldrh	r0, [r6, #0]
 800a73a:	f009 fa5b 	bl	8013bf4 <VL53L1X_SetXtalk>

    VL53L1X_SetDistanceMode(vl53l1xDev, distMode);
 800a73e:	4b0f      	ldr	r3, [pc, #60]	; (800a77c <crossTalkCalib+0xa0>)
 800a740:	8830      	ldrh	r0, [r6, #0]
 800a742:	8819      	ldrh	r1, [r3, #0]
 800a744:	b289      	uxth	r1, r1
 800a746:	f009 f929 	bl	801399c <VL53L1X_SetDistanceMode>

    VL53L1X_StartRanging(vl53l1xDev);
 800a74a:	8830      	ldrh	r0, [r6, #0]
 800a74c:	f009 f838 	bl	80137c0 <VL53L1X_StartRanging>

    displayInfo(INFO_LOG, Font_11x18, "Calibration done!");
 800a750:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a754:	4b0a      	ldr	r3, [pc, #40]	; (800a780 <crossTalkCalib+0xa4>)
 800a756:	4620      	mov	r0, r4

    return;
}
 800a758:	b003      	add	sp, #12
 800a75a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    displayInfo(INFO_LOG, Font_11x18, "Calibration done!");
 800a75e:	f7ff bcb9 	b.w	800a0d4 <displayInfo>
 800a762:	bf00      	nop
 800a764:	20000018 	.word	0x20000018
 800a768:	20000584 	.word	0x20000584
 800a76c:	0801f220 	.word	0x0801f220
 800a770:	0801f230 	.word	0x0801f230
 800a774:	200011f0 	.word	0x200011f0
 800a778:	200011c8 	.word	0x200011c8
 800a77c:	20000014 	.word	0x20000014
 800a780:	0801f240 	.word	0x0801f240

0800a784 <saveConfigs>:

void saveConfigs(){
 800a784:	b510      	push	{r4, lr}
    FRESULT fres;

    fres = writeConfig(config);
 800a786:	4809      	ldr	r0, [pc, #36]	; (800a7ac <saveConfigs+0x28>)
 800a788:	f008 fe9a 	bl	80134c0 <writeConfig>
    if(fres != FR_OK){
        displayInfo(INFO_ERROR, Font_11x18, "Cannot save config.");
 800a78c:	4a08      	ldr	r2, [pc, #32]	; (800a7b0 <saveConfigs+0x2c>)
    if(fres != FR_OK){
 800a78e:	b928      	cbnz	r0, 800a79c <saveConfigs+0x18>
    }

    displayInfo(INFO_LOG, Font_11x18, "Config. saved!");

    return;
}
 800a790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    displayInfo(INFO_LOG, Font_11x18, "Config. saved!");
 800a794:	ca06      	ldmia	r2, {r1, r2}
 800a796:	4b07      	ldr	r3, [pc, #28]	; (800a7b4 <saveConfigs+0x30>)
 800a798:	f7ff bc9c 	b.w	800a0d4 <displayInfo>
}
 800a79c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        displayInfo(INFO_ERROR, Font_11x18, "Cannot save config.");
 800a7a0:	ca06      	ldmia	r2, {r1, r2}
 800a7a2:	4b05      	ldr	r3, [pc, #20]	; (800a7b8 <saveConfigs+0x34>)
 800a7a4:	2001      	movs	r0, #1
 800a7a6:	f7ff bc95 	b.w	800a0d4 <displayInfo>
 800a7aa:	bf00      	nop
 800a7ac:	200011b8 	.word	0x200011b8
 800a7b0:	20000584 	.word	0x20000584
 800a7b4:	0801f268 	.word	0x0801f268
 800a7b8:	0801f254 	.word	0x0801f254

0800a7bc <defaultConfigs>:

void defaultConfigs(){
 800a7bc:	b570      	push	{r4, r5, r6, lr}
    FRESULT fres;

    fres =  writeConfig(defConfig);
 800a7be:	4c1a      	ldr	r4, [pc, #104]	; (800a828 <defaultConfigs+0x6c>)
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f008 fe7d 	bl	80134c0 <writeConfig>
    if(fres != FR_OK){
 800a7c6:	bb38      	cbnz	r0, 800a818 <defaultConfigs+0x5c>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot save config.");
        return;
    }

    VL53L1X_StopRanging(vl53l1xDev);
 800a7c8:	4e18      	ldr	r6, [pc, #96]	; (800a82c <defaultConfigs+0x70>)
 800a7ca:	4605      	mov	r5, r0
 800a7cc:	8830      	ldrh	r0, [r6, #0]
 800a7ce:	f008 fffb 	bl	80137c8 <VL53L1X_StopRanging>
    VL53L1X_SetOffset(vl53l1xDev,defConfig[DISTCAL_IDX]);
 800a7d2:	f9b4 1000 	ldrsh.w	r1, [r4]
 800a7d6:	8830      	ldrh	r0, [r6, #0]
 800a7d8:	f009 f9f4 	bl	8013bc4 <VL53L1X_SetOffset>
    VL53L1X_StartRanging(vl53l1xDev);
 800a7dc:	8830      	ldrh	r0, [r6, #0]
 800a7de:	f008 ffef 	bl	80137c0 <VL53L1X_StartRanging>

    memcpy((void*)&thetaZero, (void*)&defConfig[THETAZERO_IDX], sizeof(float));
 800a7e2:	4a13      	ldr	r2, [pc, #76]	; (800a830 <defaultConfigs+0x74>)
 800a7e4:	6861      	ldr	r1, [r4, #4]
    memcpy((void*)&phiZero, (void*)&defConfig[PHIZERO_IDX], sizeof(float));
 800a7e6:	4b13      	ldr	r3, [pc, #76]	; (800a834 <defaultConfigs+0x78>)
    memcpy((void*)&thetaZero, (void*)&defConfig[THETAZERO_IDX], sizeof(float));
 800a7e8:	6011      	str	r1, [r2, #0]
    memcpy((void*)&phiZero, (void*)&defConfig[PHIZERO_IDX], sizeof(float));
 800a7ea:	68a2      	ldr	r2, [r4, #8]

    ILI9341_SetOrientation(defConfig[SORIENT_IDX]);
 800a7ec:	7b20      	ldrb	r0, [r4, #12]
    memcpy((void*)&phiZero, (void*)&defConfig[PHIZERO_IDX], sizeof(float));
 800a7ee:	601a      	str	r2, [r3, #0]
    ILI9341_SetOrientation(defConfig[SORIENT_IDX]);
 800a7f0:	f008 fa7a 	bl	8012ce8 <ILI9341_SetOrientation>

    screenOrient = defConfig[SORIENT_IDX];
 800a7f4:	4b10      	ldr	r3, [pc, #64]	; (800a838 <defaultConfigs+0x7c>)
 800a7f6:	68e2      	ldr	r2, [r4, #12]

    drawBar(&barFile, imgBuf);
 800a7f8:	4910      	ldr	r1, [pc, #64]	; (800a83c <defaultConfigs+0x80>)
 800a7fa:	4811      	ldr	r0, [pc, #68]	; (800a840 <defaultConfigs+0x84>)
    screenOrient = defConfig[SORIENT_IDX];
 800a7fc:	701a      	strb	r2, [r3, #0]
    drawBar(&barFile, imgBuf);
 800a7fe:	f7ff fc07 	bl	800a010 <drawBar>

    initScreen(&menu);
 800a802:	4810      	ldr	r0, [pc, #64]	; (800a844 <defaultConfigs+0x88>)
 800a804:	f7ff fcc0 	bl	800a188 <initScreen>

    displayInfo(INFO_LOG, Font_11x18, "Reset to default!");
 800a808:	4a0f      	ldr	r2, [pc, #60]	; (800a848 <defaultConfigs+0x8c>)
 800a80a:	4b10      	ldr	r3, [pc, #64]	; (800a84c <defaultConfigs+0x90>)
 800a80c:	4628      	mov	r0, r5
 800a80e:	ca06      	ldmia	r2, {r1, r2}

    return;
}
 800a810:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    displayInfo(INFO_LOG, Font_11x18, "Reset to default!");
 800a814:	f7ff bc5e 	b.w	800a0d4 <displayInfo>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot save config.");
 800a818:	4a0b      	ldr	r2, [pc, #44]	; (800a848 <defaultConfigs+0x8c>)
 800a81a:	4b0d      	ldr	r3, [pc, #52]	; (800a850 <defaultConfigs+0x94>)
}
 800a81c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        displayInfo(INFO_ERROR, Font_11x18, "Cannot save config.");
 800a820:	ca06      	ldmia	r2, {r1, r2}
 800a822:	2001      	movs	r0, #1
 800a824:	f7ff bc56 	b.w	800a0d4 <displayInfo>
 800a828:	20000000 	.word	0x20000000
 800a82c:	20000018 	.word	0x20000018
 800a830:	2000d09c 	.word	0x2000d09c
 800a834:	2000d07c 	.word	0x2000d07c
 800a838:	20000017 	.word	0x20000017
 800a83c:	2000152c 	.word	0x2000152c
 800a840:	20000f88 	.word	0x20000f88
 800a844:	2000cf88 	.word	0x2000cf88
 800a848:	20000584 	.word	0x20000584
 800a84c:	0801f278 	.word	0x0801f278
 800a850:	0801f254 	.word	0x0801f254

0800a854 <setZero>:

void setZero(){
 800a854:	b538      	push	{r3, r4, r5, lr}
    acqPaused = 1;
 800a856:	4c0d      	ldr	r4, [pc, #52]	; (800a88c <setZero+0x38>)

    thetaZero = theta;
 800a858:	4b0d      	ldr	r3, [pc, #52]	; (800a890 <setZero+0x3c>)
 800a85a:	490e      	ldr	r1, [pc, #56]	; (800a894 <setZero+0x40>)
    acqPaused = 1;
 800a85c:	2201      	movs	r2, #1
 800a85e:	7022      	strb	r2, [r4, #0]
    thetaZero = theta;
 800a860:	681a      	ldr	r2, [r3, #0]
    phiZero = phi;
 800a862:	4b0d      	ldr	r3, [pc, #52]	; (800a898 <setZero+0x44>)
    thetaZero = theta;
 800a864:	600a      	str	r2, [r1, #0]
    phiZero = phi;
 800a866:	4a0d      	ldr	r2, [pc, #52]	; (800a89c <setZero+0x48>)
 800a868:	6818      	ldr	r0, [r3, #0]
 800a86a:	6010      	str	r0, [r2, #0]

    memcpy((void*)&config[THETAZERO_IDX], (void*)&thetaZero, sizeof(uint32_t));
    memcpy((void*)&config[PHIZERO_IDX], (void*)&phiZero, sizeof(uint32_t));

    displayInfo(INFO_LOG, Font_11x18, "Current position 0");
 800a86c:	4b0c      	ldr	r3, [pc, #48]	; (800a8a0 <setZero+0x4c>)
    memcpy((void*)&config[THETAZERO_IDX], (void*)&thetaZero, sizeof(uint32_t));
 800a86e:	480d      	ldr	r0, [pc, #52]	; (800a8a4 <setZero+0x50>)
 800a870:	6809      	ldr	r1, [r1, #0]
 800a872:	6815      	ldr	r5, [r2, #0]
 800a874:	6041      	str	r1, [r0, #4]
    memcpy((void*)&config[PHIZERO_IDX], (void*)&phiZero, sizeof(uint32_t));
 800a876:	6085      	str	r5, [r0, #8]
    displayInfo(INFO_LOG, Font_11x18, "Current position 0");
 800a878:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a87c:	2000      	movs	r0, #0
 800a87e:	4b0a      	ldr	r3, [pc, #40]	; (800a8a8 <setZero+0x54>)
 800a880:	f7ff fc28 	bl	800a0d4 <displayInfo>
    acqPaused = 0;
 800a884:	2300      	movs	r3, #0
 800a886:	7023      	strb	r3, [r4, #0]

    return;
}
 800a888:	bd38      	pop	{r3, r4, r5, pc}
 800a88a:	bf00      	nop
 800a88c:	20000f70 	.word	0x20000f70
 800a890:	2000d094 	.word	0x2000d094
 800a894:	2000d09c 	.word	0x2000d09c
 800a898:	2000d074 	.word	0x2000d074
 800a89c:	2000d07c 	.word	0x2000d07c
 800a8a0:	20000584 	.word	0x20000584
 800a8a4:	200011b8 	.word	0x200011b8
 800a8a8:	0801f28c 	.word	0x0801f28c

0800a8ac <showLogStatus>:

void showLogStatus(){
    switch(logEnabled){
 800a8ac:	4b09      	ldr	r3, [pc, #36]	; (800a8d4 <showLogStatus+0x28>)
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800a8b4:	b13b      	cbz	r3, 800a8c6 <showLogStatus+0x1a>
 800a8b6:	2801      	cmp	r0, #1
 800a8b8:	d10a      	bne.n	800a8d0 <showLogStatus+0x24>
    case 1:
        displayInfo(INFO_LOG, Font_11x18, "Log enabled!");
 800a8ba:	4a07      	ldr	r2, [pc, #28]	; (800a8d8 <showLogStatus+0x2c>)
 800a8bc:	4b07      	ldr	r3, [pc, #28]	; (800a8dc <showLogStatus+0x30>)
 800a8be:	ca06      	ldmia	r2, {r1, r2}
 800a8c0:	2000      	movs	r0, #0
 800a8c2:	f7ff bc07 	b.w	800a0d4 <displayInfo>
        break;
    case 0:
        displayInfo(INFO_LOG, Font_11x18, "Log disabled!");
 800a8c6:	4a04      	ldr	r2, [pc, #16]	; (800a8d8 <showLogStatus+0x2c>)
 800a8c8:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <showLogStatus+0x34>)
 800a8ca:	ca06      	ldmia	r2, {r1, r2}
 800a8cc:	f7ff bc02 	b.w	800a0d4 <displayInfo>
        break;
    }

    return;
}
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop
 800a8d4:	2000cec0 	.word	0x2000cec0
 800a8d8:	20000584 	.word	0x20000584
 800a8dc:	0801f2a0 	.word	0x0801f2a0
 800a8e0:	0801f2b0 	.word	0x0801f2b0

0800a8e4 <enableLog>:

void enableLog(){
    logEnabled = 1;

    displayInfo(INFO_LOG, Font_11x18, "Log enabled!");
 800a8e4:	4b05      	ldr	r3, [pc, #20]	; (800a8fc <enableLog+0x18>)
    logEnabled = 1;
 800a8e6:	4806      	ldr	r0, [pc, #24]	; (800a900 <enableLog+0x1c>)
 800a8e8:	f04f 0c01 	mov.w	ip, #1
    displayInfo(INFO_LOG, Font_11x18, "Log enabled!");
 800a8ec:	e893 0006 	ldmia.w	r3, {r1, r2}
    logEnabled = 1;
 800a8f0:	f880 c000 	strb.w	ip, [r0]
    displayInfo(INFO_LOG, Font_11x18, "Log enabled!");
 800a8f4:	4b03      	ldr	r3, [pc, #12]	; (800a904 <enableLog+0x20>)
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	f7ff bbec 	b.w	800a0d4 <displayInfo>
 800a8fc:	20000584 	.word	0x20000584
 800a900:	2000cec0 	.word	0x2000cec0
 800a904:	0801f2a0 	.word	0x0801f2a0

0800a908 <disableLog>:

    return;
}

void disableLog(){
 800a908:	b410      	push	{r4}
    logEnabled = 0;

    displayInfo(INFO_LOG, Font_11x18, "Log disabled!");
 800a90a:	4b05      	ldr	r3, [pc, #20]	; (800a920 <disableLog+0x18>)
    logEnabled = 0;
 800a90c:	4c05      	ldr	r4, [pc, #20]	; (800a924 <disableLog+0x1c>)
 800a90e:	2000      	movs	r0, #0
    displayInfo(INFO_LOG, Font_11x18, "Log disabled!");
 800a910:	e893 0006 	ldmia.w	r3, {r1, r2}
    logEnabled = 0;
 800a914:	7020      	strb	r0, [r4, #0]
    displayInfo(INFO_LOG, Font_11x18, "Log disabled!");
 800a916:	4b04      	ldr	r3, [pc, #16]	; (800a928 <disableLog+0x20>)

    return;
}
 800a918:	f85d 4b04 	ldr.w	r4, [sp], #4
    displayInfo(INFO_LOG, Font_11x18, "Log disabled!");
 800a91c:	f7ff bbda 	b.w	800a0d4 <displayInfo>
 800a920:	20000584 	.word	0x20000584
 800a924:	2000cec0 	.word	0x2000cec0
 800a928:	0801f2b0 	.word	0x0801f2b0

0800a92c <resetLogFile>:

void resetLogFile(){
 800a92c:	b510      	push	{r4, lr}
    resetLog();
 800a92e:	f008 fde9 	bl	8013504 <resetLog>

    displayInfo(INFO_LOG, Font_11x18, "Logs cleared!");
 800a932:	4a04      	ldr	r2, [pc, #16]	; (800a944 <resetLogFile+0x18>)
 800a934:	4b04      	ldr	r3, [pc, #16]	; (800a948 <resetLogFile+0x1c>)
}
 800a936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    displayInfo(INFO_LOG, Font_11x18, "Logs cleared!");
 800a93a:	ca06      	ldmia	r2, {r1, r2}
 800a93c:	2000      	movs	r0, #0
 800a93e:	f7ff bbc9 	b.w	800a0d4 <displayInfo>
 800a942:	bf00      	nop
 800a944:	20000584 	.word	0x20000584
 800a948:	0801f2c0 	.word	0x0801f2c0

0800a94c <dumpLog>:

void dumpLog(){
 800a94c:	b570      	push	{r4, r5, r6, lr}
    char dumpStr[LOGSTR_LEN] = "";
 800a94e:	2400      	movs	r4, #0
void dumpLog(){
 800a950:	b0ae      	sub	sp, #184	; 0xb8
    char dumpStr[LOGSTR_LEN] = "";
 800a952:	4621      	mov	r1, r4
 800a954:	22b0      	movs	r2, #176	; 0xb0
 800a956:	a802      	add	r0, sp, #8
 800a958:	9401      	str	r4, [sp, #4]
    logEnabled = 0;
    acqPaused = 1;

    displayInfo(INFO_WARN, Font_11x18, "Dumping logs on uart...");
 800a95a:	4d13      	ldr	r5, [pc, #76]	; (800a9a8 <dumpLog+0x5c>)
    acqPaused = 1;
 800a95c:	4e13      	ldr	r6, [pc, #76]	; (800a9ac <dumpLog+0x60>)
    char dumpStr[LOGSTR_LEN] = "";
 800a95e:	f009 ff53 	bl	8014808 <memset>
    logEnabled = 0;
 800a962:	4913      	ldr	r1, [pc, #76]	; (800a9b0 <dumpLog+0x64>)
    displayInfo(INFO_WARN, Font_11x18, "Dumping logs on uart...");
 800a964:	4b13      	ldr	r3, [pc, #76]	; (800a9b4 <dumpLog+0x68>)
    logEnabled = 0;
 800a966:	700c      	strb	r4, [r1, #0]
    acqPaused = 1;
 800a968:	2201      	movs	r2, #1
 800a96a:	7032      	strb	r2, [r6, #0]
    displayInfo(INFO_WARN, Font_11x18, "Dumping logs on uart...");
 800a96c:	2002      	movs	r0, #2
 800a96e:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a972:	f7ff fbaf 	bl	800a0d4 <displayInfo>

    while(readLog(dumpStr) != EOF){
        printf("%s",dumpStr);
 800a976:	4c10      	ldr	r4, [pc, #64]	; (800a9b8 <dumpLog+0x6c>)
    while(readLog(dumpStr) != EOF){
 800a978:	e001      	b.n	800a97e <dumpLog+0x32>
        printf("%s",dumpStr);
 800a97a:	f009 ff59 	bl	8014830 <printf>
    while(readLog(dumpStr) != EOF){
 800a97e:	a801      	add	r0, sp, #4
 800a980:	f008 fde8 	bl	8013554 <readLog>
 800a984:	3001      	adds	r0, #1
        printf("%s",dumpStr);
 800a986:	a901      	add	r1, sp, #4
 800a988:	4620      	mov	r0, r4
    while(readLog(dumpStr) != EOF){
 800a98a:	d1f6      	bne.n	800a97a <dumpLog+0x2e>
    }

    printf("=== END LOG ===\n");
 800a98c:	480b      	ldr	r0, [pc, #44]	; (800a9bc <dumpLog+0x70>)
 800a98e:	f009 ffa7 	bl	80148e0 <puts>
    displayInfo(INFO_LOG, Font_11x18, "Log file dumped!");
 800a992:	e895 0006 	ldmia.w	r5, {r1, r2}
 800a996:	4b0a      	ldr	r3, [pc, #40]	; (800a9c0 <dumpLog+0x74>)
 800a998:	2000      	movs	r0, #0
 800a99a:	f7ff fb9b 	bl	800a0d4 <displayInfo>

    acqPaused = 0;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	7033      	strb	r3, [r6, #0]

    return;
}
 800a9a2:	b02e      	add	sp, #184	; 0xb8
 800a9a4:	bd70      	pop	{r4, r5, r6, pc}
 800a9a6:	bf00      	nop
 800a9a8:	20000584 	.word	0x20000584
 800a9ac:	20000f70 	.word	0x20000f70
 800a9b0:	2000cec0 	.word	0x2000cec0
 800a9b4:	0801f2d0 	.word	0x0801f2d0
 800a9b8:	0801b7d0 	.word	0x0801b7d0
 800a9bc:	0801f2e8 	.word	0x0801f2e8
 800a9c0:	0801f2f8 	.word	0x0801f2f8

0800a9c4 <displayMonStatus>:

void displayMonStatus(){
    switch(monitorEnabled){
 800a9c4:	4b09      	ldr	r3, [pc, #36]	; (800a9ec <displayMonStatus+0x28>)
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a9cc:	b13b      	cbz	r3, 800a9de <displayMonStatus+0x1a>
 800a9ce:	2a01      	cmp	r2, #1
 800a9d0:	d10b      	bne.n	800a9ea <displayMonStatus+0x26>
    case 1:
        displayInfo(INFO_LOG, Font_11x18, "Monitor enabled!");
 800a9d2:	4a07      	ldr	r2, [pc, #28]	; (800a9f0 <displayMonStatus+0x2c>)
 800a9d4:	4b07      	ldr	r3, [pc, #28]	; (800a9f4 <displayMonStatus+0x30>)
 800a9d6:	ca06      	ldmia	r2, {r1, r2}
 800a9d8:	2000      	movs	r0, #0
 800a9da:	f7ff bb7b 	b.w	800a0d4 <displayInfo>
        break;
    case 0:
        displayInfo(INFO_WARN, Font_11x18, "Monitor disabled!");
 800a9de:	4a04      	ldr	r2, [pc, #16]	; (800a9f0 <displayMonStatus+0x2c>)
 800a9e0:	4b05      	ldr	r3, [pc, #20]	; (800a9f8 <displayMonStatus+0x34>)
 800a9e2:	ca06      	ldmia	r2, {r1, r2}
 800a9e4:	2002      	movs	r0, #2
 800a9e6:	f7ff bb75 	b.w	800a0d4 <displayInfo>
        break;
    }

    return;
}
 800a9ea:	4770      	bx	lr
 800a9ec:	20000016 	.word	0x20000016
 800a9f0:	20000584 	.word	0x20000584
 800a9f4:	0801f30c 	.word	0x0801f30c
 800a9f8:	0801f320 	.word	0x0801f320

0800a9fc <enableMon>:

void enableMon(){
    monitorEnabled = 1;

    displayInfo(INFO_LOG, Font_11x18, "Monitor enabled!");
 800a9fc:	4b05      	ldr	r3, [pc, #20]	; (800aa14 <enableMon+0x18>)
    monitorEnabled = 1;
 800a9fe:	4806      	ldr	r0, [pc, #24]	; (800aa18 <enableMon+0x1c>)
 800aa00:	f04f 0c01 	mov.w	ip, #1
    displayInfo(INFO_LOG, Font_11x18, "Monitor enabled!");
 800aa04:	e893 0006 	ldmia.w	r3, {r1, r2}
    monitorEnabled = 1;
 800aa08:	f880 c000 	strb.w	ip, [r0]
    displayInfo(INFO_LOG, Font_11x18, "Monitor enabled!");
 800aa0c:	4b03      	ldr	r3, [pc, #12]	; (800aa1c <enableMon+0x20>)
 800aa0e:	2000      	movs	r0, #0
 800aa10:	f7ff bb60 	b.w	800a0d4 <displayInfo>
 800aa14:	20000584 	.word	0x20000584
 800aa18:	20000016 	.word	0x20000016
 800aa1c:	0801f30c 	.word	0x0801f30c

0800aa20 <disableMon>:
}

void disableMon(){
    monitorEnabled = 0;

    displayInfo(INFO_WARN, Font_11x18, "Monitor disabled!");
 800aa20:	4b05      	ldr	r3, [pc, #20]	; (800aa38 <disableMon+0x18>)
    monitorEnabled = 0;
 800aa22:	4806      	ldr	r0, [pc, #24]	; (800aa3c <disableMon+0x1c>)
 800aa24:	f04f 0c00 	mov.w	ip, #0
    displayInfo(INFO_WARN, Font_11x18, "Monitor disabled!");
 800aa28:	e893 0006 	ldmia.w	r3, {r1, r2}
    monitorEnabled = 0;
 800aa2c:	f880 c000 	strb.w	ip, [r0]
    displayInfo(INFO_WARN, Font_11x18, "Monitor disabled!");
 800aa30:	4b03      	ldr	r3, [pc, #12]	; (800aa40 <disableMon+0x20>)
 800aa32:	2002      	movs	r0, #2
 800aa34:	f7ff bb4e 	b.w	800a0d4 <displayInfo>
 800aa38:	20000584 	.word	0x20000584
 800aa3c:	20000016 	.word	0x20000016
 800aa40:	0801f320 	.word	0x0801f320

0800aa44 <inv_device_icm20948_poll>:
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
#endif
}

int inv_device_icm20948_poll(void * context)
{
 800aa44:	4601      	mov	r1, r0
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 800aa46:	4a02      	ldr	r2, [pc, #8]	; (800aa50 <inv_device_icm20948_poll+0xc>)
 800aa48:	3030      	adds	r0, #48	; 0x30
 800aa4a:	f006 badd 	b.w	8011008 <inv_icm20948_poll_sensor>
 800aa4e:	bf00      	nop
 800aa50:	0800ad05 	.word	0x0800ad05

0800aa54 <inv_device_icm20948_setup>:

	return 0;
}

int inv_device_icm20948_setup(void * context)
{
 800aa54:	b570      	push	{r4, r5, r6, lr}
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 800aa56:	492a      	ldr	r1, [pc, #168]	; (800ab00 <inv_device_icm20948_setup+0xac>)
{
 800aa58:	b082      	sub	sp, #8
 800aa5a:	4605      	mov	r5, r0
	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 800aa5c:	2003      	movs	r0, #3
 800aa5e:	f007 fdf7 	bl	8012650 <inv_msg>
	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 800aa62:	f105 0630 	add.w	r6, r5, #48	; 0x30

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 800aa66:	4927      	ldr	r1, [pc, #156]	; (800ab04 <inv_device_icm20948_setup+0xb0>)
 800aa68:	2004      	movs	r0, #4
 800aa6a:	f007 fdf1 	bl	8012650 <inv_msg>
	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 800aa6e:	f10d 0107 	add.w	r1, sp, #7
 800aa72:	4630      	mov	r0, r6
 800aa74:	f005 ffb4 	bl	80109e0 <inv_icm20948_get_whoami>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 800aa78:	bb88      	cbnz	r0, 800aade <inv_device_icm20948_setup+0x8a>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
		return rc;
	}

	if(whoami == 0 || whoami == 0xff) {
 800aa7a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800aa7e:	1e53      	subs	r3, r2, #1
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	2bfd      	cmp	r3, #253	; 0xfd
 800aa84:	d834      	bhi.n	800aaf0 <inv_device_icm20948_setup+0x9c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
		return INV_ERROR;
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 800aa86:	4920      	ldr	r1, [pc, #128]	; (800ab08 <inv_device_icm20948_setup+0xb4>)
 800aa88:	2003      	movs	r0, #3
 800aa8a:	f007 fde1 	bl	8012650 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 800aa8e:	4630      	mov	r0, r6
 800aa90:	f005 ffae 	bl	80109f0 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 800aa94:	491d      	ldr	r1, [pc, #116]	; (800ab0c <inv_device_icm20948_setup+0xb8>)
 800aa96:	2004      	movs	r0, #4
 800aa98:	f007 fdda 	bl	8012650 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 800aa9c:	f8d5 252c 	ldr.w	r2, [r5, #1324]	; 0x52c
 800aaa0:	f8d5 1528 	ldr.w	r1, [r5, #1320]	; 0x528
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	f006 f801 	bl	8010aac <inv_icm20948_initialize>
 800aaaa:	4604      	mov	r4, r0
 800aaac:	b978      	cbnz	r0, 800aace <inv_device_icm20948_setup+0x7a>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 800aaae:	4630      	mov	r0, r6
 800aab0:	f006 fa34 	bl	8010f1c <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 800aab4:	4630      	mov	r0, r6
 800aab6:	f006 f80f 	bl	8010ad8 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 800aaba:	4630      	mov	r0, r6
 800aabc:	f005 ffc8 	bl	8010a50 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 800aac0:	4913      	ldr	r1, [pc, #76]	; (800ab10 <inv_device_icm20948_setup+0xbc>)
 800aac2:	2004      	movs	r0, #4
 800aac4:	f007 fdc4 	bl	8012650 <inv_msg>
	return 0;
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);

	return rc;
}
 800aac8:	4620      	mov	r0, r4
 800aaca:	b002      	add	sp, #8
 800aacc:	bd70      	pop	{r4, r5, r6, pc}
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 800aace:	4602      	mov	r2, r0
 800aad0:	4910      	ldr	r1, [pc, #64]	; (800ab14 <inv_device_icm20948_setup+0xc0>)
 800aad2:	2001      	movs	r0, #1
 800aad4:	f007 fdbc 	bl	8012650 <inv_msg>
}
 800aad8:	4620      	mov	r0, r4
 800aada:	b002      	add	sp, #8
 800aadc:	bd70      	pop	{r4, r5, r6, pc}
 800aade:	4604      	mov	r4, r0
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 800aae0:	4602      	mov	r2, r0
 800aae2:	490d      	ldr	r1, [pc, #52]	; (800ab18 <inv_device_icm20948_setup+0xc4>)
 800aae4:	2001      	movs	r0, #1
 800aae6:	f007 fdb3 	bl	8012650 <inv_msg>
}
 800aaea:	4620      	mov	r0, r4
 800aaec:	b002      	add	sp, #8
 800aaee:	bd70      	pop	{r4, r5, r6, pc}
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 800aaf0:	490a      	ldr	r1, [pc, #40]	; (800ab1c <inv_device_icm20948_setup+0xc8>)
 800aaf2:	2001      	movs	r0, #1
 800aaf4:	f007 fdac 	bl	8012650 <inv_msg>
		return INV_ERROR;
 800aaf8:	f04f 34ff 	mov.w	r4, #4294967295
 800aafc:	e7e4      	b.n	800aac8 <inv_device_icm20948_setup+0x74>
 800aafe:	bf00      	nop
 800ab00:	0801f334 	.word	0x0801f334
 800ab04:	0801f34c 	.word	0x0801f34c
 800ab08:	0801f3b4 	.word	0x0801f3b4
 800ab0c:	0801f3c8 	.word	0x0801f3c8
 800ab10:	0801f410 	.word	0x0801f410
 800ab14:	0801f3ec 	.word	0x0801f3ec
 800ab18:	0801f360 	.word	0x0801f360
 800ab1c:	0801f384 	.word	0x0801f384

0800ab20 <inv_device_icm20948_load>:
	return inv_icm20948_soft_reset(&self->icm20948_states);
}

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 800ab20:	4611      	mov	r1, r2
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 800ab22:	3030      	adds	r0, #48	; 0x30
 800ab24:	b29a      	uxth	r2, r3
 800ab26:	f006 ba6b 	b.w	8011000 <inv_icm20948_load>
 800ab2a:	bf00      	nop

0800ab2c <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 800ab2c:	3901      	subs	r1, #1
 800ab2e:	2920      	cmp	r1, #32
 800ab30:	bf98      	it	ls
 800ab32:	4b04      	ldrls	r3, [pc, #16]	; (800ab44 <inv_device_icm20948_enable_sensor+0x18>)
 800ab34:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800ab38:	bf94      	ite	ls
 800ab3a:	5c59      	ldrbls	r1, [r3, r1]
 800ab3c:	2114      	movhi	r1, #20
	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 800ab3e:	f006 ba05 	b.w	8010f4c <inv_icm20948_enable_sensor>
 800ab42:	bf00      	nop
 800ab44:	0801f5a8 	.word	0x0801f5a8

0800ab48 <inv_device_icm20948_set_sensor_period_us>:
		int sensor, uint32_t period)
{
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 800ab48:	4b08      	ldr	r3, [pc, #32]	; (800ab6c <inv_device_icm20948_set_sensor_period_us+0x24>)
 800ab4a:	3901      	subs	r1, #1
 800ab4c:	2920      	cmp	r1, #32
 800ab4e:	fba3 3202 	umull	r3, r2, r3, r2
 800ab52:	bf98      	it	ls
 800ab54:	4b06      	ldrls	r3, [pc, #24]	; (800ab70 <inv_device_icm20948_set_sensor_period_us+0x28>)
 800ab56:	ea4f 1292 	mov.w	r2, r2, lsr #6

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 800ab5a:	bf98      	it	ls
 800ab5c:	5c59      	ldrbls	r1, [r3, r1]
 800ab5e:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800ab62:	bf88      	it	hi
 800ab64:	2114      	movhi	r1, #20
	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 800ab66:	f006 ba0f 	b.w	8010f88 <inv_icm20948_set_sensor_period>
 800ab6a:	bf00      	nop
 800ab6c:	10624dd3 	.word	0x10624dd3
 800ab70:	0801f5a8 	.word	0x0801f5a8

0800ab74 <inv_device_icm20948_set_sensor_timeout>:
		int sensor, uint32_t period)
{
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 800ab74:	b291      	uxth	r1, r2
 800ab76:	3030      	adds	r0, #48	; 0x30
 800ab78:	f006 ba30 	b.w	8010fdc <inv_icm20948_enable_batch_timeout>

0800ab7c <inv_device_icm20948_set_sensor_mounting_matrix>:
int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800ab7c:	1e4b      	subs	r3, r1, #1
 800ab7e:	2b20      	cmp	r3, #32
{
 800ab80:	4611      	mov	r1, r2
 800ab82:	bf98      	it	ls
 800ab84:	4a03      	ldrls	r2, [pc, #12]	; (800ab94 <inv_device_icm20948_set_sensor_mounting_matrix+0x18>)
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800ab86:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800ab8a:	bf94      	ite	ls
 800ab8c:	5cd2      	ldrbls	r2, [r2, r3]
 800ab8e:	2214      	movhi	r2, #20
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800ab90:	f006 b8d2 	b.w	8010d38 <inv_icm20948_set_matrix>
 800ab94:	0801f5a8 	.word	0x0801f5a8

0800ab98 <inv_device_icm20948_write_mems_register>:
}

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 800ab98:	4611      	mov	r1, r2
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800ab9a:	b2c9      	uxtb	r1, r1
{
 800ab9c:	461a      	mov	r2, r3
	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800ab9e:	3030      	adds	r0, #48	; 0x30
 800aba0:	9b00      	ldr	r3, [sp, #0]
 800aba2:	f007 b85d 	b.w	8011c60 <inv_icm20948_write_reg>
 800aba6:	bf00      	nop

0800aba8 <inv_device_icm20948_read_mems_register>:
}

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 800aba8:	4611      	mov	r1, r2
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800abaa:	b2c9      	uxtb	r1, r1
{
 800abac:	461a      	mov	r2, r3
	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800abae:	3030      	adds	r0, #48	; 0x30
 800abb0:	9b00      	ldr	r3, [sp, #0]
 800abb2:	f007 b839 	b.w	8011c28 <inv_icm20948_read_reg>
 800abb6:	bf00      	nop

0800abb8 <inv_device_icm20948_whoami>:
	assert(whoami);
 800abb8:	b111      	cbz	r1, 800abc0 <inv_device_icm20948_whoami+0x8>
	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 800abba:	3030      	adds	r0, #48	; 0x30
 800abbc:	f005 bf10 	b.w	80109e0 <inv_icm20948_get_whoami>
{
 800abc0:	b508      	push	{r3, lr}
	assert(whoami);
 800abc2:	4a03      	ldr	r2, [pc, #12]	; (800abd0 <inv_device_icm20948_whoami+0x18>)
 800abc4:	4b03      	ldr	r3, [pc, #12]	; (800abd4 <inv_device_icm20948_whoami+0x1c>)
 800abc6:	4804      	ldr	r0, [pc, #16]	; (800abd8 <inv_device_icm20948_whoami+0x20>)
 800abc8:	21c9      	movs	r1, #201	; 0xc9
 800abca:	f009 fa01 	bl	8013fd0 <__assert_func>
 800abce:	bf00      	nop
 800abd0:	0801f5cc 	.word	0x0801f5cc
 800abd4:	0801f424 	.word	0x0801f424
 800abd8:	0801f42c 	.word	0x0801f42c

0800abdc <inv_device_icm20948_ping_sensor>:
{
 800abdc:	b508      	push	{r3, lr}
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800abde:	f1a1 0320 	sub.w	r3, r1, #32
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d905      	bls.n	800abf2 <inv_device_icm20948_ping_sensor+0x16>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 800abe6:	291c      	cmp	r1, #28
 800abe8:	d80c      	bhi.n	800ac04 <inv_device_icm20948_ping_sensor+0x28>
 800abea:	4b0b      	ldr	r3, [pc, #44]	; (800ac18 <inv_device_icm20948_ping_sensor+0x3c>)
 800abec:	40cb      	lsrs	r3, r1
 800abee:	07da      	lsls	r2, r3, #31
 800abf0:	d501      	bpl.n	800abf6 <inv_device_icm20948_ping_sensor+0x1a>
		return 0;
 800abf2:	2000      	movs	r0, #0
}
 800abf4:	bd08      	pop	{r3, pc}
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800abf6:	2914      	cmp	r1, #20
 800abf8:	d804      	bhi.n	800ac04 <inv_device_icm20948_ping_sensor+0x28>
 800abfa:	4b08      	ldr	r3, [pc, #32]	; (800ac1c <inv_device_icm20948_ping_sensor+0x40>)
 800abfc:	fa23 f101 	lsr.w	r1, r3, r1
 800ac00:	07cb      	lsls	r3, r1, #31
 800ac02:	d402      	bmi.n	800ac0a <inv_device_icm20948_ping_sensor+0x2e>
	return INV_ERROR_BAD_ARG;
 800ac04:	f06f 000a 	mvn.w	r0, #10
}
 800ac08:	bd08      	pop	{r3, pc}
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800ac0a:	3030      	adds	r0, #48	; 0x30
 800ac0c:	f000 fe0a 	bl	800b824 <inv_icm20948_compass_isconnected>
 800ac10:	2800      	cmp	r0, #0
 800ac12:	d1ee      	bne.n	800abf2 <inv_device_icm20948_ping_sensor+0x16>
 800ac14:	e7f6      	b.n	800ac04 <inv_device_icm20948_ping_sensor+0x28>
 800ac16:	bf00      	nop
 800ac18:	164f8612 	.word	0x164f8612
 800ac1c:	0010480c 	.word	0x0010480c

0800ac20 <inv_device_icm20948_set_sensor_config>:
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 800ac20:	b530      	push	{r4, r5, lr}
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	int rc = 0;
	(void)size;
	
	switch (setting) {
 800ac22:	2a05      	cmp	r2, #5
{
 800ac24:	b087      	sub	sp, #28
 800ac26:	461d      	mov	r5, r3
	switch (setting) {
 800ac28:	d008      	beq.n	800ac3c <inv_device_icm20948_set_sensor_config+0x1c>
 800ac2a:	2a07      	cmp	r2, #7
 800ac2c:	d032      	beq.n	800ac94 <inv_device_icm20948_set_sensor_config+0x74>
 800ac2e:	2a03      	cmp	r2, #3
 800ac30:	d021      	beq.n	800ac76 <inv_device_icm20948_set_sensor_config+0x56>
 800ac32:	f04f 34ff 	mov.w	r4, #4294967295
			}*/
		default :
			return -1;
	}
	return rc;
}
 800ac36:	4620      	mov	r0, r4
 800ac38:	b007      	add	sp, #28
 800ac3a:	bd30      	pop	{r4, r5, pc}
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ac3c:	3901      	subs	r1, #1
 800ac3e:	2920      	cmp	r1, #32
 800ac40:	bf98      	it	ls
 800ac42:	4b18      	ldrls	r3, [pc, #96]	; (800aca4 <inv_device_icm20948_set_sensor_config+0x84>)
 800ac44:	f100 0430 	add.w	r4, r0, #48	; 0x30
	switch(sensor) {
 800ac48:	bf94      	ite	ls
 800ac4a:	5c59      	ldrbls	r1, [r3, r1]
 800ac4c:	2114      	movhi	r1, #20
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ac4e:	aa03      	add	r2, sp, #12
 800ac50:	4620      	mov	r0, r4
 800ac52:	9101      	str	r1, [sp, #4]
 800ac54:	f006 f814 	bl	8010c80 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac58:	9901      	ldr	r1, [sp, #4]
 800ac5a:	462a      	mov	r2, r5
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f005 ff47 	bl	8010af0 <inv_icm20948_set_fsr>
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ac62:	9901      	ldr	r1, [sp, #4]
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac64:	4603      	mov	r3, r0
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ac66:	aa03      	add	r2, sp, #12
 800ac68:	4620      	mov	r0, r4
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac6a:	461c      	mov	r4, r3
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800ac6c:	f005 ffba 	bl	8010be4 <inv_icm20948_set_bias>
}
 800ac70:	4620      	mov	r0, r4
 800ac72:	b007      	add	sp, #28
 800ac74:	bd30      	pop	{r4, r5, pc}
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac76:	3901      	subs	r1, #1
 800ac78:	2920      	cmp	r1, #32
 800ac7a:	bf9c      	itt	ls
 800ac7c:	4b09      	ldrls	r3, [pc, #36]	; (800aca4 <inv_device_icm20948_set_sensor_config+0x84>)
 800ac7e:	5c59      	ldrbls	r1, [r3, r1]
 800ac80:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800ac84:	bf88      	it	hi
 800ac86:	2114      	movhi	r1, #20
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac88:	462a      	mov	r2, r5
}
 800ac8a:	b007      	add	sp, #28
 800ac8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800ac90:	f005 bfa8 	b.w	8010be4 <inv_icm20948_set_bias>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 800ac94:	7819      	ldrb	r1, [r3, #0]
 800ac96:	3030      	adds	r0, #48	; 0x30
}
 800ac98:	b007      	add	sp, #28
 800ac9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 800ac9e:	f006 b83f 	b.w	8010d20 <inv_icm20948_set_lowpower_or_highperformance>
 800aca2:	bf00      	nop
 800aca4:	0801f5a8 	.word	0x0801f5a8

0800aca8 <inv_device_icm20948_get_sensor_config>:
int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
	(void)size;
	switch (setting) {
 800aca8:	2a05      	cmp	r2, #5
 800acaa:	d006      	beq.n	800acba <inv_device_icm20948_get_sensor_config+0x12>
 800acac:	2a07      	cmp	r2, #7
 800acae:	d022      	beq.n	800acf6 <inv_device_icm20948_get_sensor_config+0x4e>
 800acb0:	2a03      	cmp	r2, #3
 800acb2:	d011      	beq.n	800acd8 <inv_device_icm20948_get_sensor_config+0x30>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
		default :
			return -1;
	}
}
 800acb4:	f04f 30ff 	mov.w	r0, #4294967295
 800acb8:	4770      	bx	lr
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800acba:	f101 3cff 	add.w	ip, r1, #4294967295
 800acbe:	f1bc 0f20 	cmp.w	ip, #32
 800acc2:	bf98      	it	ls
 800acc4:	4a0e      	ldrls	r2, [pc, #56]	; (800ad00 <inv_device_icm20948_get_sensor_config+0x58>)
 800acc6:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800acca:	bf94      	ite	ls
 800accc:	f812 100c 	ldrbls.w	r1, [r2, ip]
 800acd0:	2114      	movhi	r1, #20
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800acd2:	461a      	mov	r2, r3
 800acd4:	f005 bf42 	b.w	8010b5c <inv_icm20948_get_fsr>
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800acd8:	f101 3cff 	add.w	ip, r1, #4294967295
 800acdc:	f1bc 0f20 	cmp.w	ip, #32
 800ace0:	bf98      	it	ls
 800ace2:	4a07      	ldrls	r2, [pc, #28]	; (800ad00 <inv_device_icm20948_get_sensor_config+0x58>)
 800ace4:	f100 0030 	add.w	r0, r0, #48	; 0x30
	switch(sensor) {
 800ace8:	bf94      	ite	ls
 800acea:	f812 100c 	ldrbls.w	r1, [r2, ip]
 800acee:	2114      	movhi	r1, #20
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800acf0:	461a      	mov	r2, r3
 800acf2:	f005 bfc5 	b.w	8010c80 <inv_icm20948_get_bias>
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 800acf6:	4619      	mov	r1, r3
 800acf8:	3030      	adds	r0, #48	; 0x30
 800acfa:	f006 b819 	b.w	8010d30 <inv_icm20948_get_lowpower_or_highperformance>
 800acfe:	bf00      	nop
 800ad00:	0801f5a8 	.word	0x0801f5a8

0800ad04 <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 800ad04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad08:	b09a      	sub	sp, #104	; 0x68
	switch(sensor) {
 800ad0a:	2913      	cmp	r1, #19
{
 800ad0c:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800ad0e:	d90e      	bls.n	800ad2e <data_handler+0x2a>
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
	assert(event);

	memset(event, 0, sizeof(*event));
 800ad10:	2250      	movs	r2, #80	; 0x50
 800ad12:	2100      	movs	r1, #0
 800ad14:	a806      	add	r0, sp, #24
 800ad16:	f009 fd77 	bl	8014808 <memset>
 800ad1a:	f04f 0841 	mov.w	r8, #65	; 0x41

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 800ad1e:	4959      	ldr	r1, [pc, #356]	; (800ae84 <data_handler+0x180>)
 800ad20:	4642      	mov	r2, r8
 800ad22:	2002      	movs	r0, #2
 800ad24:	f007 fc94 	bl	8012650 <inv_msg>
}
 800ad28:	b01a      	add	sp, #104	; 0x68
 800ad2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad2e:	461d      	mov	r5, r3
 800ad30:	4b55      	ldr	r3, [pc, #340]	; (800ae88 <data_handler+0x184>)
 800ad32:	f853 8021 	ldr.w	r8, [r3, r1, lsl #2]
	memset(event, 0, sizeof(*event));
 800ad36:	4607      	mov	r7, r0
 800ad38:	2100      	movs	r1, #0
 800ad3a:	4616      	mov	r6, r2
 800ad3c:	a806      	add	r0, sp, #24
 800ad3e:	2250      	movs	r2, #80	; 0x50
 800ad40:	f009 fd62 	bl	8014808 <memset>
	switch(sensortype) {
 800ad44:	fa5f f188 	uxtb.w	r1, r8
 800ad48:	3901      	subs	r1, #1
 800ad4a:	2920      	cmp	r1, #32
 800ad4c:	d8e7      	bhi.n	800ad1e <data_handler+0x1a>
 800ad4e:	a301      	add	r3, pc, #4	; (adr r3, 800ad54 <data_handler+0x50>)
 800ad50:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 800ad54:	0800add9 	.word	0x0800add9
 800ad58:	0800add9 	.word	0x0800add9
 800ad5c:	0800ae0d 	.word	0x0800ae0d
 800ad60:	0800add9 	.word	0x0800add9
 800ad64:	0800ad1f 	.word	0x0800ad1f
 800ad68:	0800ad1f 	.word	0x0800ad1f
 800ad6c:	0800ad1f 	.word	0x0800ad1f
 800ad70:	0800ad1f 	.word	0x0800ad1f
 800ad74:	0800add9 	.word	0x0800add9
 800ad78:	0800add9 	.word	0x0800add9
 800ad7c:	0800ae53 	.word	0x0800ae53
 800ad80:	0800ad1f 	.word	0x0800ad1f
 800ad84:	0800ad1f 	.word	0x0800ad1f
 800ad88:	0800ae19 	.word	0x0800ae19
 800ad8c:	0800ae67 	.word	0x0800ae67
 800ad90:	0800ae19 	.word	0x0800ae19
 800ad94:	0800ae07 	.word	0x0800ae07
 800ad98:	0800ae07 	.word	0x0800ae07
 800ad9c:	0800ae7b 	.word	0x0800ae7b
 800ada0:	0800ae53 	.word	0x0800ae53
 800ada4:	0800ad1f 	.word	0x0800ad1f
 800ada8:	0800ae07 	.word	0x0800ae07
 800adac:	0800ad1f 	.word	0x0800ad1f
 800adb0:	0800ad1f 	.word	0x0800ad1f
 800adb4:	0800ae07 	.word	0x0800ae07
 800adb8:	0800ae75 	.word	0x0800ae75
 800adbc:	0800ad1f 	.word	0x0800ad1f
 800adc0:	0800ae07 	.word	0x0800ae07
 800adc4:	0800ad1f 	.word	0x0800ad1f
 800adc8:	0800ad1f 	.word	0x0800ad1f
 800adcc:	0800ad1f 	.word	0x0800ad1f
 800add0:	0800ae0d 	.word	0x0800ae0d
 800add4:	0800ae0d 	.word	0x0800ae0d
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800add8:	9b21      	ldr	r3, [sp, #132]	; 0x84
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800adda:	6820      	ldr	r0, [r4, #0]
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800addc:	781b      	ldrb	r3, [r3, #0]
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800adde:	6861      	ldr	r1, [r4, #4]
 800ade0:	68a2      	ldr	r2, [r4, #8]
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800ade2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800ade6:	ab0a      	add	r3, sp, #40	; 0x28
 800ade8:	c307      	stmia	r3!, {r0, r1, r2}
		inv_sensor_listener_notify(self->base.listener, &event);
 800adea:	68bb      	ldr	r3, [r7, #8]
		return false;
	}

	/* finish up building event */
	event->sensor	= sensorid;
 800adec:	f8cd 8018 	str.w	r8, [sp, #24]
	event->timestamp = timestamp;
 800adf0:	e9cd 6508 	strd	r6, r5, [sp, #32]
/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
	if(listener) {
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d097      	beq.n	800ad28 <data_handler+0x24>
		listener->event_cb(event, listener->context);
 800adf8:	e9d3 2100 	ldrd	r2, r1, [r3]
 800adfc:	a806      	add	r0, sp, #24
 800adfe:	4790      	blx	r2
}
 800ae00:	b01a      	add	sp, #104	; 0x68
 800ae02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		event->data.event = true;
 800ae06:	2301      	movs	r3, #1
 800ae08:	930a      	str	r3, [sp, #40]	; 0x28
		break;
 800ae0a:	e7ee      	b.n	800adea <data_handler+0xe6>
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 800ae0c:	6820      	ldr	r0, [r4, #0]
 800ae0e:	6861      	ldr	r1, [r4, #4]
 800ae10:	68a2      	ldr	r2, [r4, #8]
 800ae12:	ab0a      	add	r3, sp, #40	; 0x28
 800ae14:	c307      	stmia	r3!, {r0, r1, r2}
		break;
 800ae16:	e7e8      	b.n	800adea <data_handler+0xe6>
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800ae18:	6820      	ldr	r0, [r4, #0]
 800ae1a:	6861      	ldr	r1, [r4, #4]
 800ae1c:	68a2      	ldr	r2, [r4, #8]
 800ae1e:	68e3      	ldr	r3, [r4, #12]
 800ae20:	46ee      	mov	lr, sp
 800ae22:	46f4      	mov	ip, lr
 800ae24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ae28:	6920      	ldr	r0, [r4, #16]
 800ae2a:	6961      	ldr	r1, [r4, #20]
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800ae2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800ae2e:	e8ac 0003 	stmia.w	ip!, {r0, r1}
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 800ae32:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800ae36:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 800ae3a:	ac03      	add	r4, sp, #12
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 800ae3c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 800ae40:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 800ae4a:	ab0d      	add	r3, sp, #52	; 0x34
 800ae4c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		break;
 800ae50:	e7cb      	b.n	800adea <data_handler+0xe6>
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800ae52:	6820      	ldr	r0, [r4, #0]
 800ae54:	6861      	ldr	r1, [r4, #4]
 800ae56:	68a2      	ldr	r2, [r4, #8]
 800ae58:	68e3      	ldr	r3, [r4, #12]
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 800ae5a:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800ae5c:	6824      	ldr	r4, [r4, #0]
 800ae5e:	940e      	str	r4, [sp, #56]	; 0x38
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800ae60:	ac0a      	add	r4, sp, #40	; 0x28
 800ae62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
		break;
 800ae64:	e7c1      	b.n	800adea <data_handler+0xe6>
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 800ae66:	6820      	ldr	r0, [r4, #0]
 800ae68:	6861      	ldr	r1, [r4, #4]
 800ae6a:	68a2      	ldr	r2, [r4, #8]
 800ae6c:	68e3      	ldr	r3, [r4, #12]
 800ae6e:	ac0a      	add	r4, sp, #40	; 0x28
 800ae70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
		break;
 800ae72:	e7ba      	b.n	800adea <data_handler+0xe6>
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	930a      	str	r3, [sp, #40]	; 0x28
		break;
 800ae78:	e7b7      	b.n	800adea <data_handler+0xe6>
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 800ae7a:	6820      	ldr	r0, [r4, #0]
 800ae7c:	6861      	ldr	r1, [r4, #4]
 800ae7e:	ab0a      	add	r3, sp, #40	; 0x28
 800ae80:	c303      	stmia	r3!, {r0, r1}
		break;
 800ae82:	e7b2      	b.n	800adea <data_handler+0xe6>
 800ae84:	0801f45c 	.word	0x0801f45c
 800ae88:	0801f558 	.word	0x0801f558

0800ae8c <inv_device_icm20948_cleanup>:
{
 800ae8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae90:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800af0c <inv_device_icm20948_cleanup+0x80>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 800ae94:	4f1c      	ldr	r7, [pc, #112]	; (800af08 <inv_device_icm20948_cleanup+0x7c>)
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800ae96:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800af10 <inv_device_icm20948_cleanup+0x84>
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800ae9a:	f100 0630 	add.w	r6, r0, #48	; 0x30
 800ae9e:	f04f 35ff 	mov.w	r5, #4294967295
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800aea2:	2400      	movs	r4, #0
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800aea4:	f1a4 0320 	sub.w	r3, r4, #32
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d912      	bls.n	800aed2 <inv_device_icm20948_cleanup+0x46>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 800aeac:	2c1c      	cmp	r4, #28
 800aeae:	d818      	bhi.n	800aee2 <inv_device_icm20948_cleanup+0x56>
 800aeb0:	fa27 f304 	lsr.w	r3, r7, r4
 800aeb4:	07da      	lsls	r2, r3, #31
 800aeb6:	d423      	bmi.n	800af00 <inv_device_icm20948_cleanup+0x74>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800aeb8:	2c14      	cmp	r4, #20
 800aeba:	d812      	bhi.n	800aee2 <inv_device_icm20948_cleanup+0x56>
 800aebc:	fa29 f304 	lsr.w	r3, r9, r4
 800aec0:	07db      	lsls	r3, r3, #31
 800aec2:	d418      	bmi.n	800aef6 <inv_device_icm20948_cleanup+0x6a>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800aec4:	3401      	adds	r4, #1
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800aec6:	f1a4 0320 	sub.w	r3, r4, #32
 800aeca:	2b01      	cmp	r3, #1
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800aecc:	f105 0501 	add.w	r5, r5, #1
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800aed0:	d8ec      	bhi.n	800aeac <inv_device_icm20948_cleanup+0x20>
	switch(sensor) {
 800aed2:	2d20      	cmp	r5, #32
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800aed4:	bf88      	it	hi
 800aed6:	2114      	movhi	r1, #20
 800aed8:	d912      	bls.n	800af00 <inv_device_icm20948_cleanup+0x74>
	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 800aeda:	2200      	movs	r2, #0
 800aedc:	4630      	mov	r0, r6
 800aede:	f006 f835 	bl	8010f4c <inv_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 800aee2:	3401      	adds	r4, #1
 800aee4:	2c41      	cmp	r4, #65	; 0x41
 800aee6:	f105 0501 	add.w	r5, r5, #1
 800aeea:	d1db      	bne.n	800aea4 <inv_device_icm20948_cleanup+0x18>
	return inv_icm20948_soft_reset(&self->icm20948_states);
 800aeec:	4630      	mov	r0, r6
}
 800aeee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return inv_icm20948_soft_reset(&self->icm20948_states);
 800aef2:	f006 b81d 	b.w	8010f30 <inv_icm20948_soft_reset>
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800aef6:	4630      	mov	r0, r6
 800aef8:	f000 fc94 	bl	800b824 <inv_icm20948_compass_isconnected>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	d0e1      	beq.n	800aec4 <inv_device_icm20948_cleanup+0x38>
 800af00:	f818 1005 	ldrb.w	r1, [r8, r5]
 800af04:	e7e9      	b.n	800aeda <inv_device_icm20948_cleanup+0x4e>
 800af06:	bf00      	nop
 800af08:	164f8612 	.word	0x164f8612
 800af0c:	0801f5a8 	.word	0x0801f5a8
 800af10:	0010480c 	.word	0x0010480c

0800af14 <inv_device_icm20948_reset>:
{
 800af14:	b538      	push	{r3, r4, r5, lr}
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Resetting device...");
 800af16:	490b      	ldr	r1, [pc, #44]	; (800af44 <inv_device_icm20948_reset+0x30>)
{
 800af18:	4605      	mov	r5, r0
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Resetting device...");
 800af1a:	2004      	movs	r0, #4
 800af1c:	f007 fb98 	bl	8012650 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 800af20:	4628      	mov	r0, r5
 800af22:	f7ff ffb3 	bl	800ae8c <inv_device_icm20948_cleanup>
 800af26:	4604      	mov	r4, r0
	rc |= inv_device_icm20948_setup(context);
 800af28:	4628      	mov	r0, r5
 800af2a:	f7ff fd93 	bl	800aa54 <inv_device_icm20948_setup>
		if(rc != 0) {
 800af2e:	4304      	orrs	r4, r0
 800af30:	d101      	bne.n	800af36 <inv_device_icm20948_reset+0x22>
}
 800af32:	4620      	mov	r0, r4
 800af34:	bd38      	pop	{r3, r4, r5, pc}
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 800af36:	4904      	ldr	r1, [pc, #16]	; (800af48 <inv_device_icm20948_reset+0x34>)
 800af38:	4622      	mov	r2, r4
 800af3a:	2001      	movs	r0, #1
 800af3c:	f007 fb88 	bl	8012650 <inv_msg>
}
 800af40:	4620      	mov	r0, r4
 800af42:	bd38      	pop	{r3, r4, r5, pc}
 800af44:	0801f484 	.word	0x0801f484
 800af48:	0801f498 	.word	0x0801f498

0800af4c <inv_device_icm20948_self_test>:
{
 800af4c:	b530      	push	{r4, r5, lr}
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800af4e:	f1a1 0320 	sub.w	r3, r1, #32
 800af52:	2b01      	cmp	r3, #1
{
 800af54:	b083      	sub	sp, #12
 800af56:	4604      	mov	r4, r0
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800af58:	d919      	bls.n	800af8e <inv_device_icm20948_self_test+0x42>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 800af5a:	290f      	cmp	r1, #15
 800af5c:	d046      	beq.n	800afec <inv_device_icm20948_self_test+0xa0>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 800af5e:	2901      	cmp	r1, #1
 800af60:	d015      	beq.n	800af8e <inv_device_icm20948_self_test+0x42>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 800af62:	2904      	cmp	r1, #4
 800af64:	d013      	beq.n	800af8e <inv_device_icm20948_self_test+0x42>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 800af66:	291c      	cmp	r1, #28
 800af68:	d840      	bhi.n	800afec <inv_device_icm20948_self_test+0xa0>
 800af6a:	4b26      	ldr	r3, [pc, #152]	; (800b004 <inv_device_icm20948_self_test+0xb8>)
 800af6c:	40cb      	lsrs	r3, r1
 800af6e:	07da      	lsls	r2, r3, #31
 800af70:	d43c      	bmi.n	800afec <inv_device_icm20948_self_test+0xa0>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800af72:	2914      	cmp	r1, #20
 800af74:	d83a      	bhi.n	800afec <inv_device_icm20948_self_test+0xa0>
 800af76:	4b24      	ldr	r3, [pc, #144]	; (800b008 <inv_device_icm20948_self_test+0xbc>)
 800af78:	9101      	str	r1, [sp, #4]
 800af7a:	40cb      	lsrs	r3, r1
 800af7c:	07db      	lsls	r3, r3, #31
 800af7e:	d535      	bpl.n	800afec <inv_device_icm20948_self_test+0xa0>
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800af80:	3030      	adds	r0, #48	; 0x30
 800af82:	f000 fc4f 	bl	800b824 <inv_icm20948_compass_isconnected>
 800af86:	b388      	cbz	r0, 800afec <inv_device_icm20948_self_test+0xa0>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 800af88:	9901      	ldr	r1, [sp, #4]
 800af8a:	2902      	cmp	r1, #2
 800af8c:	d12e      	bne.n	800afec <inv_device_icm20948_self_test+0xa0>
	if(self->icm20948_states.selftest_done) {
 800af8e:	f894 50c0 	ldrb.w	r5, [r4, #192]	; 0xc0
 800af92:	bb1d      	cbnz	r5, 800afdc <inv_device_icm20948_self_test+0x90>
	inv_device_icm20948_cleanup(context);
 800af94:	4620      	mov	r0, r4
 800af96:	f7ff ff79 	bl	800ae8c <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 800af9a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800af9e:	f005 fab3 	bl	8010508 <inv_icm20948_run_selftest>
 800afa2:	f000 0007 	and.w	r0, r0, #7
 800afa6:	2807      	cmp	r0, #7
		self->icm20948_states.selftest_done = 1;
 800afa8:	bf04      	itt	eq
 800afaa:	2301      	moveq	r3, #1
 800afac:	f884 30c0 	strbeq.w	r3, [r4, #192]	; 0xc0
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Resetting device...");
 800afb0:	4916      	ldr	r1, [pc, #88]	; (800b00c <inv_device_icm20948_self_test+0xc0>)
 800afb2:	f04f 0004 	mov.w	r0, #4
		rc = INV_ERROR;
 800afb6:	bf18      	it	ne
 800afb8:	f04f 35ff 	movne.w	r5, #4294967295
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Resetting device...");
 800afbc:	f007 fb48 	bl	8012650 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 800afc0:	4620      	mov	r0, r4
 800afc2:	f7ff ff63 	bl	800ae8c <inv_device_icm20948_cleanup>
 800afc6:	4602      	mov	r2, r0
	rc |= inv_device_icm20948_setup(context);
 800afc8:	4620      	mov	r0, r4
	rc |= inv_device_icm20948_cleanup(context);
 800afca:	4614      	mov	r4, r2
	rc |= inv_device_icm20948_setup(context);
 800afcc:	f7ff fd42 	bl	800aa54 <inv_device_icm20948_setup>
		if(rc != 0) {
 800afd0:	ea54 0200 	orrs.w	r2, r4, r0
 800afd4:	d10f      	bne.n	800aff6 <inv_device_icm20948_self_test+0xaa>
}
 800afd6:	4628      	mov	r0, r5
 800afd8:	b003      	add	sp, #12
 800afda:	bd30      	pop	{r4, r5, pc}
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 800afdc:	490c      	ldr	r1, [pc, #48]	; (800b010 <inv_device_icm20948_self_test+0xc4>)
 800afde:	2002      	movs	r0, #2
 800afe0:	f007 fb36 	bl	8012650 <inv_msg>
 800afe4:	2500      	movs	r5, #0
}
 800afe6:	4628      	mov	r0, r5
 800afe8:	b003      	add	sp, #12
 800afea:	bd30      	pop	{r4, r5, pc}
		return INV_ERROR_BAD_ARG;
 800afec:	f06f 050a 	mvn.w	r5, #10
}
 800aff0:	4628      	mov	r0, r5
 800aff2:	b003      	add	sp, #12
 800aff4:	bd30      	pop	{r4, r5, pc}
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 800aff6:	4907      	ldr	r1, [pc, #28]	; (800b014 <inv_device_icm20948_self_test+0xc8>)
 800aff8:	2001      	movs	r0, #1
 800affa:	f007 fb29 	bl	8012650 <inv_msg>
}
 800affe:	4628      	mov	r0, r5
 800b000:	b003      	add	sp, #12
 800b002:	bd30      	pop	{r4, r5, pc}
 800b004:	164f0600 	.word	0x164f0600
 800b008:	0010480c 	.word	0x0010480c
 800b00c:	0801f484 	.word	0x0801f484
 800b010:	0801f4b4 	.word	0x0801f4b4
 800b014:	0801f498 	.word	0x0801f498

0800b018 <inv_device_icm20948_init2>:
{
 800b018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	b085      	sub	sp, #20
 800b01e:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
	assert(self);
 800b022:	2800      	cmp	r0, #0
 800b024:	d049      	beq.n	800b0ba <inv_device_icm20948_init2+0xa2>
	memset(self, 0, sizeof(*self));
 800b026:	460d      	mov	r5, r1
 800b028:	4617      	mov	r7, r2
 800b02a:	2100      	movs	r1, #0
 800b02c:	f44f 62a6 	mov.w	r2, #1328	; 0x530
 800b030:	4604      	mov	r4, r0
 800b032:	461e      	mov	r6, r3
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
	assert(icm20948_instance == 0);
 800b034:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800b0f0 <inv_device_icm20948_init2+0xd8>
 800b038:	f009 fbe6 	bl	8014808 <memset>
	icm20948_serif.write_reg = serif->write_reg;
 800b03c:	e9d5 b000 	ldrd	fp, r0, [r5]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 800b040:	692b      	ldr	r3, [r5, #16]
 800b042:	f8d8 1000 	ldr.w	r1, [r8]
	self->base.vt       = &device_icm20948_vt;
 800b046:	4a23      	ldr	r2, [pc, #140]	; (800b0d4 <inv_device_icm20948_init2+0xbc>)
	icm20948_serif.write_reg = serif->write_reg;
 800b048:	9001      	str	r0, [sp, #4]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 800b04a:	f1a3 0a02 	sub.w	sl, r3, #2
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 800b04e:	68a8      	ldr	r0, [r5, #8]
	icm20948_serif.context   = serif->context;
 800b050:	696b      	ldr	r3, [r5, #20]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 800b052:	9002      	str	r0, [sp, #8]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 800b054:	faba fa8a 	clz	sl, sl
	icm20948_serif.max_write = serif->max_write_transaction_size;
 800b058:	68ed      	ldr	r5, [r5, #12]
	self->dmp3_image = dmp3_image;
 800b05a:	f8c4 6528 	str.w	r6, [r4, #1320]	; 0x528
	self->base.listener = listener;
 800b05e:	e9c4 2701 	strd	r2, r7, [r4, #4]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 800b062:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
	self->dmp3_image_size = dmp3_image_size;
 800b066:	f8c4 952c 	str.w	r9, [r4, #1324]	; 0x52c
	self->base.instance = self;
 800b06a:	6024      	str	r4, [r4, #0]
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 800b06c:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b070:	bb49      	cbnz	r1, 800b0c6 <inv_device_icm20948_init2+0xae>

	memset(s, 0, sizeof(*s));
 800b072:	f44f 629f 	mov.w	r2, #1272	; 0x4f8
 800b076:	4630      	mov	r0, r6
 800b078:	9303      	str	r3, [sp, #12]
 800b07a:	f009 fbc5 	bl	8014808 <memset>
	s->serif = *serif;
 800b07e:	9b03      	ldr	r3, [sp, #12]
 800b080:	f8c4 a044 	str.w	sl, [r4, #68]	; 0x44
 800b084:	e9c4 3b0c 	strd	r3, fp, [r4, #48]	; 0x30
 800b088:	9b01      	ldr	r3, [sp, #4]
 800b08a:	63a3      	str	r3, [r4, #56]	; 0x38
 800b08c:	9b02      	ldr	r3, [sp, #8]
	icm20948_instance = s;
 800b08e:	f8c8 6000 	str.w	r6, [r8]
	s->serif = *serif;
 800b092:	e9c4 350f 	strd	r3, r5, [r4, #60]	; 0x3c
	self->icm20948_states.mounting_matrix[0] = 1;
 800b096:	2301      	movs	r3, #1
 800b098:	f884 32a4 	strb.w	r3, [r4, #676]	; 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 800b09c:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 800b0a0:	f884 32ac 	strb.w	r3, [r4, #684]	; 0x2ac
	inv_icm20948_init_structure(&self->icm20948_states);
 800b0a4:	4630      	mov	r0, r6
 800b0a6:	f005 fcd3 	bl	8010a50 <inv_icm20948_init_structure>
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 800b0aa:	220c      	movs	r2, #12
 800b0ac:	2103      	movs	r1, #3
 800b0ae:	4630      	mov	r0, r6
}
 800b0b0:	b005      	add	sp, #20
 800b0b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 800b0b6:	f000 ba21 	b.w	800b4fc <inv_icm20948_register_aux_compass>
	assert(self);
 800b0ba:	4b07      	ldr	r3, [pc, #28]	; (800b0d8 <inv_device_icm20948_init2+0xc0>)
 800b0bc:	4a07      	ldr	r2, [pc, #28]	; (800b0dc <inv_device_icm20948_init2+0xc4>)
 800b0be:	4808      	ldr	r0, [pc, #32]	; (800b0e0 <inv_device_icm20948_init2+0xc8>)
 800b0c0:	219b      	movs	r1, #155	; 0x9b
 800b0c2:	f008 ff85 	bl	8013fd0 <__assert_func>
	assert(icm20948_instance == 0);
 800b0c6:	4b07      	ldr	r3, [pc, #28]	; (800b0e4 <inv_device_icm20948_init2+0xcc>)
 800b0c8:	4a07      	ldr	r2, [pc, #28]	; (800b0e8 <inv_device_icm20948_init2+0xd0>)
 800b0ca:	4808      	ldr	r0, [pc, #32]	; (800b0ec <inv_device_icm20948_init2+0xd4>)
 800b0cc:	21d8      	movs	r1, #216	; 0xd8
 800b0ce:	f008 ff7f 	bl	8013fd0 <__assert_func>
 800b0d2:	bf00      	nop
 800b0d4:	0801f620 	.word	0x0801f620
 800b0d8:	0801f4d0 	.word	0x0801f4d0
 800b0dc:	0801f604 	.word	0x0801f604
 800b0e0:	0801f42c 	.word	0x0801f42c
 800b0e4:	0801f4d8 	.word	0x0801f4d8
 800b0e8:	0801f5e8 	.word	0x0801f5e8
 800b0ec:	0801f4f0 	.word	0x0801f4f0
 800b0f0:	2000d8e4 	.word	0x2000d8e4

0800b0f4 <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 800b0f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0f8:	f8c0 34de 	str.w	r3, [r0, #1246]	; 0x4de
 800b0fc:	f8c0 34e2 	str.w	r3, [r0, #1250]	; 0x4e2
 800b100:	f8c0 34e6 	str.w	r3, [r0, #1254]	; 0x4e6
 800b104:	f8c0 34ea 	str.w	r3, [r0, #1258]	; 0x4ea
 800b108:	f8c0 34ee 	str.w	r3, [r0, #1262]	; 0x4ee
	s->sOriOdrMs = 0xFFFF;
	s->sRvWuOdrMs = 0xFFFF;
	s->sOriWuOdrMs = 0xFFFF;
	
	return 0;
}
 800b10c:	2000      	movs	r0, #0
 800b10e:	4770      	bx	lr

0800b110 <inv_icm20948_augmented_sensors_get_gravity>:
int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 800b110:	2900      	cmp	r1, #0
 800b112:	d044      	beq.n	800b19e <inv_icm20948_augmented_sensors_get_gravity+0x8e>
{
 800b114:	b530      	push	{r4, r5, lr}
 800b116:	4604      	mov	r4, r0
 800b118:	b089      	sub	sp, #36	; 0x24
 800b11a:	4610      	mov	r0, r2
	if(!quat6axis_3e) return -1;
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	d03b      	beq.n	800b198 <inv_icm20948_augmented_sensors_get_gravity+0x88>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 800b120:	460d      	mov	r5, r1
 800b122:	4669      	mov	r1, sp
 800b124:	f003 f90a 	bl	800e33c <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 800b128:	f104 01a8 	add.w	r1, r4, #168	; 0xa8
 800b12c:	aa04      	add	r2, sp, #16
 800b12e:	4668      	mov	r0, sp
 800b130:	f002 fee2 	bl	800def8 <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800b134:	9907      	ldr	r1, [sp, #28]
 800b136:	9805      	ldr	r0, [sp, #20]
 800b138:	221e      	movs	r2, #30
 800b13a:	f003 fe73 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b13e:	9906      	ldr	r1, [sp, #24]
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800b140:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b142:	221e      	movs	r2, #30
 800b144:	9804      	ldr	r0, [sp, #16]
 800b146:	f003 fe6d 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800b14a:	1a24      	subs	r4, r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b14c:	f344 3451 	sbfx	r4, r4, #13, #18
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800b150:	9907      	ldr	r1, [sp, #28]
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800b152:	602c      	str	r4, [r5, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800b154:	221e      	movs	r2, #30
 800b156:	9806      	ldr	r0, [sp, #24]
 800b158:	f003 fe64 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800b15c:	9905      	ldr	r1, [sp, #20]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800b15e:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800b160:	221e      	movs	r2, #30
 800b162:	9804      	ldr	r0, [sp, #16]
 800b164:	f003 fe5e 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b168:	9905      	ldr	r1, [sp, #20]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800b16a:	4420      	add	r0, r4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800b16c:	f340 3051 	sbfx	r0, r0, #13, #18
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b170:	221e      	movs	r2, #30
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800b172:	6068      	str	r0, [r5, #4]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b174:	4608      	mov	r0, r1
 800b176:	f003 fe55 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b17a:	9906      	ldr	r1, [sp, #24]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b17c:	4604      	mov	r4, r0
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b17e:	221e      	movs	r2, #30
 800b180:	4608      	mov	r0, r1
 800b182:	f003 fe4f 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b186:	f1c4 5400 	rsb	r4, r4, #536870912	; 0x20000000
 800b18a:	1a24      	subs	r4, r4, r0
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800b18c:	f344 3451 	sbfx	r4, r4, #13, #18
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800b190:	60ac      	str	r4, [r5, #8]

	return MPU_SUCCESS;
 800b192:	2000      	movs	r0, #0
}
 800b194:	b009      	add	sp, #36	; 0x24
 800b196:	bd30      	pop	{r4, r5, pc}
	if(!gravity) return -1;
 800b198:	f04f 30ff 	mov.w	r0, #4294967295
 800b19c:	e7fa      	b.n	800b194 <inv_icm20948_augmented_sensors_get_gravity+0x84>
 800b19e:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b1a2:	4770      	bx	lr

0800b1a4 <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
    if(!linacc) return -1;
 800b1a4:	b198      	cbz	r0, 800b1ce <inv_icm20948_augmented_sensors_get_linearacceleration+0x2a>
    if(!gravity) return -1;
 800b1a6:	b191      	cbz	r1, 800b1ce <inv_icm20948_augmented_sensors_get_linearacceleration+0x2a>
    if(!accel) return -1;
 800b1a8:	b18a      	cbz	r2, 800b1ce <inv_icm20948_augmented_sensors_get_linearacceleration+0x2a>
{
 800b1aa:	b410      	push	{r4}
 800b1ac:	4603      	mov	r3, r0
    
    linacc[0] = accel[0] - gravity[0];
 800b1ae:	680c      	ldr	r4, [r1, #0]
 800b1b0:	6810      	ldr	r0, [r2, #0]
 800b1b2:	1b00      	subs	r0, r0, r4
 800b1b4:	6018      	str	r0, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 800b1b6:	684c      	ldr	r4, [r1, #4]
 800b1b8:	6850      	ldr	r0, [r2, #4]
 800b1ba:	1b00      	subs	r0, r0, r4
 800b1bc:	6058      	str	r0, [r3, #4]
    linacc[2] = accel[2] - gravity[2];
 800b1be:	6892      	ldr	r2, [r2, #8]
 800b1c0:	6889      	ldr	r1, [r1, #8]
                    
    return MPU_SUCCESS;
}
 800b1c2:	f85d 4b04 	ldr.w	r4, [sp], #4
    linacc[2] = accel[2] - gravity[2];
 800b1c6:	1a52      	subs	r2, r2, r1
    return MPU_SUCCESS;
 800b1c8:	2000      	movs	r0, #0
    linacc[2] = accel[2] - gravity[2];
 800b1ca:	609a      	str	r2, [r3, #8]
}
 800b1cc:	4770      	bx	lr
    if(!linacc) return -1;
 800b1ce:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b1d2:	4770      	bx	lr

0800b1d4 <inv_icm20948_augmented_sensors_get_orientation>:
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
    
    if(!orientation) return -1;
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	d04a      	beq.n	800b26e <inv_icm20948_augmented_sensors_get_orientation+0x9a>
    if(!quat9axis_3e) return -1;
 800b1d8:	460b      	mov	r3, r1
 800b1da:	2900      	cmp	r1, #0
 800b1dc:	d047      	beq.n	800b26e <inv_icm20948_augmented_sensors_get_orientation+0x9a>
{
 800b1de:	b510      	push	{r4, lr}
 800b1e0:	b08e      	sub	sp, #56	; 0x38
 800b1e2:	4604      	mov	r4, r0
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 800b1e4:	a901      	add	r1, sp, #4
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f003 f8a8 	bl	800e33c <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 800b1ec:	a905      	add	r1, sp, #20
 800b1ee:	a801      	add	r0, sp, #4
 800b1f0:	f003 fe28 	bl	800ee44 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 800b1f4:	9808      	ldr	r0, [sp, #32]
 800b1f6:	9905      	ldr	r1, [sp, #20]
 800b1f8:	4240      	negs	r0, r0
 800b1fa:	13c9      	asrs	r1, r1, #15
 800b1fc:	13c0      	asrs	r0, r0, #15
 800b1fe:	f003 feb5 	bl	800ef6c <inv_icm20948_math_atan2_q15_fxp>
 800b202:	0040      	lsls	r0, r0, #1
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 800b204:	2210      	movs	r2, #16
 800b206:	491b      	ldr	r1, [pc, #108]	; (800b274 <inv_icm20948_augmented_sensors_get_orientation+0xa0>)
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 800b208:	6020      	str	r0, [r4, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 800b20a:	f003 fe0b 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 800b20e:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 800b212:	425b      	negs	r3, r3
 800b214:	13c9      	asrs	r1, r1, #15
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 800b216:	6020      	str	r0, [r4, #0]
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 800b218:	13d8      	asrs	r0, r3, #15
 800b21a:	f003 fea7 	bl	800ef6c <inv_icm20948_math_atan2_q15_fxp>
 800b21e:	0040      	lsls	r0, r0, #1
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 800b220:	4914      	ldr	r1, [pc, #80]	; (800b274 <inv_icm20948_augmented_sensors_get_orientation+0xa0>)
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 800b222:	6060      	str	r0, [r4, #4]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 800b224:	2210      	movs	r2, #16
 800b226:	f003 fdfd 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800b22a:	990b      	ldr	r1, [sp, #44]	; 0x2c
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 800b22c:	6060      	str	r0, [r4, #4]
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800b22e:	221e      	movs	r2, #30
 800b230:	4608      	mov	r0, r1
 800b232:	f003 fdf7 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 800b236:	f1c0 4080 	rsb	r0, r0, #1073741824	; 0x40000000
 800b23a:	f003 f9a9 	bl	800e590 <inv_icm20948_convert_fast_sqrt_fxp>
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 800b23e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b240:	13c1      	asrs	r1, r0, #15
 800b242:	13d8      	asrs	r0, r3, #15
 800b244:	f003 fe92 	bl	800ef6c <inv_icm20948_math_atan2_q15_fxp>
 800b248:	0040      	lsls	r0, r0, #1
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 800b24a:	490a      	ldr	r1, [pc, #40]	; (800b274 <inv_icm20948_augmented_sensors_get_orientation+0xa0>)
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 800b24c:	60a0      	str	r0, [r4, #8]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 800b24e:	2210      	movs	r2, #16
 800b250:	f003 fde8 	bl	800ee24 <inv_icm20948_convert_mult_qfix_fxp>

	if (orientation[0] < 0)
 800b254:	6823      	ldr	r3, [r4, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 800b256:	60a0      	str	r0, [r4, #8]
	if (orientation[0] < 0)
 800b258:	2b00      	cmp	r3, #0
 800b25a:	db02      	blt.n	800b262 <inv_icm20948_augmented_sensors_get_orientation+0x8e>
		orientation[0] += 360UL << 16;

    return MPU_SUCCESS;
 800b25c:	2000      	movs	r0, #0
}
 800b25e:	b00e      	add	sp, #56	; 0x38
 800b260:	bd10      	pop	{r4, pc}
		orientation[0] += 360UL << 16;
 800b262:	f103 73b4 	add.w	r3, r3, #23592960	; 0x1680000
    return MPU_SUCCESS;
 800b266:	2000      	movs	r0, #0
		orientation[0] += 360UL << 16;
 800b268:	6023      	str	r3, [r4, #0]
}
 800b26a:	b00e      	add	sp, #56	; 0x38
 800b26c:	bd10      	pop	{r4, pc}
    if(!orientation) return -1;
 800b26e:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b272:	4770      	bx	lr
 800b274:	00394bb8 	.word	0x00394bb8

0800b278 <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
	switch(androidSensor)
 800b278:	3903      	subs	r1, #3
{
 800b27a:	b538      	push	{r3, r4, r5, lr}
 800b27c:	4604      	mov	r4, r0
 800b27e:	4615      	mov	r5, r2
	switch(androidSensor)
 800b280:	2920      	cmp	r1, #32
 800b282:	d831      	bhi.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
 800b284:	e8df f001 	tbb	[pc, r1]
 800b288:	30303050 	.word	0x30303050
 800b28c:	11633030 	.word	0x11633030
 800b290:	3030309f 	.word	0x3030309f
 800b294:	303030ac 	.word	0x303030ac
 800b298:	30303030 	.word	0x30303030
 800b29c:	306b3030 	.word	0x306b3030
 800b2a0:	8a7d3030 	.word	0x8a7d3030
 800b2a4:	30303092 	.word	0x30303092
 800b2a8:	32          	.byte	0x32
 800b2a9:	00          	.byte	0x00
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
			break;
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 800b2aa:	f8a4 24e2 	strh.w	r2, [r4, #1250]	; 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800b2ae:	2109      	movs	r1, #9
 800b2b0:	f000 fd40 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b2b4:	b120      	cbz	r0, 800b2c0 <inv_icm20948_augmented_sensors_set_odr+0x48>
 800b2b6:	f8b4 34de 	ldrh.w	r3, [r4, #1246]	; 0x4de
 800b2ba:	429d      	cmp	r5, r3
 800b2bc:	bf28      	it	cs
 800b2be:	461d      	movcs	r5, r3
 800b2c0:	210f      	movs	r1, #15
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f000 fd36 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b2c8:	b120      	cbz	r0, 800b2d4 <inv_icm20948_augmented_sensors_set_odr+0x5c>
 800b2ca:	f8b4 34e0 	ldrh.w	r3, [r4, #1248]	; 0x4e0
 800b2ce:	429d      	cmp	r5, r3
 800b2d0:	bf28      	it	cs
 800b2d2:	461d      	movcs	r5, r3
 800b2d4:	210a      	movs	r1, #10
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 fd2c 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b2dc:	b120      	cbz	r0, 800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
 800b2de:	f8b4 34e2 	ldrh.w	r3, [r4, #1250]	; 0x4e2
 800b2e2:	429d      	cmp	r5, r3
 800b2e4:	bf28      	it	cs
 800b2e6:	461d      	movcs	r5, r3
		default :
			break;
	}

	return delayInMs;
}
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	bd38      	pop	{r3, r4, r5, pc}
			s->sGrvWuOdrMs = delayInMs;
 800b2ec:	f8a4 24e6 	strh.w	r2, [r4, #1254]	; 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800b2f0:	211d      	movs	r1, #29
 800b2f2:	f000 fd1f 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	d14a      	bne.n	800b390 <inv_icm20948_augmented_sensors_set_odr+0x118>
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800b2fa:	2123      	movs	r1, #35	; 0x23
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f000 fd19 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b302:	b120      	cbz	r0, 800b30e <inv_icm20948_augmented_sensors_set_odr+0x96>
 800b304:	f8b4 34e6 	ldrh.w	r3, [r4, #1254]	; 0x4e6
 800b308:	429d      	cmp	r5, r3
 800b30a:	bf28      	it	cs
 800b30c:	461d      	movcs	r5, r3
 800b30e:	211e      	movs	r1, #30
 800b310:	4620      	mov	r0, r4
 800b312:	f000 fd0f 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b316:	2800      	cmp	r0, #0
 800b318:	d0e6      	beq.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
 800b31a:	f8b4 34e8 	ldrh.w	r3, [r4, #1256]	; 0x4e8
 800b31e:	429d      	cmp	r5, r3
 800b320:	bf28      	it	cs
 800b322:	461d      	movcs	r5, r3
}
 800b324:	4628      	mov	r0, r5
 800b326:	bd38      	pop	{r3, r4, r5, pc}
			s->sOriOdrMs = delayInMs;
 800b328:	f8a4 24ec 	strh.w	r2, [r4, #1260]	; 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 800b32c:	2103      	movs	r1, #3
 800b32e:	f000 fd01 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b332:	2800      	cmp	r0, #0
 800b334:	d14e      	bne.n	800b3d4 <inv_icm20948_augmented_sensors_set_odr+0x15c>
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 800b336:	210b      	movs	r1, #11
 800b338:	4620      	mov	r0, r4
 800b33a:	f000 fcfb 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b33e:	2800      	cmp	r0, #0
 800b340:	d0d2      	beq.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
 800b342:	f8b4 34ea 	ldrh.w	r3, [r4, #1258]	; 0x4ea
 800b346:	429d      	cmp	r5, r3
 800b348:	bf28      	it	cs
 800b34a:	461d      	movcs	r5, r3
 800b34c:	e7cc      	b.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
			s->sGravityOdrMs = delayInMs;
 800b34e:	f8a4 24de 	strh.w	r2, [r4, #1246]	; 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800b352:	2109      	movs	r1, #9
 800b354:	f000 fcee 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b358:	2800      	cmp	r0, #0
 800b35a:	d0b1      	beq.n	800b2c0 <inv_icm20948_augmented_sensors_set_odr+0x48>
 800b35c:	e7ab      	b.n	800b2b6 <inv_icm20948_augmented_sensors_set_odr+0x3e>
			s->sOriWuOdrMs = delayInMs;
 800b35e:	f8a4 24f0 	strh.w	r2, [r4, #1264]	; 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800b362:	2119      	movs	r1, #25
 800b364:	f000 fce6 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b368:	bb38      	cbnz	r0, 800b3ba <inv_icm20948_augmented_sensors_set_odr+0x142>
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800b36a:	211f      	movs	r1, #31
 800b36c:	4620      	mov	r0, r4
 800b36e:	f000 fce1 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b372:	2800      	cmp	r0, #0
 800b374:	d0b8      	beq.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
 800b376:	f8b4 34ee 	ldrh.w	r3, [r4, #1262]	; 0x4ee
 800b37a:	429d      	cmp	r5, r3
 800b37c:	bf28      	it	cs
 800b37e:	461d      	movcs	r5, r3
 800b380:	e7b2      	b.n	800b2e8 <inv_icm20948_augmented_sensors_set_odr+0x70>
			s->sGravityWuOdrMs = delayInMs;
 800b382:	f8a4 24e4 	strh.w	r2, [r4, #1252]	; 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800b386:	211d      	movs	r1, #29
 800b388:	f000 fcd4 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	d0b4      	beq.n	800b2fa <inv_icm20948_augmented_sensors_set_odr+0x82>
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800b390:	f8b4 34e4 	ldrh.w	r3, [r4, #1252]	; 0x4e4
 800b394:	429d      	cmp	r5, r3
 800b396:	bf28      	it	cs
 800b398:	461d      	movcs	r5, r3
 800b39a:	e7ae      	b.n	800b2fa <inv_icm20948_augmented_sensors_set_odr+0x82>
			s->sLinAccWuOdrMs = delayInMs;
 800b39c:	f8a4 24e8 	strh.w	r2, [r4, #1256]	; 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800b3a0:	211d      	movs	r1, #29
 800b3a2:	f000 fcc7 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	d0a7      	beq.n	800b2fa <inv_icm20948_augmented_sensors_set_odr+0x82>
 800b3aa:	e7f1      	b.n	800b390 <inv_icm20948_augmented_sensors_set_odr+0x118>
			s->sRvWuOdrMs = delayInMs;
 800b3ac:	f8a4 24ee 	strh.w	r2, [r4, #1262]	; 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800b3b0:	2119      	movs	r1, #25
 800b3b2:	f000 fcbf 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b3b6:	2800      	cmp	r0, #0
 800b3b8:	d0d7      	beq.n	800b36a <inv_icm20948_augmented_sensors_set_odr+0xf2>
 800b3ba:	f8b4 34f0 	ldrh.w	r3, [r4, #1264]	; 0x4f0
 800b3be:	429d      	cmp	r5, r3
 800b3c0:	bf28      	it	cs
 800b3c2:	461d      	movcs	r5, r3
 800b3c4:	e7d1      	b.n	800b36a <inv_icm20948_augmented_sensors_set_odr+0xf2>
			s->sRvOdrMs = delayInMs;
 800b3c6:	f8a4 24ea 	strh.w	r2, [r4, #1258]	; 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 800b3ca:	2103      	movs	r1, #3
 800b3cc:	f000 fcb2 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d0b0      	beq.n	800b336 <inv_icm20948_augmented_sensors_set_odr+0xbe>
 800b3d4:	f8b4 34ec 	ldrh.w	r3, [r4, #1260]	; 0x4ec
 800b3d8:	429d      	cmp	r5, r3
 800b3da:	bf28      	it	cs
 800b3dc:	461d      	movcs	r5, r3
 800b3de:	e7aa      	b.n	800b336 <inv_icm20948_augmented_sensors_set_odr+0xbe>
			s->sGrvOdrMs = delayInMs;
 800b3e0:	f8a4 24e0 	strh.w	r2, [r4, #1248]	; 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800b3e4:	2109      	movs	r1, #9
 800b3e6:	f000 fca5 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	f43f af68 	beq.w	800b2c0 <inv_icm20948_augmented_sensors_set_odr+0x48>
 800b3f0:	e761      	b.n	800b2b6 <inv_icm20948_augmented_sensors_set_odr+0x3e>
 800b3f2:	bf00      	nop

0800b3f4 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
	switch(androidSensor)
 800b3f4:	3903      	subs	r1, #3
{
 800b3f6:	b570      	push	{r4, r5, r6, lr}
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	4615      	mov	r5, r2
	switch(androidSensor)
 800b3fc:	2920      	cmp	r1, #32
 800b3fe:	d824      	bhi.n	800b44a <inv_icm20948_augmented_sensors_update_odr+0x56>
 800b400:	e8df f001 	tbb	[pc, r1]
 800b404:	23232311 	.word	0x23232311
 800b408:	41412323 	.word	0x41412323
 800b40c:	23232311 	.word	0x23232311
 800b410:	23232341 	.word	0x23232341
 800b414:	23232323 	.word	0x23232323
 800b418:	235d2323 	.word	0x235d2323
 800b41c:	24242323 	.word	0x24242323
 800b420:	2323235d 	.word	0x2323235d
 800b424:	24          	.byte	0x24
 800b425:	00          	.byte	0x00
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
			*updatedDelayPtr = lDelayInMs;
			break;
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 800b426:	2103      	movs	r1, #3
 800b428:	f000 fc84 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d158      	bne.n	800b4e2 <inv_icm20948_augmented_sensors_update_odr+0xee>
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 800b430:	f64f 76ff 	movw	r6, #65535	; 0xffff
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 800b434:	210b      	movs	r1, #11
 800b436:	4620      	mov	r0, r4
 800b438:	f000 fc7c 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b43c:	b120      	cbz	r0, 800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
 800b43e:	f8b4 34ea 	ldrh.w	r3, [r4, #1258]	; 0x4ea
 800b442:	429e      	cmp	r6, r3
 800b444:	bf28      	it	cs
 800b446:	461e      	movcs	r6, r3
			*updatedDelayPtr = lDelayInMs;
			break;
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
			*updatedDelayPtr = lDelayInMs;
 800b448:	802e      	strh	r6, [r5, #0]
			break;
		default :
			break;
	}

}
 800b44a:	bd70      	pop	{r4, r5, r6, pc}
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 800b44c:	211d      	movs	r1, #29
 800b44e:	f000 fc71 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b452:	2800      	cmp	r0, #0
 800b454:	d14e      	bne.n	800b4f4 <inv_icm20948_augmented_sensors_update_odr+0x100>
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 800b456:	f64f 76ff 	movw	r6, #65535	; 0xffff
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 800b45a:	2123      	movs	r1, #35	; 0x23
 800b45c:	4620      	mov	r0, r4
 800b45e:	f000 fc69 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b462:	b120      	cbz	r0, 800b46e <inv_icm20948_augmented_sensors_update_odr+0x7a>
 800b464:	f8b4 34e6 	ldrh.w	r3, [r4, #1254]	; 0x4e6
 800b468:	429e      	cmp	r6, r3
 800b46a:	bf28      	it	cs
 800b46c:	461e      	movcs	r6, r3
 800b46e:	211e      	movs	r1, #30
 800b470:	4620      	mov	r0, r4
 800b472:	f000 fc5f 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b476:	2800      	cmp	r0, #0
 800b478:	d0e6      	beq.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
 800b47a:	f8b4 34e8 	ldrh.w	r3, [r4, #1256]	; 0x4e8
 800b47e:	429e      	cmp	r6, r3
 800b480:	bf28      	it	cs
 800b482:	461e      	movcs	r6, r3
			*updatedDelayPtr = lDelayInMs;
 800b484:	e7e0      	b.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 800b486:	2109      	movs	r1, #9
 800b488:	f000 fc54 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b48c:	bb78      	cbnz	r0, 800b4ee <inv_icm20948_augmented_sensors_update_odr+0xfa>
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 800b48e:	f64f 76ff 	movw	r6, #65535	; 0xffff
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 800b492:	210f      	movs	r1, #15
 800b494:	4620      	mov	r0, r4
 800b496:	f000 fc4d 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b49a:	b120      	cbz	r0, 800b4a6 <inv_icm20948_augmented_sensors_update_odr+0xb2>
 800b49c:	f8b4 34e0 	ldrh.w	r3, [r4, #1248]	; 0x4e0
 800b4a0:	429e      	cmp	r6, r3
 800b4a2:	bf28      	it	cs
 800b4a4:	461e      	movcs	r6, r3
 800b4a6:	210a      	movs	r1, #10
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f000 fc43 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d0ca      	beq.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
 800b4b2:	f8b4 34e2 	ldrh.w	r3, [r4, #1250]	; 0x4e2
 800b4b6:	429e      	cmp	r6, r3
 800b4b8:	bf28      	it	cs
 800b4ba:	461e      	movcs	r6, r3
			*updatedDelayPtr = lDelayInMs;
 800b4bc:	e7c4      	b.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 800b4be:	2119      	movs	r1, #25
 800b4c0:	f000 fc38 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b4c4:	b980      	cbnz	r0, 800b4e8 <inv_icm20948_augmented_sensors_update_odr+0xf4>
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 800b4c6:	f64f 76ff 	movw	r6, #65535	; 0xffff
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 800b4ca:	211f      	movs	r1, #31
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 fc31 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d0b8      	beq.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
 800b4d6:	f8b4 34ee 	ldrh.w	r3, [r4, #1262]	; 0x4ee
 800b4da:	429e      	cmp	r6, r3
 800b4dc:	bf28      	it	cs
 800b4de:	461e      	movcs	r6, r3
 800b4e0:	e7b2      	b.n	800b448 <inv_icm20948_augmented_sensors_update_odr+0x54>
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 800b4e2:	f8b4 64ec 	ldrh.w	r6, [r4, #1260]	; 0x4ec
 800b4e6:	e7a5      	b.n	800b434 <inv_icm20948_augmented_sensors_update_odr+0x40>
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 800b4e8:	f8b4 64f0 	ldrh.w	r6, [r4, #1264]	; 0x4f0
 800b4ec:	e7ed      	b.n	800b4ca <inv_icm20948_augmented_sensors_update_odr+0xd6>
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 800b4ee:	f8b4 64de 	ldrh.w	r6, [r4, #1246]	; 0x4de
 800b4f2:	e7ce      	b.n	800b492 <inv_icm20948_augmented_sensors_update_odr+0x9e>
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 800b4f4:	f8b4 64e4 	ldrh.w	r6, [r4, #1252]	; 0x4e4
 800b4f8:	e7af      	b.n	800b45a <inv_icm20948_augmented_sensors_update_odr+0x66>
 800b4fa:	bf00      	nop

0800b4fc <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
	switch(compass_id) {
 800b4fc:	2903      	cmp	r1, #3
 800b4fe:	d005      	beq.n	800b50c <inv_icm20948_register_aux_compass+0x10>
		s->mounting_matrix_secondary_compass[0] = 1 ;
		s->mounting_matrix_secondary_compass[4] = -1;
		s->mounting_matrix_secondary_compass[8] = -1;
		break;
	default:
		s->secondary_state.compass_slave_id  = 0;
 800b500:	2300      	movs	r3, #0
		s->secondary_state.compass_chip_addr = 0;
 800b502:	e9c0 3321 	strd	r3, r3, [r0, #132]	; 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 800b506:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
 800b50a:	4770      	bx	lr
{
 800b50c:	b410      	push	{r4}
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 800b50e:	2101      	movs	r1, #1
		s->mounting_matrix_secondary_compass[4] = -1;
 800b510:	23ff      	movs	r3, #255	; 0xff
		s->secondary_state.compass_slave_id = HW_AK09916;
 800b512:	2425      	movs	r4, #37	; 0x25
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 800b514:	e9c0 2421 	strd	r2, r4, [r0, #132]	; 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 800b518:	f880 108c 	strb.w	r1, [r0, #140]	; 0x8c
	}
}
 800b51c:	f85d 4b04 	ldr.w	r4, [sp], #4
		s->mounting_matrix_secondary_compass[0] = 1 ;
 800b520:	f880 127d 	strb.w	r1, [r0, #637]	; 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 800b524:	f880 3281 	strb.w	r3, [r0, #641]	; 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 800b528:	f880 3285 	strb.w	r3, [r0, #645]	; 0x285
}
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop

0800b530 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 800b530:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 800b532:	2224      	movs	r2, #36	; 0x24
{
 800b534:	4604      	mov	r4, r0
 800b536:	b085      	sub	sp, #20
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 800b538:	2100      	movs	r1, #0
 800b53a:	3050      	adds	r0, #80	; 0x50
 800b53c:	f009 f964 	bl	8014808 <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 800b540:	2600      	movs	r6, #0
	s->secondary_state.scale = 0;
	s->secondary_state.dmp_on = 1;
 800b542:	2701      	movs	r7, #1
	s->secondary_state.secondary_resume_compass_state = 0;
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 800b544:	ab03      	add	r3, sp, #12
 800b546:	f894 2084 	ldrb.w	r2, [r4, #132]	; 0x84
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 800b54a:	f8a4 604d 	strh.w	r6, [r4, #77]	; 0x4d
 800b54e:	f884 604f 	strb.w	r6, [r4, #79]	; 0x4f
	s->secondary_state.scale = 0;
 800b552:	67e6      	str	r6, [r4, #124]	; 0x7c
	s->secondary_state.dmp_on = 1;
 800b554:	f8a4 7080 	strh.w	r7, [r4, #128]	; 0x80
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 800b558:	4631      	mov	r1, r6
 800b55a:	e9cd 7300 	strd	r7, r3, [sp]
 800b55e:	4620      	mov	r0, r4
 800b560:	4633      	mov	r3, r6
 800b562:	f000 fb03 	bl	800bb6c <inv_icm20948_execute_read_secondary>
	if (result) {
 800b566:	b9c8      	cbnz	r0, 800b59c <inv_icm20948_setup_compass_akm+0x6c>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
    }
	if (data[0] != DATA_AKM_ID) {
 800b568:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800b56c:	2b48      	cmp	r3, #72	; 0x48
 800b56e:	d12d      	bne.n	800b5cc <inv_icm20948_setup_compass_akm+0x9c>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 800b570:	4a18      	ldr	r2, [pc, #96]	; (800b5d4 <inv_icm20948_setup_compass_akm+0xa4>)
	s->secondary_state.st_lower = AK09916_ST_Lower;
 800b572:	4919      	ldr	r1, [pc, #100]	; (800b5d8 <inv_icm20948_setup_compass_akm+0xa8>)
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 800b574:	9000      	str	r0, [sp, #0]
	s->secondary_state.st_upper = AK09916_ST_Upper;
 800b576:	e9c4 211d 	strd	r2, r1, [r4, #116]	; 0x74
	s->secondary_state.compass_sens[0] = 128;
 800b57a:	f248 0280 	movw	r2, #32896	; 0x8080
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 800b57e:	2331      	movs	r3, #49	; 0x31
	s->secondary_state.compass_sens[0] = 128;
 800b580:	f8a4 204d 	strh.w	r2, [r4, #77]	; 0x4d
	s->secondary_state.compass_sens[2] = 128;
 800b584:	2280      	movs	r2, #128	; 0x80
 800b586:	f884 204f 	strb.w	r2, [r4, #79]	; 0x4f
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 800b58a:	f884 3082 	strb.w	r3, [r4, #130]	; 0x82
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 800b58e:	f894 2084 	ldrb.w	r2, [r4, #132]	; 0x84
 800b592:	4639      	mov	r1, r7
 800b594:	4620      	mov	r0, r4
 800b596:	f000 fb73 	bl	800bc80 <inv_icm20948_execute_write_secondary>
	if (result)
 800b59a:	b108      	cbz	r0, 800b5a0 <inv_icm20948_setup_compass_akm+0x70>
		return result;
    
	s->secondary_state.secondary_resume_compass_state = 1;
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
	return inv_icm20948_suspend_akm(s);
}
 800b59c:	b005      	add	sp, #20
 800b59e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 800b5a0:	2302      	movs	r3, #2
    
	if (!s->secondary_state.secondary_resume_compass_state)
		return 0;
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800b5a2:	4601      	mov	r1, r0
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 800b5a4:	f884 308c 	strb.w	r3, [r4, #140]	; 0x8c
	s->secondary_state.secondary_resume_compass_state = 1;
 800b5a8:	f884 7081 	strb.w	r7, [r4, #129]	; 0x81
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f000 fb95 	bl	800bcdc <inv_icm20948_secondary_stop_channel>
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800b5b2:	4639      	mov	r1, r7
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800b5b4:	4605      	mov	r5, r0
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f000 fb90 	bl	800bcdc <inv_icm20948_secondary_stop_channel>
	if (result)
 800b5bc:	4328      	orrs	r0, r5
 800b5be:	d1ed      	bne.n	800b59c <inv_icm20948_setup_compass_akm+0x6c>
		return result;
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	f000 fb99 	bl	800bcf8 <inv_icm20948_secondary_disable_i2c>
	
	s->secondary_state.secondary_resume_compass_state = 0;
 800b5c6:	f884 6081 	strb.w	r6, [r4, #129]	; 0x81
    
	return result;
 800b5ca:	e7e7      	b.n	800b59c <inv_icm20948_setup_compass_akm+0x6c>
		return -1;
 800b5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d0:	e7e4      	b.n	800b59c <inv_icm20948_setup_compass_akm+0x6c>
 800b5d2:	bf00      	nop
 800b5d4:	0801f680 	.word	0x0801f680
 800b5d8:	0801f678 	.word	0x0801f678

0800b5dc <inv_icm20948_check_akm_self_test>:
{
 800b5dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5e0:	b087      	sub	sp, #28
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 800b5e2:	ab03      	add	r3, sp, #12
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	f240 1185 	movw	r1, #389	; 0x185
	addr = s->secondary_state.compass_chip_addr;
 800b5ea:	f8d0 7084 	ldr.w	r7, [r0, #132]	; 0x84
{
 800b5ee:	4605      	mov	r5, r0
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 800b5f0:	f006 fc72 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	if (result)
 800b5f4:	b110      	cbz	r0, 800b5fc <inv_icm20948_check_akm_self_test+0x20>
}
 800b5f6:	b007      	add	sp, #28
 800b5f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	f240 1185 	movw	r1, #389	; 0x185
 800b602:	4628      	mov	r0, r5
 800b604:	f006 fbf0 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	if (result)
 800b608:	2800      	cmp	r0, #0
 800b60a:	d1f4      	bne.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 800b60c:	f10d 030d 	add.w	r3, sp, #13
 800b610:	2201      	movs	r2, #1
 800b612:	f240 1189 	movw	r1, #393	; 0x189
 800b616:	4628      	mov	r0, r5
 800b618:	f006 fc5e 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	if (result)
 800b61c:	2800      	cmp	r0, #0
 800b61e:	d1ea      	bne.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 800b620:	4602      	mov	r2, r0
 800b622:	f240 1189 	movw	r1, #393	; 0x189
 800b626:	4628      	mov	r0, r5
 800b628:	f006 fbde 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	if (result)
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d1e2      	bne.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 800b630:	f10d 030b 	add.w	r3, sp, #11
 800b634:	2201      	movs	r2, #1
 800b636:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800b63a:	4628      	mov	r0, r5
 800b63c:	f006 fc4c 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	if (result)
 800b640:	2800      	cmp	r0, #0
 800b642:	d1d8      	bne.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 800b644:	4602      	mov	r2, r0
 800b646:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800b64a:	4628      	mov	r0, r5
 800b64c:	f006 fbcc 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	if (result)
 800b650:	2800      	cmp	r0, #0
 800b652:	d1d0      	bne.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
	addr = s->secondary_state.compass_chip_addr;
 800b654:	b2ff      	uxtb	r7, r7
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 800b656:	9000      	str	r0, [sp, #0]
 800b658:	2331      	movs	r3, #49	; 0x31
 800b65a:	4601      	mov	r1, r0
 800b65c:	463a      	mov	r2, r7
 800b65e:	4628      	mov	r0, r5
 800b660:	f000 fb0e 	bl	800bc80 <inv_icm20948_execute_write_secondary>
	if (result)
 800b664:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800b668:	4604      	mov	r4, r0
 800b66a:	bba8      	cbnz	r0, 800b6d8 <inv_icm20948_check_akm_self_test+0xfc>
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800b66c:	3b23      	subs	r3, #35	; 0x23
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d909      	bls.n	800b686 <inv_icm20948_check_akm_self_test+0xaa>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 800b672:	2340      	movs	r3, #64	; 0x40
 800b674:	4601      	mov	r1, r0
 800b676:	9300      	str	r3, [sp, #0]
 800b678:	463a      	mov	r2, r7
 800b67a:	230c      	movs	r3, #12
 800b67c:	4628      	mov	r0, r5
 800b67e:	f000 faff 	bl	800bc80 <inv_icm20948_execute_write_secondary>
		if (result)
 800b682:	4604      	mov	r4, r0
 800b684:	bba0      	cbnz	r0, 800b6f0 <inv_icm20948_check_akm_self_test+0x114>
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 800b686:	2310      	movs	r3, #16
 800b688:	9300      	str	r3, [sp, #0]
 800b68a:	463a      	mov	r2, r7
 800b68c:	2331      	movs	r3, #49	; 0x31
 800b68e:	2100      	movs	r1, #0
 800b690:	4628      	mov	r0, r5
 800b692:	f000 faf5 	bl	800bc80 <inv_icm20948_execute_write_secondary>
	if (result)
 800b696:	4604      	mov	r4, r0
 800b698:	bb50      	cbnz	r0, 800b6f0 <inv_icm20948_check_akm_self_test+0x114>
 800b69a:	260a      	movs	r6, #10
 800b69c:	f10d 0810 	add.w	r8, sp, #16
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 800b6a0:	f04f 0901 	mov.w	r9, #1
        inv_icm20948_sleep_us(15000);
 800b6a4:	f643 2098 	movw	r0, #15000	; 0x3a98
 800b6a8:	f008 f81e 	bl	80136e8 <inv_icm20948_sleep_us>
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 800b6ac:	2310      	movs	r3, #16
 800b6ae:	e9cd 9800 	strd	r9, r8, [sp]
 800b6b2:	463a      	mov	r2, r7
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	4628      	mov	r0, r5
 800b6b8:	f000 fa58 	bl	800bb6c <inv_icm20948_execute_read_secondary>
	while (counter > 0) {
 800b6bc:	1e73      	subs	r3, r6, #1
		if (result)
 800b6be:	4604      	mov	r4, r0
 800b6c0:	b9b0      	cbnz	r0, 800b6f0 <inv_icm20948_check_akm_self_test+0x114>
		if ((data[0] & DATA_AKM_DRDY) == 0)
 800b6c2:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800b6c6:	07d2      	lsls	r2, r2, #31
 800b6c8:	d41e      	bmi.n	800b708 <inv_icm20948_check_akm_self_test+0x12c>
	while (counter > 0) {
 800b6ca:	f013 06ff 	ands.w	r6, r3, #255	; 0xff
 800b6ce:	d1e9      	bne.n	800b6a4 <inv_icm20948_check_akm_self_test+0xc8>
 800b6d0:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
	result = -1;
 800b6d4:	f04f 34ff 	mov.w	r4, #4294967295
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 800b6d8:	3b23      	subs	r3, #35	; 0x23
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800b6da:	2b02      	cmp	r3, #2
 800b6dc:	d80b      	bhi.n	800b6f6 <inv_icm20948_check_akm_self_test+0x11a>
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 800b6de:	2100      	movs	r1, #0
 800b6e0:	9100      	str	r1, [sp, #0]
 800b6e2:	2331      	movs	r3, #49	; 0x31
 800b6e4:	463a      	mov	r2, r7
 800b6e6:	4628      	mov	r0, r5
 800b6e8:	f000 faca 	bl	800bc80 <inv_icm20948_execute_write_secondary>
 800b6ec:	4320      	orrs	r0, r4
    return result;
 800b6ee:	e782      	b.n	800b5f6 <inv_icm20948_check_akm_self_test+0x1a>
 800b6f0:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800b6f4:	e7f0      	b.n	800b6d8 <inv_icm20948_check_akm_self_test+0xfc>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	9100      	str	r1, [sp, #0]
 800b6fa:	230c      	movs	r3, #12
 800b6fc:	463a      	mov	r2, r7
 800b6fe:	4628      	mov	r0, r5
 800b700:	f000 fabe 	bl	800bc80 <inv_icm20948_execute_write_secondary>
 800b704:	4304      	orrs	r4, r0
 800b706:	e7ea      	b.n	800b6de <inv_icm20948_check_akm_self_test+0x102>
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 800b708:	2306      	movs	r3, #6
 800b70a:	e9cd 3800 	strd	r3, r8, [sp]
 800b70e:	4601      	mov	r1, r0
 800b710:	2311      	movs	r3, #17
 800b712:	463a      	mov	r2, r7
 800b714:	4628      	mov	r0, r5
 800b716:	f000 fa29 	bl	800bb6c <inv_icm20948_execute_read_secondary>
	if (result)
 800b71a:	4604      	mov	r4, r0
 800b71c:	2800      	cmp	r0, #0
 800b71e:	d1e7      	bne.n	800b6f0 <inv_icm20948_check_akm_self_test+0x114>
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 800b720:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
	x = ((x * (sens[0] + 128)) >> shift);
 800b724:	f895 204d 	ldrb.w	r2, [r5, #77]	; 0x4d
    x = ((short)data[1])<<8|data[0];
 800b728:	f9bd 1010 	ldrsh.w	r1, [sp, #16]
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 800b72c:	6f6e      	ldr	r6, [r5, #116]	; 0x74
		shift = 8;
 800b72e:	2b23      	cmp	r3, #35	; 0x23
	x = ((x * (sens[0] + 128)) >> shift);
 800b730:	f102 0280 	add.w	r2, r2, #128	; 0x80
 800b734:	fb01 f202 	mul.w	r2, r1, r2
		shift = 8;
 800b738:	bf0c      	ite	eq
 800b73a:	2007      	moveq	r0, #7
 800b73c:	2008      	movne	r0, #8
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 800b73e:	f9b6 1000 	ldrsh.w	r1, [r6]
	x = ((x * (sens[0] + 128)) >> shift);
 800b742:	4102      	asrs	r2, r0
 800b744:	b212      	sxth	r2, r2
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 800b746:	4291      	cmp	r1, r2
 800b748:	dbc4      	blt.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
 800b74a:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 800b74c:	f9b1 c000 	ldrsh.w	ip, [r1]
 800b750:	4594      	cmp	ip, r2
 800b752:	dcbf      	bgt.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
	y = ((y * (sens[1] + 128)) >> shift);
 800b754:	f895 204e 	ldrb.w	r2, [r5, #78]	; 0x4e
 800b758:	f9bd c012 	ldrsh.w	ip, [sp, #18]
 800b75c:	3280      	adds	r2, #128	; 0x80
 800b75e:	fb0c f202 	mul.w	r2, ip, r2
 800b762:	4102      	asrs	r2, r0
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 800b764:	f9b6 c002 	ldrsh.w	ip, [r6, #2]
	y = ((y * (sens[1] + 128)) >> shift);
 800b768:	b212      	sxth	r2, r2
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 800b76a:	4594      	cmp	ip, r2
 800b76c:	dbb2      	blt.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
 800b76e:	f9b1 c002 	ldrsh.w	ip, [r1, #2]
 800b772:	4594      	cmp	ip, r2
 800b774:	dcae      	bgt.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
	z = ((z * (sens[2] + 128)) >> shift);
 800b776:	f895 204f 	ldrb.w	r2, [r5, #79]	; 0x4f
 800b77a:	f9bd c014 	ldrsh.w	ip, [sp, #20]
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 800b77e:	f9b6 6004 	ldrsh.w	r6, [r6, #4]
	z = ((z * (sens[2] + 128)) >> shift);
 800b782:	3280      	adds	r2, #128	; 0x80
 800b784:	fb0c f202 	mul.w	r2, ip, r2
 800b788:	4102      	asrs	r2, r0
 800b78a:	b212      	sxth	r2, r2
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 800b78c:	4296      	cmp	r6, r2
 800b78e:	dba1      	blt.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
 800b790:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 800b794:	4291      	cmp	r1, r2
 800b796:	dd9f      	ble.n	800b6d8 <inv_icm20948_check_akm_self_test+0xfc>
 800b798:	e79c      	b.n	800b6d4 <inv_icm20948_check_akm_self_test+0xf8>
 800b79a:	bf00      	nop

0800b79c <inv_icm20948_suspend_akm>:
{
 800b79c:	b538      	push	{r3, r4, r5, lr}
	if (!s->secondary_state.secondary_resume_compass_state)
 800b79e:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800b7a2:	b90b      	cbnz	r3, 800b7a8 <inv_icm20948_suspend_akm+0xc>
		return 0;
 800b7a4:	4618      	mov	r0, r3
}
 800b7a6:	bd38      	pop	{r3, r4, r5, pc}
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800b7a8:	2100      	movs	r1, #0
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	f000 fa96 	bl	800bcdc <inv_icm20948_secondary_stop_channel>
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800b7b0:	2101      	movs	r1, #1
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 800b7b2:	4604      	mov	r4, r0
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	f000 fa91 	bl	800bcdc <inv_icm20948_secondary_stop_channel>
	if (result)
 800b7ba:	4320      	orrs	r0, r4
 800b7bc:	d1f3      	bne.n	800b7a6 <inv_icm20948_suspend_akm+0xa>
	result |= inv_icm20948_secondary_disable_i2c(s);
 800b7be:	4628      	mov	r0, r5
 800b7c0:	f000 fa9a 	bl	800bcf8 <inv_icm20948_secondary_disable_i2c>
	s->secondary_state.secondary_resume_compass_state = 0;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	f885 3081 	strb.w	r3, [r5, #129]	; 0x81
}
 800b7ca:	bd38      	pop	{r3, r4, r5, pc}

0800b7cc <inv_icm20948_resume_akm>:
{
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 800b7cc:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 800b7d0:	bb31      	cbnz	r1, 800b820 <inv_icm20948_resume_akm+0x54>
{
 800b7d2:	b530      	push	{r4, r5, lr}
		return 0;
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 800b7d4:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 800b7d8:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
	if (s->secondary_state.dmp_on) {
 800b7dc:	2b00      	cmp	r3, #0
{
 800b7de:	b083      	sub	sp, #12
	if (s->secondary_state.dmp_on) {
 800b7e0:	bf14      	ite	ne
 800b7e2:	235a      	movne	r3, #90	; 0x5a
 800b7e4:	2359      	moveq	r3, #89	; 0x59
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	bf14      	ite	ne
 800b7ea:	2303      	movne	r3, #3
 800b7ec:	2310      	moveq	r3, #16
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	f000 f98e 	bl	800bb10 <inv_icm20948_read_secondary>
	if (result)
 800b7f4:	b108      	cbz	r0, 800b7fa <inv_icm20948_resume_akm+0x2e>
	result |= inv_icm20948_secondary_enable_i2c(s);

    s->secondary_state.secondary_resume_compass_state = 1;
    
	return result;
}
 800b7f6:	b003      	add	sp, #12
 800b7f8:	bd30      	pop	{r4, r5, pc}
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 800b7fa:	2501      	movs	r5, #1
 800b7fc:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 800b800:	f894 2084 	ldrb.w	r2, [r4, #132]	; 0x84
 800b804:	9500      	str	r5, [sp, #0]
 800b806:	4629      	mov	r1, r5
 800b808:	4620      	mov	r0, r4
 800b80a:	f000 fa05 	bl	800bc18 <inv_icm20948_write_secondary>
	if (result)
 800b80e:	2800      	cmp	r0, #0
 800b810:	d1f1      	bne.n	800b7f6 <inv_icm20948_resume_akm+0x2a>
	result |= inv_icm20948_secondary_enable_i2c(s);
 800b812:	4620      	mov	r0, r4
 800b814:	f000 fa68 	bl	800bce8 <inv_icm20948_secondary_enable_i2c>
    s->secondary_state.secondary_resume_compass_state = 1;
 800b818:	f884 5081 	strb.w	r5, [r4, #129]	; 0x81
}
 800b81c:	b003      	add	sp, #12
 800b81e:	bd30      	pop	{r4, r5, pc}
		return 0;
 800b820:	2000      	movs	r0, #0
}
 800b822:	4770      	bx	lr

0800b824 <inv_icm20948_compass_isconnected>:
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 800b824:	f890 008c 	ldrb.w	r0, [r0, #140]	; 0x8c
		return 1;
	} else {
		return 0;
	}
}
 800b828:	f1a0 0002 	sub.w	r0, r0, #2
 800b82c:	fab0 f080 	clz	r0, r0
 800b830:	0940      	lsrs	r0, r0, #5
 800b832:	4770      	bx	lr

0800b834 <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 800b834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b838:	b0a1      	sub	sp, #132	; 0x84
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
		for (j = 0; j < THREE_AXES; j++)
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 800b83a:	f991 3000 	ldrsb.w	r3, [r1]
 800b83e:	9307      	str	r3, [sp, #28]
 800b840:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800b844:	9308      	str	r3, [sp, #32]
 800b846:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800b84a:	9309      	str	r3, [sp, #36]	; 0x24
 800b84c:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800b850:	9302      	str	r3, [sp, #8]
 800b852:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800b856:	9303      	str	r3, [sp, #12]
 800b858:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800b85c:	9304      	str	r3, [sp, #16]
 800b85e:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800b862:	9305      	str	r3, [sp, #20]
 800b864:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800b868:	9306      	str	r3, [sp, #24]
				break;
    }
    
	for (i = 0; i < THREE_AXES; i++) {
		sens[i] = s->secondary_state.compass_sens[i] + 128;
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 800b86a:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 800ba34 <inv_icm20948_compass_dmp_cal+0x200>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 800b86e:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800b872:	9301      	str	r3, [sp, #4]
{
 800b874:	4680      	mov	r8, r0
 800b876:	4614      	mov	r4, r2
 800b878:	f100 064d 	add.w	r6, r0, #77	; 0x4d
 800b87c:	af0b      	add	r7, sp, #44	; 0x2c
 800b87e:	f100 0550 	add.w	r5, r0, #80	; 0x50
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 800b882:	f816 0b01 	ldrb.w	r0, [r6], #1
 800b886:	3080      	adds	r0, #128	; 0x80
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 800b888:	0580      	lsls	r0, r0, #22
 800b88a:	4649      	mov	r1, r9
 800b88c:	f002 fd50 	bl	800e330 <inv_icm20948_convert_mult_q30_fxp>
	for (i = 0; i < THREE_AXES; i++) {
 800b890:	42b5      	cmp	r5, r6
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 800b892:	f847 0b04 	str.w	r0, [r7], #4
	for (i = 0; i < THREE_AXES; i++) {
 800b896:	d1f4      	bne.n	800b882 <inv_icm20948_compass_dmp_cal+0x4e>
	}
	for (i = 0; i < NINE_ELEM; i++) {
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 800b898:	e9dd 010b 	ldrd	r0, r1, [sp, #44]	; 0x2c
 800b89c:	f994 3000 	ldrsb.w	r3, [r4]
 800b8a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8a2:	fb00 f303 	mul.w	r3, r0, r3
 800b8a6:	9317      	str	r3, [sp, #92]	; 0x5c
 800b8a8:	f994 3001 	ldrsb.w	r3, [r4, #1]
 800b8ac:	fb01 f303 	mul.w	r3, r1, r3
 800b8b0:	9318      	str	r3, [sp, #96]	; 0x60
 800b8b2:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800b8b6:	fb02 f303 	mul.w	r3, r2, r3
 800b8ba:	9319      	str	r3, [sp, #100]	; 0x64
 800b8bc:	f994 3003 	ldrsb.w	r3, [r4, #3]
 800b8c0:	fb00 f303 	mul.w	r3, r0, r3
 800b8c4:	931a      	str	r3, [sp, #104]	; 0x68
 800b8c6:	f994 3004 	ldrsb.w	r3, [r4, #4]
 800b8ca:	fb01 f303 	mul.w	r3, r1, r3
 800b8ce:	931b      	str	r3, [sp, #108]	; 0x6c
 800b8d0:	f994 3005 	ldrsb.w	r3, [r4, #5]
 800b8d4:	fb02 f303 	mul.w	r3, r2, r3
 800b8d8:	931c      	str	r3, [sp, #112]	; 0x70
 800b8da:	f994 3006 	ldrsb.w	r3, [r4, #6]
 800b8de:	fb00 f303 	mul.w	r3, r0, r3
 800b8e2:	931d      	str	r3, [sp, #116]	; 0x74
 800b8e4:	f994 3007 	ldrsb.w	r3, [r4, #7]
 800b8e8:	fb01 f303 	mul.w	r3, r1, r3
 800b8ec:	931e      	str	r3, [sp, #120]	; 0x78
 800b8ee:	f994 3008 	ldrsb.w	r3, [r4, #8]
		tmp_m[i] = 0;
 800b8f2:	2100      	movs	r1, #0
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 800b8f4:	fb02 f303 	mul.w	r3, r2, r3
		tmp_m[i] = 0;
 800b8f8:	a80e      	add	r0, sp, #56	; 0x38
 800b8fa:	2224      	movs	r2, #36	; 0x24
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 800b8fc:	931f      	str	r3, [sp, #124]	; 0x7c
		tmp_m[i] = 0;
 800b8fe:	f008 ff83 	bl	8014808 <memset>
 800b902:	f04f 0900 	mov.w	r9, #0
 800b906:	f508 7722 	add.w	r7, r8, #648	; 0x288
	}
    
    for (i = 0; i < THREE_AXES; i++) {
		for (j = 0; j < THREE_AXES; j++) {
 800b90a:	f5a7 7a0e 	sub.w	sl, r7, #568	; 0x238
 800b90e:	ad17      	add	r5, sp, #92	; 0x5c
 800b910:	2600      	movs	r6, #0
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800b912:	2300      	movs	r3, #0
 800b914:	f84a 3b04 	str.w	r3, [sl], #4
 800b918:	46bb      	mov	fp, r7
 800b91a:	461c      	mov	r4, r3
			for (k = 0; k < THREE_AXES; k++)
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800b91c:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
 800b920:	f85b 0b04 	ldr.w	r0, [fp], #4
 800b924:	f002 fd04 	bl	800e330 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 800b928:	f85a 3c04 	ldr.w	r3, [sl, #-4]
			for (k = 0; k < THREE_AXES; k++)
 800b92c:	3403      	adds	r4, #3
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 800b92e:	4418      	add	r0, r3
			for (k = 0; k < THREE_AXES; k++)
 800b930:	2c09      	cmp	r4, #9
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 800b932:	f84a 0c04 	str.w	r0, [sl, #-4]
			for (k = 0; k < THREE_AXES; k++)
 800b936:	d1f1      	bne.n	800b91c <inv_icm20948_compass_dmp_cal+0xe8>
		for (j = 0; j < THREE_AXES; j++) {
 800b938:	3601      	adds	r6, #1
 800b93a:	2e03      	cmp	r6, #3
 800b93c:	f105 0504 	add.w	r5, r5, #4
 800b940:	d1e7      	bne.n	800b912 <inv_icm20948_compass_dmp_cal+0xde>
    for (i = 0; i < THREE_AXES; i++) {
 800b942:	f109 0903 	add.w	r9, r9, #3
 800b946:	f1b9 0f09 	cmp.w	r9, #9
 800b94a:	f107 070c 	add.w	r7, r7, #12
 800b94e:	d1dc      	bne.n	800b90a <inv_icm20948_compass_dmp_cal+0xd6>
    for (i = 0; i < THREE_AXES; i++)
		for (j = 0; j < THREE_AXES; j++)
			for (k = 0; k < THREE_AXES; k++)
				tmp_m[THREE_AXES * i + j] +=
					trans[THREE_AXES * i + k] *
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b950:	e9d8 3714 	ldrd	r3, r7, [r8, #80]	; 0x50
				tmp_m[THREE_AXES * i + j] +=
 800b954:	9d07      	ldr	r5, [sp, #28]
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b956:	f8d8 6058 	ldr.w	r6, [r8, #88]	; 0x58
				tmp_m[THREE_AXES * i + j] +=
 800b95a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800b95c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800b95e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b960:	fb07 0c05 	mla	ip, r7, r5, r0
 800b964:	fb06 2b05 	mla	fp, r6, r5, r2
 800b968:	fb03 4405 	mla	r4, r3, r5, r4
 800b96c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b96e:	9d08      	ldr	r5, [sp, #32]
 800b970:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b972:	fb03 2e05 	mla	lr, r3, r5, r2
 800b976:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b978:	fb07 2905 	mla	r9, r7, r5, r2
 800b97c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b97e:	fb06 2a05 	mla	sl, r6, r5, r2
 800b982:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b984:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800b986:	fb07 2700 	mla	r7, r7, r0, r2
 800b98a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b98c:	fb03 5500 	mla	r5, r3, r0, r5
 800b990:	fb06 2600 	mla	r6, r6, r0, r2
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b994:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
				tmp_m[THREE_AXES * i + j] +=
 800b998:	9803      	ldr	r0, [sp, #12]
 800b99a:	9a02      	ldr	r2, [sp, #8]
 800b99c:	fb03 ee00 	mla	lr, r3, r0, lr
 800b9a0:	9804      	ldr	r0, [sp, #16]
 800b9a2:	fb03 4402 	mla	r4, r3, r2, r4
 800b9a6:	fb03 5500 	mla	r5, r3, r0, r5
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b9aa:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
				tmp_m[THREE_AXES * i + j] +=
 800b9ae:	fb03 c002 	mla	r0, r3, r2, ip
 800b9b2:	9a03      	ldr	r2, [sp, #12]
 800b9b4:	fb03 9902 	mla	r9, r3, r2, r9
 800b9b8:	9a04      	ldr	r2, [sp, #16]
 800b9ba:	fb03 7702 	mla	r7, r3, r2, r7
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b9be:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
				tmp_m[THREE_AXES * i + j] +=
 800b9c2:	9b02      	ldr	r3, [sp, #8]
 800b9c4:	fb02 bb03 	mla	fp, r2, r3, fp
 800b9c8:	9b03      	ldr	r3, [sp, #12]
 800b9ca:	fb02 aa03 	mla	sl, r2, r3, sl
 800b9ce:	9b04      	ldr	r3, [sp, #16]
 800b9d0:	fb02 6603 	mla	r6, r2, r3, r6
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b9d4:	f8d8 3068 	ldr.w	r3, [r8, #104]	; 0x68
				tmp_m[THREE_AXES * i + j] +=
 800b9d8:	9a05      	ldr	r2, [sp, #20]
 800b9da:	fb03 4402 	mla	r4, r3, r2, r4
 800b9de:	940e      	str	r4, [sp, #56]	; 0x38
 800b9e0:	9a06      	ldr	r2, [sp, #24]
 800b9e2:	9c01      	ldr	r4, [sp, #4]
 800b9e4:	fb03 e202 	mla	r2, r3, r2, lr
 800b9e8:	fb03 5504 	mla	r5, r3, r4, r5
 800b9ec:	9211      	str	r2, [sp, #68]	; 0x44
 800b9ee:	9514      	str	r5, [sp, #80]	; 0x50
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800b9f0:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
				tmp_m[THREE_AXES * i + j] +=
 800b9f4:	9c05      	ldr	r4, [sp, #20]
 800b9f6:	9d06      	ldr	r5, [sp, #24]
 800b9f8:	fb03 0004 	mla	r0, r3, r4, r0
 800b9fc:	900f      	str	r0, [sp, #60]	; 0x3c
 800b9fe:	9801      	ldr	r0, [sp, #4]
 800ba00:	fb03 7700 	mla	r7, r3, r0, r7
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800ba04:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
				tmp_m[THREE_AXES * i + j] +=
 800ba08:	9715      	str	r7, [sp, #84]	; 0x54
 800ba0a:	fb03 9205 	mla	r2, r3, r5, r9
 800ba0e:	9212      	str	r2, [sp, #72]	; 0x48
 800ba10:	fb00 b204 	mla	r2, r0, r4, fp
 800ba14:	9c01      	ldr	r4, [sp, #4]
 800ba16:	9210      	str	r2, [sp, #64]	; 0x40
 800ba18:	fb00 a305 	mla	r3, r0, r5, sl
 800ba1c:	fb00 6604 	mla	r6, r0, r4, r6
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 800ba20:	a90e      	add	r1, sp, #56	; 0x38
 800ba22:	4640      	mov	r0, r8
				tmp_m[THREE_AXES * i + j] +=
 800ba24:	9313      	str	r3, [sp, #76]	; 0x4c
 800ba26:	9616      	str	r6, [sp, #88]	; 0x58
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 800ba28:	f003 fd88 	bl	800f53c <dmp_icm20948_set_compass_matrix>
}
 800ba2c:	b021      	add	sp, #132	; 0x84
 800ba2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba32:	bf00      	nop
 800ba34:	09999999 	.word	0x09999999

0800ba38 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 800ba38:	b530      	push	{r4, r5, lr}
    
	for (i = 0; i < THREE_AXES; i++) {
		tmp = 0;
		for (j = 0; j < THREE_AXES; j++)
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba3a:	f9b1 e000 	ldrsh.w	lr, [r1]
 800ba3e:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 800ba42:	f9b1 c004 	ldrsh.w	ip, [r1, #4]
 800ba46:	6d01      	ldr	r1, [r0, #80]	; 0x50
			tmp  +=
 800ba48:	6d45      	ldr	r5, [r0, #84]	; 0x54
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba4a:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 800ba4e:	041b      	lsls	r3, r3, #16
 800ba50:	fb8e 1401 	smull	r1, r4, lr, r1
			tmp  +=
 800ba54:	fbc5 1403 	smlal	r1, r4, r5, r3
 800ba58:	6d85      	ldr	r5, [r0, #88]	; 0x58
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba5a:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
			tmp  +=
 800ba5e:	fbc5 140c 	smlal	r1, r4, r5, ip
		compensated_out[i] = (long)(tmp >> 30);
 800ba62:	0f89      	lsrs	r1, r1, #30
 800ba64:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 800ba68:	6011      	str	r1, [r2, #0]
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba6a:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
			tmp  +=
 800ba6c:	6e05      	ldr	r5, [r0, #96]	; 0x60
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba6e:	fb8e 1401 	smull	r1, r4, lr, r1
			tmp  +=
 800ba72:	fbc5 1403 	smlal	r1, r4, r5, r3
 800ba76:	6e45      	ldr	r5, [r0, #100]	; 0x64
 800ba78:	fbcc 1405 	smlal	r1, r4, ip, r5
		compensated_out[i] = (long)(tmp >> 30);
 800ba7c:	0f89      	lsrs	r1, r1, #30
 800ba7e:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 800ba82:	6051      	str	r1, [r2, #4]
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba84:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
			tmp  +=
 800ba86:	6e84      	ldr	r4, [r0, #104]	; 0x68
 800ba88:	6f00      	ldr	r0, [r0, #112]	; 0x70
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800ba8a:	fb83 1301 	smull	r1, r3, r3, r1
			tmp  +=
 800ba8e:	fbc4 130e 	smlal	r1, r3, r4, lr
 800ba92:	fbc0 130c 	smlal	r1, r3, r0, ip
		compensated_out[i] = (long)(tmp >> 30);
 800ba96:	0f89      	lsrs	r1, r1, #30
 800ba98:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 800ba9c:	6091      	str	r1, [r2, #8]
	}
    
	return 0;
}
 800ba9e:	2000      	movs	r0, #0
 800baa0:	bd30      	pop	{r4, r5, pc}
 800baa2:	bf00      	nop

0800baa4 <inv_icm20948_init_secondary>:

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800baa4:	4a17      	ldr	r2, [pc, #92]	; (800bb04 <inv_icm20948_init_secondary+0x60>)
 800baa6:	4b18      	ldr	r3, [pc, #96]	; (800bb08 <inv_icm20948_init_secondary+0x64>)
 800baa8:	4918      	ldr	r1, [pc, #96]	; (800bb0c <inv_icm20948_init_secondary+0x68>)
{
 800baaa:	b510      	push	{r4, lr}
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800baac:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
 800bab0:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
 800bab4:	e9c0 130d 	strd	r1, r3, [r0, #52]	; 0x34
 800bab8:	f102 1208 	add.w	r2, r2, #524296	; 0x80008
 800babc:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
{
 800bac0:	4604      	mov	r4, r0
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800bac2:	e9c0 230f 	strd	r2, r3, [r0, #60]	; 0x3c
 800bac6:	f101 1108 	add.w	r1, r1, #524296	; 0x80008
 800baca:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
 800bace:	e9c0 1311 	strd	r1, r3, [r0, #68]	; 0x44
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bad2:	2200      	movs	r2, #0
 800bad4:	f240 1185 	movw	r1, #389	; 0x185
 800bad8:	f006 f986 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800badc:	8f21      	ldrh	r1, [r4, #56]	; 0x38
 800bade:	2200      	movs	r2, #0
 800bae0:	4620      	mov	r0, r4
 800bae2:	f006 f981 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800bae6:	f8b4 1040 	ldrh.w	r1, [r4, #64]	; 0x40
 800baea:	2200      	movs	r2, #0
 800baec:	4620      	mov	r0, r4
 800baee:	f006 f97b 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800baf2:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
 800baf6:	4620      	mov	r0, r4
 800baf8:	2200      	movs	r2, #0
}
 800bafa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bafe:	f006 b973 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>
 800bb02:	bf00      	nop
 800bb04:	01840183 	.word	0x01840183
 800bb08:	01860185 	.word	0x01860185
 800bb0c:	01880187 	.word	0x01880187

0800bb10 <inv_icm20948_read_secondary>:
{
 800bb10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb14:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
 800bb18:	b082      	sub	sp, #8
    data = INV_MPU_BIT_I2C_READ | addr;
 800bb1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb1e:	8db1      	ldrh	r1, [r6, #44]	; 0x2c
    data = INV_MPU_BIT_I2C_READ | addr;
 800bb20:	f88d 2007 	strb.w	r2, [sp, #7]
{
 800bb24:	4698      	mov	r8, r3
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb26:	2201      	movs	r2, #1
 800bb28:	f10d 0307 	add.w	r3, sp, #7
{
 800bb2c:	4605      	mov	r5, r0
 800bb2e:	f89d 7020 	ldrb.w	r7, [sp, #32]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb32:	f006 f8bd 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb36:	8df1      	ldrh	r1, [r6, #46]	; 0x2e
    data = reg;
 800bb38:	f88d 8007 	strb.w	r8, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb3c:	f10d 0307 	add.w	r3, sp, #7
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb40:	4604      	mov	r4, r0
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb42:	2201      	movs	r2, #1
 800bb44:	4628      	mov	r0, r5
 800bb46:	f006 f8b3 	bl	8011cb0 <inv_icm20948_write_mems_reg>
    data = INV_MPU_BIT_SLV_EN | len;
 800bb4a:	f067 077f 	orn	r7, r7, #127	; 0x7f
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb4e:	4304      	orrs	r4, r0
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bb50:	8e31      	ldrh	r1, [r6, #48]	; 0x30
    data = INV_MPU_BIT_SLV_EN | len;
 800bb52:	f88d 7007 	strb.w	r7, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bb56:	f10d 0307 	add.w	r3, sp, #7
 800bb5a:	4628      	mov	r0, r5
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f006 f8a7 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800bb62:	4320      	orrs	r0, r4
 800bb64:	b002      	add	sp, #8
 800bb66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb6a:	bf00      	nop

0800bb6c <inv_icm20948_execute_read_secondary>:
{
 800bb6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb70:	eb00 08c1 	add.w	r8, r0, r1, lsl #3
 800bb74:	b082      	sub	sp, #8
    data = INV_MPU_BIT_I2C_READ | addr;
 800bb76:	f062 027f 	orn	r2, r2, #127	; 0x7f
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb7a:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
    data = INV_MPU_BIT_I2C_READ | addr;
 800bb7e:	f88d 2007 	strb.w	r2, [sp, #7]
{
 800bb82:	461d      	mov	r5, r3
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb84:	2201      	movs	r2, #1
 800bb86:	f10d 0307 	add.w	r3, sp, #7
{
 800bb8a:	4604      	mov	r4, r0
 800bb8c:	9e08      	ldr	r6, [sp, #32]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb8e:	f006 f88f 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb92:	f8b8 102e 	ldrh.w	r1, [r8, #46]	; 0x2e
	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 800bb96:	f88d 5007 	strb.w	r5, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bb9a:	f10d 0307 	add.w	r3, sp, #7
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bb9e:	4607      	mov	r7, r0
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bba0:	2201      	movs	r2, #1
 800bba2:	4620      	mov	r0, r4
 800bba4:	f006 f884 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800bba8:	4307      	orrs	r7, r0
    data = INV_MPU_BIT_SLV_EN | len;
 800bbaa:	f066 007f 	orn	r0, r6, #127	; 0x7f
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bbae:	f10d 0307 	add.w	r3, sp, #7
 800bbb2:	f8b8 1030 	ldrh.w	r1, [r8, #48]	; 0x30
    data = INV_MPU_BIT_SLV_EN | len;
 800bbb6:	f88d 0007 	strb.w	r0, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bbba:	2201      	movs	r2, #1
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f006 f877 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800bbc2:	7f22      	ldrb	r2, [r4, #28]
 800bbc4:	f042 0220 	orr.w	r2, r2, #32
 800bbc8:	7722      	strb	r2, [r4, #28]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bbca:	ea47 0500 	orr.w	r5, r7, r0
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bbce:	2103      	movs	r1, #3
 800bbd0:	4620      	mov	r0, r4
 800bbd2:	f006 f909 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_secondary_enable_i2c(s);
 800bbd6:	4305      	orrs	r5, r0
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800bbd8:	f64e 2060 	movw	r0, #60000	; 0xea60
 800bbdc:	f007 fd84 	bl	80136e8 <inv_icm20948_sleep_us>
}

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800bbe0:	7f22      	ldrb	r2, [r4, #28]
 800bbe2:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bbe6:	7722      	strb	r2, [r4, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bbe8:	2103      	movs	r1, #3
 800bbea:	4620      	mov	r0, r4
 800bbec:	f006 f8fc 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800bbf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbf2:	4632      	mov	r2, r6
	result |= inv_icm20948_secondary_disable_i2c(s);
 800bbf4:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800bbf6:	213b      	movs	r1, #59	; 0x3b
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f006 f96d 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bbfe:	f8b8 1030 	ldrh.w	r1, [r8, #48]	; 0x30
    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800bc02:	4603      	mov	r3, r0
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bc04:	2200      	movs	r2, #0
 800bc06:	4620      	mov	r0, r4
    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800bc08:	431d      	orrs	r5, r3
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bc0a:	f006 f8ed 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
}
 800bc0e:	4328      	orrs	r0, r5
 800bc10:	b002      	add	sp, #8
 800bc12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc16:	bf00      	nop

0800bc18 <inv_icm20948_write_secondary>:
{
 800bc18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc1a:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
 800bc1e:	b083      	sub	sp, #12
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bc20:	8db1      	ldrh	r1, [r6, #44]	; 0x2c
    data = (unsigned char)addr;
 800bc22:	f88d 2007 	strb.w	r2, [sp, #7]
{
 800bc26:	461c      	mov	r4, r3
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bc28:	2201      	movs	r2, #1
 800bc2a:	f10d 0307 	add.w	r3, sp, #7
{
 800bc2e:	4605      	mov	r5, r0
 800bc30:	f89d 7020 	ldrb.w	r7, [sp, #32]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bc34:	f006 f83c 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bc38:	8df1      	ldrh	r1, [r6, #46]	; 0x2e
    data = reg;
 800bc3a:	f88d 4007 	strb.w	r4, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bc3e:	f10d 0307 	add.w	r3, sp, #7
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800bc42:	4604      	mov	r4, r0
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bc44:	2201      	movs	r2, #1
 800bc46:	4628      	mov	r0, r5
 800bc48:	f006 f832 	bl	8011cb0 <inv_icm20948_write_mems_reg>
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 800bc4c:	8e71      	ldrh	r1, [r6, #50]	; 0x32
    data = v;
 800bc4e:	f88d 7007 	strb.w	r7, [sp, #7]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 800bc52:	f10d 0307 	add.w	r3, sp, #7
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800bc56:	4304      	orrs	r4, r0
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 800bc58:	2201      	movs	r2, #1
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	f006 f828 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800bc60:	4602      	mov	r2, r0
 800bc62:	4314      	orrs	r4, r2
    data = INV_MPU_BIT_SLV_EN | 1;
 800bc64:	2281      	movs	r2, #129	; 0x81
 800bc66:	f88d 2007 	strb.w	r2, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800bc6a:	8e31      	ldrh	r1, [r6, #48]	; 0x30
 800bc6c:	f10d 0307 	add.w	r3, sp, #7
 800bc70:	4628      	mov	r0, r5
 800bc72:	2201      	movs	r2, #1
 800bc74:	f006 f81c 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800bc78:	4320      	orrs	r0, r4
 800bc7a:	b003      	add	sp, #12
 800bc7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc7e:	bf00      	nop

0800bc80 <inv_icm20948_execute_write_secondary>:
{
 800bc80:	b570      	push	{r4, r5, r6, lr}
 800bc82:	b082      	sub	sp, #8
 800bc84:	4604      	mov	r4, r0
 800bc86:	f89d 5018 	ldrb.w	r5, [sp, #24]
	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800bc8a:	9500      	str	r5, [sp, #0]
 800bc8c:	b2db      	uxtb	r3, r3
{
 800bc8e:	460e      	mov	r6, r1
	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800bc90:	f7ff ffc2 	bl	800bc18 <inv_icm20948_write_secondary>
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800bc94:	7f22      	ldrb	r2, [r4, #28]
 800bc96:	f042 0220 	orr.w	r2, r2, #32
 800bc9a:	7722      	strb	r2, [r4, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bc9c:	2103      	movs	r1, #3
	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800bc9e:	4605      	mov	r5, r0
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bca0:	4620      	mov	r0, r4
 800bca2:	f006 f8a1 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800bca6:	4603      	mov	r3, r0
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800bca8:	f64e 2060 	movw	r0, #60000	; 0xea60
	result |= inv_icm20948_secondary_enable_i2c(s);
 800bcac:	431d      	orrs	r5, r3
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800bcae:	f007 fd1b 	bl	80136e8 <inv_icm20948_sleep_us>
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800bcb2:	7f22      	ldrb	r2, [r4, #28]
 800bcb4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bcb8:	7722      	strb	r2, [r4, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bcba:	2103      	movs	r1, #3
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f006 f893 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bcc2:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bcc6:	4603      	mov	r3, r0
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bcc8:	8e31      	ldrh	r1, [r6, #48]	; 0x30
 800bcca:	2200      	movs	r2, #0
 800bccc:	4620      	mov	r0, r4
	result |= inv_icm20948_secondary_disable_i2c(s);
 800bcce:	431d      	orrs	r5, r3
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bcd0:	f006 f88a 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
}
 800bcd4:	4328      	orrs	r0, r5
 800bcd6:	b002      	add	sp, #8
 800bcd8:	bd70      	pop	{r4, r5, r6, pc}
 800bcda:	bf00      	nop

0800bcdc <inv_icm20948_secondary_stop_channel>:
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800bcdc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800bce0:	2200      	movs	r2, #0
 800bce2:	8e09      	ldrh	r1, [r1, #48]	; 0x30
 800bce4:	f006 b880 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>

0800bce8 <inv_icm20948_secondary_enable_i2c>:
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800bce8:	7f02      	ldrb	r2, [r0, #28]
 800bcea:	f042 0220 	orr.w	r2, r2, #32
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bcee:	2103      	movs	r1, #3
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800bcf0:	7702      	strb	r2, [r0, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bcf2:	f006 b879 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>
 800bcf6:	bf00      	nop

0800bcf8 <inv_icm20948_secondary_disable_i2c>:
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800bcf8:	7f02      	ldrb	r2, [r0, #28]
 800bcfa:	f002 02df 	and.w	r2, r2, #223	; 0xdf
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bcfe:	2103      	movs	r1, #3
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800bd00:	7702      	strb	r2, [r0, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800bd02:	f006 b871 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>
 800bd06:	bf00      	nop

0800bd08 <inv_icm20948_secondary_set_odr>:
}


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
	int mst_odr_config = 0;
 800bd08:	f04f 0c00 	mov.w	ip, #0

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
		mst_odr_config++;
 800bd0c:	460b      	mov	r3, r1
    } while(divider>>1);
 800bd0e:	089b      	lsrs	r3, r3, #2
		mst_odr_config++;
 800bd10:	f10c 0c01 	add.w	ip, ip, #1
    } while(divider>>1);
 800bd14:	ea4f 0161 	mov.w	r1, r1, asr #1
 800bd18:	d1f8      	bne.n	800bd0c <inv_icm20948_secondary_set_odr+0x4>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 800bd1a:	f1bc 0f04 	cmp.w	ip, #4
 800bd1e:	bfb8      	it	lt
 800bd20:	f04f 0c04 	movlt.w	ip, #4
		mst_odr_config = MIN_MST_ODR_CONFIG;

	*effectiveDivider = 1<<mst_odr_config;
 800bd24:	2301      	movs	r3, #1
 800bd26:	fa03 f30c 	lsl.w	r3, r3, ip
 800bd2a:	6013      	str	r3, [r2, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 800bd2c:	fa5f f18c 	uxtb.w	r1, ip
 800bd30:	f001 be34 	b.w	800d99c <inv_icm20948_set_secondary_divider>

0800bd34 <inv_icm20948_ctrl_androidSensor_enabled>:
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800bd34:	094b      	lsrs	r3, r1, #5
 800bd36:	3358      	adds	r3, #88	; 0x58
 800bd38:	f001 011f 	and.w	r1, r1, #31
 800bd3c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800bd40:	2301      	movs	r3, #1
 800bd42:	fa03 f101 	lsl.w	r1, r3, r1
}
 800bd46:	4008      	ands	r0, r1
 800bd48:	4770      	bx	lr
 800bd4a:	bf00      	nop

0800bd4c <inv_icm20948_base_control_init>:

	return lMinOdr;
}

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 800bd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int result = 0;
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 800bd4e:	2100      	movs	r1, #0
{
 800bd50:	4604      	mov	r4, r0
	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 800bd52:	224a      	movs	r2, #74	; 0x4a
 800bd54:	30bc      	adds	r0, #188	; 0xbc
 800bd56:	f008 fd57 	bl	8014808 <memset>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
		else if(i == INV_SENSOR_BRING_TO_SEE)
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 800bd5a:	25c8      	movs	r5, #200	; 0xc8
 800bd5c:	f504 7183 	add.w	r1, r4, #262	; 0x106
	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 800bd60:	2301      	movs	r3, #1
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 800bd62:	f04f 0c12 	mov.w	ip, #18
 800bd66:	e006      	b.n	800bd76 <inv_icm20948_base_control_init+0x2a>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 800bd68:	2b10      	cmp	r3, #16
 800bd6a:	d04f      	beq.n	800be0c <inv_icm20948_base_control_init+0xc0>
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800bd6c:	2b25      	cmp	r3, #37	; 0x25
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 800bd6e:	800d      	strh	r5, [r1, #0]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800bd70:	d00d      	beq.n	800bd8e <inv_icm20948_base_control_init+0x42>
 800bd72:	3301      	adds	r3, #1
 800bd74:	3102      	adds	r1, #2
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 800bd76:	f1a3 020d 	sub.w	r2, r3, #13
 800bd7a:	2a02      	cmp	r2, #2
		   (i == INV_SENSOR_STEP_COUNTER) ||
 800bd7c:	f1a3 0020 	sub.w	r0, r3, #32
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 800bd80:	d901      	bls.n	800bd86 <inv_icm20948_base_control_init+0x3a>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 800bd82:	2801      	cmp	r0, #1
 800bd84:	d8f0      	bhi.n	800bd68 <inv_icm20948_base_control_init+0x1c>
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800bd86:	2b25      	cmp	r3, #37	; 0x25
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 800bd88:	f8a1 c000 	strh.w	ip, [r1]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800bd8c:	d1f1      	bne.n	800bd72 <inv_icm20948_base_control_init+0x26>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 800bd8e:	4823      	ldr	r0, [pc, #140]	; (800be1c <inv_icm20948_base_control_init+0xd0>)
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800bd90:	4d23      	ldr	r5, [pc, #140]	; (800be20 <inv_icm20948_base_control_init+0xd4>)
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 800bd92:	4f24      	ldr	r7, [pc, #144]	; (800be24 <inv_icm20948_base_control_init+0xd8>)
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 800bd94:	4e24      	ldr	r6, [pc, #144]	; (800be28 <inv_icm20948_base_control_init+0xdc>)
 800bd96:	f504 72b4 	add.w	r2, r4, #360	; 0x168
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800bd9a:	f06f 0108 	mvn.w	r1, #8
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800bd9e:	2300      	movs	r3, #0
 800bda0:	e013      	b.n	800bdca <inv_icm20948_base_control_init+0x7e>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 800bda2:	f1bc 0f02 	cmp.w	ip, #2
 800bda6:	d014      	beq.n	800bdd2 <inv_icm20948_base_control_init+0x86>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 800bda8:	2b18      	cmp	r3, #24
 800bdaa:	d012      	beq.n	800bdd2 <inv_icm20948_base_control_init+0x86>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 800bdac:	2916      	cmp	r1, #22
 800bdae:	fa26 fe01 	lsr.w	lr, r6, r1
 800bdb2:	d82e      	bhi.n	800be12 <inv_icm20948_base_control_init+0xc6>
 800bdb4:	f01e 0f01 	tst.w	lr, #1
 800bdb8:	d02b      	beq.n	800be12 <inv_icm20948_base_control_init+0xc6>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800bdba:	6015      	str	r5, [r2, #0]
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800bdbc:	3301      	adds	r3, #1
 800bdbe:	2b33      	cmp	r3, #51	; 0x33
 800bdc0:	f102 0204 	add.w	r2, r2, #4
 800bdc4:	f101 0101 	add.w	r1, r1, #1
 800bdc8:	d00b      	beq.n	800bde2 <inv_icm20948_base_control_init+0x96>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 800bdca:	2b0e      	cmp	r3, #14
 800bdcc:	f023 0c20 	bic.w	ip, r3, #32
 800bdd0:	d1e7      	bne.n	800bda2 <inv_icm20948_base_control_init+0x56>
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	2b33      	cmp	r3, #51	; 0x33
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 800bdd6:	6010      	str	r0, [r2, #0]
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800bdd8:	f101 0101 	add.w	r1, r1, #1
 800bddc:	f102 0204 	add.w	r2, r2, #4
 800bde0:	d1f3      	bne.n	800bdca <inv_icm20948_base_control_init+0x7e>
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 800bde2:	2000      	movs	r0, #0
	s->lLastHwSmplrtDividerGyr = 0;
	s->sBatchMode              = 0;
	s->header2_count           = 0;
	s->mems_put_to_sleep       = 1;
 800bde4:	2201      	movs	r2, #1
	s->smd_status              = 0;
	s->ped_int_status          = 0;
	s->b2s_status              = 0;
	s->bac_request             = 0;
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 800bde6:	f04f 13c8 	mov.w	r3, #13107400	; 0xc800c8
	s->sBatchMode              = 0;
 800bdea:	f8a4 023a 	strh.w	r0, [r4, #570]	; 0x23a
	s->mems_put_to_sleep       = 1;
 800bdee:	f884 223c 	strb.w	r2, [r4, #572]	; 0x23c
	s->lLastHwSmplrtDividerAcc = 0;
 800bdf2:	f8c4 0236 	str.w	r0, [r4, #566]	; 0x236
	s->smd_status              = 0;
 800bdf6:	f8c4 023e 	str.w	r0, [r4, #574]	; 0x23e
	s->b2s_status              = 0;
 800bdfa:	f8a4 0156 	strh.w	r0, [r4, #342]	; 0x156
	s->bac_request             = 0;
 800bdfe:	f8a4 0242 	strh.w	r0, [r4, #578]	; 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 800be02:	f8c4 3246 	str.w	r3, [r4, #582]	; 0x246
 800be06:	f8c4 324a 	str.w	r3, [r4, #586]	; 0x24a
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;

	return result;
}
 800be0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 800be0c:	f8a4 c124 	strh.w	ip, [r4, #292]	; 0x124
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800be10:	e7af      	b.n	800bd72 <inv_icm20948_base_control_init+0x26>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 800be12:	f1bc 0f03 	cmp.w	ip, #3
 800be16:	d0d0      	beq.n	800bdba <inv_icm20948_base_control_init+0x6e>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 800be18:	6017      	str	r7, [r2, #0]
 800be1a:	e7cf      	b.n	800bdbc <inv_icm20948_base_control_init+0x70>
 800be1c:	03e8000e 	.word	0x03e8000e
 800be20:	00140005 	.word	0x00140005
 800be24:	03e80005 	.word	0x03e80005
 800be28:	00710047 	.word	0x00710047

0800be2c <inv_icm20948_ctrl_enable_batch>:
		}
	}
}

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 800be2c:	b538      	push	{r3, r4, r5, lr}
 800be2e:	4604      	mov	r4, r0
	int ret = 0;

	if(enable)
 800be30:	b159      	cbz	r1, 800be4a <inv_icm20948_ctrl_enable_batch+0x1e>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 800be32:	f8b0 115c 	ldrh.w	r1, [r0, #348]	; 0x15c
 800be36:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800be3a:	f8a0 115c 	strh.w	r1, [r0, #348]	; 0x15c
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800be3e:	f003 f94f 	bl	800f0e0 <dmp_icm20948_set_data_output_control2>
}

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
	if(enable)
		s->sBatchMode=1;
 800be42:	2301      	movs	r3, #1
 800be44:	f884 323a 	strb.w	r3, [r4, #570]	; 0x23a
}
 800be48:	bd38      	pop	{r3, r4, r5, pc}
 800be4a:	460d      	mov	r5, r1
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 800be4c:	f8b0 115c 	ldrh.w	r1, [r0, #348]	; 0x15c
 800be50:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800be54:	b289      	uxth	r1, r1
 800be56:	f8a0 115c 	strh.w	r1, [r0, #348]	; 0x15c
	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800be5a:	f003 f941 	bl	800f0e0 <dmp_icm20948_set_data_output_control2>
	else
		s->sBatchMode=0;
 800be5e:	f884 523a 	strb.w	r5, [r4, #570]	; 0x23a
}
 800be62:	bd38      	pop	{r3, r4, r5, pc}

0800be64 <inv_icm20948_ctrl_get_batch_mode_status>:
}

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
	return s->sBatchMode;
}
 800be64:	f890 023a 	ldrb.w	r0, [r0, #570]	; 0x23a
 800be68:	4770      	bx	lr
 800be6a:	bf00      	nop

0800be6c <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 800be6c:	b538      	push	{r3, r4, r5, lr}
	unsigned int timeout = 0;

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 800be6e:	f8b0 315a 	ldrh.w	r3, [r0, #346]	; 0x15a
 800be72:	f644 4240 	movw	r2, #19520	; 0x4c40
 800be76:	4213      	tst	r3, r2
{
 800be78:	4604      	mov	r4, r0
 800be7a:	460d      	mov	r5, r1
	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 800be7c:	d138      	bne.n	800bef0 <inv_icm20948_ctrl_set_batch_timeout_ms+0x84>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 800be7e:	0419      	lsls	r1, r3, #16
 800be80:	d41c      	bmi.n	800bebc <inv_icm20948_ctrl_set_batch_timeout_ms+0x50>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 800be82:	05da      	lsls	r2, r3, #23
 800be84:	d41a      	bmi.n	800bebc <inv_icm20948_ctrl_set_batch_timeout_ms+0x50>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 800be86:	f242 0220 	movw	r2, #8224	; 0x2020
 800be8a:	4213      	tst	r3, r2
 800be8c:	d048      	beq.n	800bf20 <inv_icm20948_ctrl_set_batch_timeout_ms+0xb4>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 800be8e:	f001 fd8d 	bl	800d9ac <inv_icm20948_get_secondary_divider>
 800be92:	f240 4365 	movw	r3, #1125	; 0x465
 800be96:	4a24      	ldr	r2, [pc, #144]	; (800bf28 <inv_icm20948_ctrl_set_batch_timeout_ms+0xbc>)
 800be98:	fbb3 f0f0 	udiv	r0, r3, r0
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 800be9c:	f8b4 3170 	ldrh.w	r3, [r4, #368]	; 0x170
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 800bea0:	fb05 f100 	mul.w	r1, r5, r0
 800bea4:	fba2 2101 	umull	r2, r1, r2, r1
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 800bea8:	42ab      	cmp	r3, r5
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 800beaa:	ea4f 1191 	mov.w	r1, r1, lsr #6
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 800beae:	d837      	bhi.n	800bf20 <inv_icm20948_ctrl_set_batch_timeout_ms+0xb4>
			return -1; // requested batch timeout is not supported
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800beb0:	4620      	mov	r0, r4
 800beb2:	2208      	movs	r2, #8
		}
	}

	return -1; // Call batch only when a sensor is enabled.
}
 800beb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800beb8:	f003 b9b0 	b.w	800f21c <dmp_icm20948_set_batchmode_params>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 800bebc:	4620      	mov	r0, r4
 800bebe:	f001 fd89 	bl	800d9d4 <inv_icm20948_get_accel_divider>
 800bec2:	4b19      	ldr	r3, [pc, #100]	; (800bf28 <inv_icm20948_ctrl_set_batch_timeout_ms+0xbc>)
 800bec4:	f240 4165 	movw	r1, #1125	; 0x465
 800bec8:	3001      	adds	r0, #1
 800beca:	fb91 f0f0 	sdiv	r0, r1, r0
 800bece:	fb05 f000 	mul.w	r0, r5, r0
 800bed2:	fb83 3100 	smull	r3, r1, r3, r0
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 800bed6:	f8b4 316c 	ldrh.w	r3, [r4, #364]	; 0x16c
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 800beda:	17c0      	asrs	r0, r0, #31
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 800bedc:	42ab      	cmp	r3, r5
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 800bede:	ebc0 11a1 	rsb	r1, r0, r1, asr #6
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 800bee2:	d81d      	bhi.n	800bf20 <inv_icm20948_ctrl_set_batch_timeout_ms+0xb4>
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 800bee4:	4620      	mov	r0, r4
 800bee6:	2202      	movs	r2, #2
}
 800bee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 800beec:	f003 b996 	b.w	800f21c <dmp_icm20948_set_batchmode_params>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 800bef0:	f001 fd52 	bl	800d998 <inv_icm20948_get_gyro_divider>
 800bef4:	4a0c      	ldr	r2, [pc, #48]	; (800bf28 <inv_icm20948_ctrl_set_batch_timeout_ms+0xbc>)
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800bef6:	f8b4 3178 	ldrh.w	r3, [r4, #376]	; 0x178
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 800befa:	3001      	adds	r0, #1
 800befc:	f240 4165 	movw	r1, #1125	; 0x465
 800bf00:	fbb1 f1f0 	udiv	r1, r1, r0
 800bf04:	fb05 f101 	mul.w	r1, r5, r1
 800bf08:	fba2 2101 	umull	r2, r1, r2, r1
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800bf0c:	42ab      	cmp	r3, r5
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 800bf0e:	ea4f 1191 	mov.w	r1, r1, lsr #6
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800bf12:	d805      	bhi.n	800bf20 <inv_icm20948_ctrl_set_batch_timeout_ms+0xb4>
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 800bf14:	4620      	mov	r0, r4
 800bf16:	2201      	movs	r2, #1
}
 800bf18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 800bf1c:	f003 b97e 	b.w	800f21c <dmp_icm20948_set_batchmode_params>
}
 800bf20:	f04f 30ff 	mov.w	r0, #4294967295
 800bf24:	bd38      	pop	{r3, r4, r5, pc}
 800bf26:	bf00      	nop
 800bf28:	10624dd3 	.word	0x10624dd3

0800bf2c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
	return s->bac_on;
}
 800bf2c:	f8b0 0150 	ldrh.w	r0, [r0, #336]	; 0x150
 800bf30:	4770      	bx	lr
 800bf32:	bf00      	nop
 800bf34:	0000      	movs	r0, r0
	...

0800bf38 <inv_icm20948_ctrl_set_accel_cal_params>:

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
}

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 800bf38:	b500      	push	{lr}
 800bf3a:	b085      	sub	sp, #20
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 800bf3c:	2300      	movs	r3, #0

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 800bf3e:	2905      	cmp	r1, #5
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 800bf40:	e9cd 3300 	strd	r3, r3, [sp]
 800bf44:	9302      	str	r3, [sp, #8]
	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 800bf46:	d80a      	bhi.n	800bf5e <inv_icm20948_ctrl_set_accel_cal_params+0x26>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 800bf48:	a321      	add	r3, pc, #132	; (adr r3, 800bfd0 <inv_icm20948_ctrl_set_accel_cal_params+0x98>)
 800bf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4e:	e9cd 2300 	strd	r2, r3, [sp]
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800bf52:	4669      	mov	r1, sp
 800bf54:	f003 fac4 	bl	800f4e0 <dmp_icm20948_set_accel_cal_params>
}
 800bf58:	b005      	add	sp, #20
 800bf5a:	f85d fb04 	ldr.w	pc, [sp], #4
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 800bf5e:	290a      	cmp	r1, #10
 800bf60:	d80a      	bhi.n	800bf78 <inv_icm20948_ctrl_set_accel_cal_params+0x40>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 800bf62:	a31d      	add	r3, pc, #116	; (adr r3, 800bfd8 <inv_icm20948_ctrl_set_accel_cal_params+0xa0>)
 800bf64:	e9d3 2300 	ldrd	r2, r3, [r3]
	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800bf68:	4669      	mov	r1, sp
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 800bf6a:	e9cd 2300 	strd	r2, r3, [sp]
	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800bf6e:	f003 fab7 	bl	800f4e0 <dmp_icm20948_set_accel_cal_params>
}
 800bf72:	b005      	add	sp, #20
 800bf74:	f85d fb04 	ldr.w	pc, [sp], #4
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 800bf78:	290b      	cmp	r1, #11
 800bf7a:	d007      	beq.n	800bf8c <inv_icm20948_ctrl_set_accel_cal_params+0x54>
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 800bf7c:	2914      	cmp	r1, #20
 800bf7e:	d80d      	bhi.n	800bf9c <inv_icm20948_ctrl_set_accel_cal_params+0x64>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 800bf80:	a317      	add	r3, pc, #92	; (adr r3, 800bfe0 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	e9cd 2300 	strd	r2, r3, [sp]
 800bf8a:	e7e2      	b.n	800bf52 <inv_icm20948_ctrl_set_accel_cal_params+0x1a>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800bf8c:	a316      	add	r3, pc, #88	; (adr r3, 800bfe8 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 800bf8e:	e9d3 2300 	ldrd	r2, r3, [r3]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 800bf92:	2101      	movs	r1, #1
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800bf94:	e9cd 2300 	strd	r2, r3, [sp]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 800bf98:	9102      	str	r1, [sp, #8]
 800bf9a:	e7da      	b.n	800bf52 <inv_icm20948_ctrl_set_accel_cal_params+0x1a>
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 800bf9c:	2916      	cmp	r1, #22
 800bf9e:	d907      	bls.n	800bfb0 <inv_icm20948_ctrl_set_accel_cal_params+0x78>
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 800bfa0:	294b      	cmp	r1, #75	; 0x4b
 800bfa2:	d80b      	bhi.n	800bfbc <inv_icm20948_ctrl_set_accel_cal_params+0x84>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 800bfa4:	a312      	add	r3, pc, #72	; (adr r3, 800bff0 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 800bfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfaa:	e9cd 2300 	strd	r2, r3, [sp]
 800bfae:	e7d0      	b.n	800bf52 <inv_icm20948_ctrl_set_accel_cal_params+0x1a>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800bfb0:	a30d      	add	r3, pc, #52	; (adr r3, 800bfe8 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 800bfb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb6:	e9cd 2300 	strd	r2, r3, [sp]
 800bfba:	e7ca      	b.n	800bf52 <inv_icm20948_ctrl_set_accel_cal_params+0x1a>
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 800bfbc:	29e1      	cmp	r1, #225	; 0xe1
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 800bfbe:	bf9e      	ittt	ls
 800bfc0:	a30d      	addls	r3, pc, #52	; (adr r3, 800bff8 <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 800bfc2:	e9d3 2300 	ldrdls	r2, r3, [r3]
 800bfc6:	e9cd 2300 	strdls	r2, r3, [sp]
 800bfca:	e7c2      	b.n	800bf52 <inv_icm20948_ctrl_set_accel_cal_params+0x1a>
 800bfcc:	f3af 8000 	nop.w
 800bfd0:	3d27d27d 	.word	0x3d27d27d
 800bfd4:	02d82d83 	.word	0x02d82d83
 800bfd8:	3a492492 	.word	0x3a492492
 800bfdc:	05b6db6e 	.word	0x05b6db6e
 800bfe0:	34924925 	.word	0x34924925
 800bfe4:	0b6db6db 	.word	0x0b6db6db
 800bfe8:	33333333 	.word	0x33333333
 800bfec:	0ccccccd 	.word	0x0ccccccd
 800bff0:	15555555 	.word	0x15555555
 800bff4:	2aaaaaab 	.word	0x2aaaaaab
 800bff8:	06666666 	.word	0x06666666
 800bffc:	3999999a 	.word	0x3999999a

0800c000 <inv_set_hw_smplrt_dmp_odrs>:
{
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800c004:	f8df 86a0 	ldr.w	r8, [pc, #1696]	; 800c6a8 <inv_set_hw_smplrt_dmp_odrs+0x6a8>
{
 800c008:	4604      	mov	r4, r0
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800c00a:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
{
 800c00e:	b091      	sub	sp, #68	; 0x44
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800c010:	f10d 0e14 	add.w	lr, sp, #20
 800c014:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c018:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800c01c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c020:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 800c024:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 800c028:	f10d 0616 	add.w	r6, sp, #22
 800c02c:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
	unsigned short minDelay = (unsigned short) -1;
 800c030:	f64f 75ff 	movw	r5, #65535	; 0xffff
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c034:	2701      	movs	r7, #1
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800c036:	f8ae 2000 	strh.w	r2, [lr]
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c03a:	f816 3c02 	ldrb.w	r3, [r6, #-2]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c03e:	095a      	lsrs	r2, r3, #5
 800c040:	3258      	adds	r2, #88	; 0x58
 800c042:	f003 031f 	and.w	r3, r3, #31
 800c046:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c04a:	fa07 f303 	lsl.w	r3, r7, r3
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c04e:	4213      	tst	r3, r2
 800c050:	d009      	beq.n	800c066 <inv_set_hw_smplrt_dmp_odrs+0x66>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c052:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c056:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800c05a:	f8b3 3106 	ldrh.w	r3, [r3, #262]	; 0x106
 800c05e:	429d      	cmp	r5, r3
 800c060:	bf28      	it	cs
 800c062:	461d      	movcs	r5, r3
 800c064:	b2ad      	uxth	r5, r5
	while(elementQuan--) {
 800c066:	3602      	adds	r6, #2
 800c068:	4566      	cmp	r6, ip
 800c06a:	d1e6      	bne.n	800c03a <inv_set_hw_smplrt_dmp_odrs+0x3a>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c06c:	e9d4 3258 	ldrd	r3, r2, [r4, #352]	; 0x160
	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800c070:	079e      	lsls	r6, r3, #30
 800c072:	d50c      	bpl.n	800c08e <inv_set_hw_smplrt_dmp_odrs+0x8e>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800c074:	0550      	lsls	r0, r2, #21
 800c076:	f140 830f 	bpl.w	800c698 <inv_set_hw_smplrt_dmp_odrs+0x698>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 800c07a:	f8b4 1248 	ldrh.w	r1, [r4, #584]	; 0x248
 800c07e:	f8b4 0246 	ldrh.w	r0, [r4, #582]	; 0x246
 800c082:	4281      	cmp	r1, r0
 800c084:	bf28      	it	cs
 800c086:	4601      	movcs	r1, r0
 800c088:	f8a4 1106 	strh.w	r1, [r4, #262]	; 0x106
 800c08c:	e005      	b.n	800c09a <inv_set_hw_smplrt_dmp_odrs+0x9a>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800c08e:	0551      	lsls	r1, r2, #21
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 800c090:	bf44      	itt	mi
 800c092:	f8b4 1248 	ldrhmi.w	r1, [r4, #584]	; 0x248
 800c096:	f8a4 1106 	strhmi.w	r1, [r4, #262]	; 0x106
	if (s->bac_status != 0)
 800c09a:	f8b4 1154 	ldrh.w	r1, [r4, #340]	; 0x154
 800c09e:	b129      	cbz	r1, 800c0ac <inv_set_hw_smplrt_dmp_odrs+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 800c0a0:	f8b4 1120 	ldrh.w	r1, [r4, #288]	; 0x120
 800c0a4:	428d      	cmp	r5, r1
 800c0a6:	bf28      	it	cs
 800c0a8:	460d      	movcs	r5, r1
 800c0aa:	b2ad      	uxth	r5, r5
	if (s->flip_pickup_status != 0)
 800c0ac:	f8b4 1158 	ldrh.w	r1, [r4, #344]	; 0x158
 800c0b0:	b129      	cbz	r1, 800c0be <inv_set_hw_smplrt_dmp_odrs+0xbe>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 800c0b2:	f8b4 1122 	ldrh.w	r1, [r4, #290]	; 0x122
 800c0b6:	428d      	cmp	r5, r1
 800c0b8:	bf28      	it	cs
 800c0ba:	460d      	movcs	r5, r1
 800c0bc:	b2ad      	uxth	r5, r5
	if (s->b2s_status != 0)
 800c0be:	f8b4 1156 	ldrh.w	r1, [r4, #342]	; 0x156
 800c0c2:	b129      	cbz	r1, 800c0d0 <inv_set_hw_smplrt_dmp_odrs+0xd0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 800c0c4:	f8b4 1124 	ldrh.w	r1, [r4, #292]	; 0x124
 800c0c8:	428d      	cmp	r5, r1
 800c0ca:	bf28      	it	cs
 800c0cc:	460d      	movcs	r5, r1
 800c0ce:	b2ad      	uxth	r5, r5
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c0d0:	f002 0080 	and.w	r0, r2, #128	; 0x80
 800c0d4:	f403 1c80 	and.w	ip, r3, #1048576	; 0x100000
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800c0d8:	ea50 0e0c 	orrs.w	lr, r0, ip
 800c0dc:	d003      	beq.n	800c0e6 <inv_set_hw_smplrt_dmp_odrs+0xe6>
		lMinOdr = min(lMinOdr, 5);
 800c0de:	2d05      	cmp	r5, #5
 800c0e0:	bf28      	it	cs
 800c0e2:	2505      	movcs	r5, #5
 800c0e4:	b2ad      	uxth	r5, r5
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f2c0 814e 	blt.w	800c388 <inv_set_hw_smplrt_dmp_odrs+0x388>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800c0ec:	f413 6100 	ands.w	r1, r3, #2048	; 0x800
 800c0f0:	f040 814c 	bne.w	800c38c <inv_set_hw_smplrt_dmp_odrs+0x38c>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c0f4:	f413 3a80 	ands.w	sl, r3, #65536	; 0x10000
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c0f8:	bf14      	ite	ne
 800c0fa:	f8b4 6108 	ldrhne.w	r6, [r4, #264]	; 0x108
	unsigned short minDelay = (unsigned short) -1;
 800c0fe:	f64f 76ff 	movweq	r6, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c102:	06d7      	lsls	r7, r2, #27
 800c104:	d505      	bpl.n	800c112 <inv_set_hw_smplrt_dmp_odrs+0x112>
			if (minDelay > odrDelay)
 800c106:	f8b4 7130 	ldrh.w	r7, [r4, #304]	; 0x130
 800c10a:	42be      	cmp	r6, r7
 800c10c:	bf28      	it	cs
 800c10e:	463e      	movcs	r6, r7
 800c110:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c112:	06df      	lsls	r7, r3, #27
 800c114:	d505      	bpl.n	800c122 <inv_set_hw_smplrt_dmp_odrs+0x122>
			if (minDelay > odrDelay)
 800c116:	f8b4 711a 	ldrh.w	r7, [r4, #282]	; 0x11a
 800c11a:	42be      	cmp	r6, r7
 800c11c:	bf28      	it	cs
 800c11e:	463e      	movcs	r6, r7
 800c120:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c122:	f412 6700 	ands.w	r7, r2, #2048	; 0x800
 800c126:	d005      	beq.n	800c134 <inv_set_hw_smplrt_dmp_odrs+0x134>
			if (minDelay > odrDelay)
 800c128:	f8b4 8108 	ldrh.w	r8, [r4, #264]	; 0x108
 800c12c:	4546      	cmp	r6, r8
 800c12e:	bf28      	it	cs
 800c130:	4646      	movcs	r6, r8
 800c132:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c134:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 800c138:	d005      	beq.n	800c146 <inv_set_hw_smplrt_dmp_odrs+0x146>
			if (minDelay > odrDelay)
 800c13a:	f8b4 8140 	ldrh.w	r8, [r4, #320]	; 0x140
 800c13e:	4546      	cmp	r6, r8
 800c140:	bf28      	it	cs
 800c142:	4646      	movcs	r6, r8
 800c144:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c146:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c14a:	d005      	beq.n	800c158 <inv_set_hw_smplrt_dmp_odrs+0x158>
			if (minDelay > odrDelay)
 800c14c:	f8b4 8110 	ldrh.w	r8, [r4, #272]	; 0x110
 800c150:	4546      	cmp	r6, r8
 800c152:	bf28      	it	cs
 800c154:	4646      	movcs	r6, r8
 800c156:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c158:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800c15c:	d005      	beq.n	800c16a <inv_set_hw_smplrt_dmp_odrs+0x16a>
			if (minDelay > odrDelay)
 800c15e:	f8b4 8110 	ldrh.w	r8, [r4, #272]	; 0x110
 800c162:	4546      	cmp	r6, r8
 800c164:	bf28      	it	cs
 800c166:	4646      	movcs	r6, r8
 800c168:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c16a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800c16e:	d005      	beq.n	800c17c <inv_set_hw_smplrt_dmp_odrs+0x17c>
			if (minDelay > odrDelay)
 800c170:	f8b4 8110 	ldrh.w	r8, [r4, #272]	; 0x110
 800c174:	4546      	cmp	r6, r8
 800c176:	bf28      	it	cs
 800c178:	4646      	movcs	r6, r8
 800c17a:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c17c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800c180:	d005      	beq.n	800c18e <inv_set_hw_smplrt_dmp_odrs+0x18e>
			if (minDelay > odrDelay)
 800c182:	f8b4 8136 	ldrh.w	r8, [r4, #310]	; 0x136
 800c186:	4546      	cmp	r6, r8
 800c188:	bf28      	it	cs
 800c18a:	4646      	movcs	r6, r8
 800c18c:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c18e:	f012 0f08 	tst.w	r2, #8
 800c192:	d005      	beq.n	800c1a0 <inv_set_hw_smplrt_dmp_odrs+0x1a0>
			if (minDelay > odrDelay)
 800c194:	f8b4 8136 	ldrh.w	r8, [r4, #310]	; 0x136
 800c198:	4546      	cmp	r6, r8
 800c19a:	bf28      	it	cs
 800c19c:	4646      	movcs	r6, r8
 800c19e:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c1a0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c1a4:	d005      	beq.n	800c1b2 <inv_set_hw_smplrt_dmp_odrs+0x1b2>
			if (minDelay > odrDelay)
 800c1a6:	f8b4 8136 	ldrh.w	r8, [r4, #310]	; 0x136
 800c1aa:	4546      	cmp	r6, r8
 800c1ac:	bf28      	it	cs
 800c1ae:	4646      	movcs	r6, r8
 800c1b0:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c1b2:	f013 0908 	ands.w	r9, r3, #8
 800c1b6:	d005      	beq.n	800c1c4 <inv_set_hw_smplrt_dmp_odrs+0x1c4>
			if (minDelay > odrDelay)
 800c1b8:	f8b4 8112 	ldrh.w	r8, [r4, #274]	; 0x112
 800c1bc:	4546      	cmp	r6, r8
 800c1be:	bf28      	it	cs
 800c1c0:	4646      	movcs	r6, r8
 800c1c2:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c1c4:	b129      	cbz	r1, 800c1d2 <inv_set_hw_smplrt_dmp_odrs+0x1d2>
			if (minDelay > odrDelay)
 800c1c6:	f8b4 8112 	ldrh.w	r8, [r4, #274]	; 0x112
 800c1ca:	4546      	cmp	r6, r8
 800c1cc:	bf28      	it	cs
 800c1ce:	4646      	movcs	r6, r8
 800c1d0:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c1d2:	f013 7800 	ands.w	r8, r3, #33554432	; 0x2000000
 800c1d6:	d005      	beq.n	800c1e4 <inv_set_hw_smplrt_dmp_odrs+0x1e4>
			if (minDelay > odrDelay)
 800c1d8:	f8b4 b138 	ldrh.w	fp, [r4, #312]	; 0x138
 800c1dc:	455e      	cmp	r6, fp
 800c1de:	bf28      	it	cs
 800c1e0:	465e      	movcs	r6, fp
 800c1e2:	b2b6      	uxth	r6, r6
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	da05      	bge.n	800c1f4 <inv_set_hw_smplrt_dmp_odrs+0x1f4>
			if (minDelay > odrDelay)
 800c1e8:	f8b4 b138 	ldrh.w	fp, [r4, #312]	; 0x138
 800c1ec:	455e      	cmp	r6, fp
 800c1ee:	bf28      	it	cs
 800c1f0:	465e      	movcs	r6, fp
 800c1f2:	b2b6      	uxth	r6, r6
	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800c1f4:	f1ba 0f00 	cmp.w	sl, #0
 800c1f8:	f000 80cd 	beq.w	800c396 <inv_set_hw_smplrt_dmp_odrs+0x396>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800c1fc:	2f00      	cmp	r7, #0
 800c1fe:	f000 8246 	beq.w	800c68e <inv_set_hw_smplrt_dmp_odrs+0x68e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 800c202:	f8b4 724c 	ldrh.w	r7, [r4, #588]	; 0x24c
 800c206:	f8b4 a24a 	ldrh.w	sl, [r4, #586]	; 0x24a
 800c20a:	4557      	cmp	r7, sl
 800c20c:	bf28      	it	cs
 800c20e:	4657      	movcs	r7, sl
 800c210:	f8a4 7108 	strh.w	r7, [r4, #264]	; 0x108
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800c214:	2b00      	cmp	r3, #0
 800c216:	f2c0 80c8 	blt.w	800c3aa <inv_set_hw_smplrt_dmp_odrs+0x3aa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800c21a:	2900      	cmp	r1, #0
 800c21c:	f040 80c5 	bne.w	800c3aa <inv_set_hw_smplrt_dmp_odrs+0x3aa>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c220:	045f      	lsls	r7, r3, #17
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c222:	bf4c      	ite	mi
 800c224:	f8b4 710c 	ldrhmi.w	r7, [r4, #268]	; 0x10c
	unsigned short minDelay = (unsigned short) -1;
 800c228:	f64f 77ff 	movwpl	r7, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c22c:	0752      	lsls	r2, r2, #29
 800c22e:	d505      	bpl.n	800c23c <inv_set_hw_smplrt_dmp_odrs+0x23c>
			if (minDelay > odrDelay)
 800c230:	f8b4 2132 	ldrh.w	r2, [r4, #306]	; 0x132
 800c234:	4297      	cmp	r7, r2
 800c236:	bf28      	it	cs
 800c238:	4617      	movcs	r7, r2
 800c23a:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c23c:	075a      	lsls	r2, r3, #29
 800c23e:	d505      	bpl.n	800c24c <inv_set_hw_smplrt_dmp_odrs+0x24c>
			if (minDelay > odrDelay)
 800c240:	f8b4 211c 	ldrh.w	r2, [r4, #284]	; 0x11c
 800c244:	4297      	cmp	r7, r2
 800c246:	bf28      	it	cs
 800c248:	4617      	movcs	r7, r2
 800c24a:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c24c:	01da      	lsls	r2, r3, #7
 800c24e:	d505      	bpl.n	800c25c <inv_set_hw_smplrt_dmp_odrs+0x25c>
			if (minDelay > odrDelay)
 800c250:	f8b4 2142 	ldrh.w	r2, [r4, #322]	; 0x142
 800c254:	4297      	cmp	r7, r2
 800c256:	bf28      	it	cs
 800c258:	4617      	movcs	r7, r2
 800c25a:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c25c:	f1bc 0f00 	cmp.w	ip, #0
 800c260:	d005      	beq.n	800c26e <inv_set_hw_smplrt_dmp_odrs+0x26e>
			if (minDelay > odrDelay)
 800c262:	f8b4 212a 	ldrh.w	r2, [r4, #298]	; 0x12a
 800c266:	4297      	cmp	r7, r2
 800c268:	bf28      	it	cs
 800c26a:	4617      	movcs	r7, r2
 800c26c:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c26e:	f1b9 0f00 	cmp.w	r9, #0
 800c272:	d005      	beq.n	800c280 <inv_set_hw_smplrt_dmp_odrs+0x280>
			if (minDelay > odrDelay)
 800c274:	f8b4 212c 	ldrh.w	r2, [r4, #300]	; 0x12c
 800c278:	4297      	cmp	r7, r2
 800c27a:	bf28      	it	cs
 800c27c:	4617      	movcs	r7, r2
 800c27e:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c280:	b129      	cbz	r1, 800c28e <inv_set_hw_smplrt_dmp_odrs+0x28e>
			if (minDelay > odrDelay)
 800c282:	f8b4 212c 	ldrh.w	r2, [r4, #300]	; 0x12c
 800c286:	4297      	cmp	r7, r2
 800c288:	bf28      	it	cs
 800c28a:	4617      	movcs	r7, r2
 800c28c:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c28e:	b128      	cbz	r0, 800c29c <inv_set_hw_smplrt_dmp_odrs+0x29c>
			if (minDelay > odrDelay)
 800c290:	f8b4 214c 	ldrh.w	r2, [r4, #332]	; 0x14c
 800c294:	4297      	cmp	r7, r2
 800c296:	bf28      	it	cs
 800c298:	4617      	movcs	r7, r2
 800c29a:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c29c:	f1b8 0f00 	cmp.w	r8, #0
 800c2a0:	d005      	beq.n	800c2ae <inv_set_hw_smplrt_dmp_odrs+0x2ae>
			if (minDelay > odrDelay)
 800c2a2:	f8b4 214e 	ldrh.w	r2, [r4, #334]	; 0x14e
 800c2a6:	4297      	cmp	r7, r2
 800c2a8:	bf28      	it	cs
 800c2aa:	4617      	movcs	r7, r2
 800c2ac:	b2bf      	uxth	r7, r7
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	da05      	bge.n	800c2be <inv_set_hw_smplrt_dmp_odrs+0x2be>
			if (minDelay > odrDelay)
 800c2b2:	f8b4 214e 	ldrh.w	r2, [r4, #334]	; 0x14e
 800c2b6:	4297      	cmp	r7, r2
 800c2b8:	bf28      	it	cs
 800c2ba:	4617      	movcs	r7, r2
 800c2bc:	b2bf      	uxth	r7, r7
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800c2be:	f1be 0f00 	cmp.w	lr, #0
 800c2c2:	d003      	beq.n	800c2cc <inv_set_hw_smplrt_dmp_odrs+0x2cc>
		lMinOdr= min(lMinOdr, 15);
 800c2c4:	2f0f      	cmp	r7, #15
 800c2c6:	bf28      	it	cs
 800c2c8:	270f      	movcs	r7, #15
 800c2ca:	b2bf      	uxth	r7, r7
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	db71      	blt.n	800c3b4 <inv_set_hw_smplrt_dmp_odrs+0x3b4>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800c2d0:	2900      	cmp	r1, #0
 800c2d2:	d16f      	bne.n	800c3b4 <inv_set_hw_smplrt_dmp_odrs+0x3b4>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c2d4:	0659      	lsls	r1, r3, #25
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c2d6:	bf4c      	ite	mi
 800c2d8:	f8b4 2118 	ldrhmi.w	r2, [r4, #280]	; 0x118
	unsigned short minDelay = (unsigned short) -1;
 800c2dc:	f64f 72ff 	movwpl	r2, #65535	; 0xffff
 800c2e0:	9200      	str	r2, [sp, #0]
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c2e2:	00da      	lsls	r2, r3, #3
 800c2e4:	d506      	bpl.n	800c2f4 <inv_set_hw_smplrt_dmp_odrs+0x2f4>
			if (minDelay > odrDelay)
 800c2e6:	9a00      	ldr	r2, [sp, #0]
 800c2e8:	f8b4 313e 	ldrh.w	r3, [r4, #318]	; 0x13e
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	bf28      	it	cs
 800c2f0:	461a      	movcs	r2, r3
 800c2f2:	9200      	str	r2, [sp, #0]
	minDly = min(minDly_gyro, minDly_accel);
 800c2f4:	42ae      	cmp	r6, r5
 800c2f6:	46b0      	mov	r8, r6
 800c2f8:	bf28      	it	cs
 800c2fa:	46a8      	movcs	r8, r5
 800c2fc:	fa1f f888 	uxth.w	r8, r8
	minDly = min(minDly, minDly_cpass);
 800c300:	45b8      	cmp	r8, r7
	minDly = min(minDly, minDly_pressure);
 800c302:	9b00      	ldr	r3, [sp, #0]
	minDly = min(minDly, minDly_cpass);
 800c304:	bf28      	it	cs
 800c306:	46b8      	movcs	r8, r7
 800c308:	fa1f f888 	uxth.w	r8, r8
	minDly = min(minDly, minDly_pressure);
 800c30c:	4598      	cmp	r8, r3
 800c30e:	bf28      	it	cs
 800c310:	4698      	movcs	r8, r3
		if (minDly==1) {
 800c312:	f1b8 0f01 	cmp.w	r8, #1
 800c316:	f000 834a 	beq.w	800c9ae <inv_set_hw_smplrt_dmp_odrs+0x9ae>
			if (s->go_back_lp_when_odr_low) {
 800c31a:	f894 3244 	ldrb.w	r3, [r4, #580]	; 0x244
 800c31e:	2b00      	cmp	r3, #0
 800c320:	f040 833e 	bne.w	800c9a0 <inv_set_hw_smplrt_dmp_odrs+0x9a0>
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800c324:	9a00      	ldr	r2, [sp, #0]
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 800c326:	f64f 73ff 	movw	r3, #65535	; 0xffff
	minDly = min(minDly, minDly_pressure);
 800c32a:	429f      	cmp	r7, r3
 800c32c:	bf0c      	ite	eq
 800c32e:	461f      	moveq	r7, r3
 800c330:	4647      	movne	r7, r8
 800c332:	429d      	cmp	r5, r3
 800c334:	bf0c      	ite	eq
 800c336:	461d      	moveq	r5, r3
 800c338:	4645      	movne	r5, r8
 800c33a:	429e      	cmp	r6, r3
 800c33c:	bf0c      	ite	eq
 800c33e:	461e      	moveq	r6, r3
 800c340:	4646      	movne	r6, r8
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800c342:	429a      	cmp	r2, r3
	if (s->bac_request != 0) {
 800c344:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800c348:	bf0c      	ite	eq
 800c34a:	9701      	streq	r7, [sp, #4]
	minDly = min(minDly, minDly_pressure);
 800c34c:	e9cd 8800 	strdne	r8, r8, [sp]
	if (s->bac_request != 0) {
 800c350:	b3ab      	cbz	r3, 800c3be <inv_set_hw_smplrt_dmp_odrs+0x3be>
	if( delayInMs < 2 ){
 800c352:	2d01      	cmp	r5, #1
 800c354:	f240 81aa 	bls.w	800c6ac <inv_set_hw_smplrt_dmp_odrs+0x6ac>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 800c358:	2d12      	cmp	r5, #18
 800c35a:	bf28      	it	cs
 800c35c:	2512      	movcs	r5, #18
 800c35e:	b2ad      	uxth	r5, r5
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800c360:	1eab      	subs	r3, r5, #2
 800c362:	2b01      	cmp	r3, #1
 800c364:	f240 8346 	bls.w	800c9f4 <inv_set_hw_smplrt_dmp_odrs+0x9f4>
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 800c368:	1f2b      	subs	r3, r5, #4
 800c36a:	2b03      	cmp	r3, #3
 800c36c:	f240 838b 	bls.w	800ca86 <inv_set_hw_smplrt_dmp_odrs+0xa86>
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 800c370:	3d08      	subs	r5, #8
 800c372:	2d08      	cmp	r5, #8
 800c374:	f200 839e 	bhi.w	800cab4 <inv_set_hw_smplrt_dmp_odrs+0xab4>
 800c378:	f242 3b28 	movw	fp, #9000	; 0x2328
 800c37c:	f04f 0a09 	mov.w	sl, #9
 800c380:	46d9      	mov	r9, fp
 800c382:	2508      	movs	r5, #8
	lfreq = DMP_ALGO_FREQ_112;
 800c384:	2170      	movs	r1, #112	; 0x70
 800c386:	e33e      	b.n	800ca06 <inv_set_hw_smplrt_dmp_odrs+0xa06>
 800c388:	f403 6100 	and.w	r1, r3, #2048	; 0x800
		lMinOdr = min(lMinOdr, 5);
 800c38c:	2d05      	cmp	r5, #5
 800c38e:	bf28      	it	cs
 800c390:	2505      	movcs	r5, #5
 800c392:	b2ad      	uxth	r5, r5
 800c394:	e6ae      	b.n	800c0f4 <inv_set_hw_smplrt_dmp_odrs+0xf4>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800c396:	2f00      	cmp	r7, #0
 800c398:	f43f af3c 	beq.w	800c214 <inv_set_hw_smplrt_dmp_odrs+0x214>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 800c39c:	f8b4 724c 	ldrh.w	r7, [r4, #588]	; 0x24c
 800c3a0:	f8a4 7108 	strh.w	r7, [r4, #264]	; 0x108
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	f6bf af38 	bge.w	800c21a <inv_set_hw_smplrt_dmp_odrs+0x21a>
		lMinOdr	= min(lMinOdr, 5);
 800c3aa:	2e05      	cmp	r6, #5
 800c3ac:	bf28      	it	cs
 800c3ae:	2605      	movcs	r6, #5
 800c3b0:	b2b6      	uxth	r6, r6
 800c3b2:	e735      	b.n	800c220 <inv_set_hw_smplrt_dmp_odrs+0x220>
		lMinOdr = min(lMinOdr, 28);
 800c3b4:	2f1c      	cmp	r7, #28
 800c3b6:	bf28      	it	cs
 800c3b8:	271c      	movcs	r7, #28
 800c3ba:	b2bf      	uxth	r7, r7
 800c3bc:	e78a      	b.n	800c2d4 <inv_set_hw_smplrt_dmp_odrs+0x2d4>
	if (s->b2s_status != 0) {
 800c3be:	f8b4 9156 	ldrh.w	r9, [r4, #342]	; 0x156
 800c3c2:	f1b9 0f00 	cmp.w	r9, #0
 800c3c6:	f040 82fc 	bne.w	800c9c2 <inv_set_hw_smplrt_dmp_odrs+0x9c2>
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 800c3ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c3ce:	4295      	cmp	r5, r2
 800c3d0:	f040 8379 	bne.w	800cac6 <inv_set_hw_smplrt_dmp_odrs+0xac6>
 800c3d4:	46ca      	mov	sl, r9
	int result = 0;
 800c3d6:	46cb      	mov	fp, r9
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 800c3d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c3dc:	4296      	cmp	r6, r2
 800c3de:	f000 80e4 	beq.w	800c5aa <inv_set_hw_smplrt_dmp_odrs+0x5aa>
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 800c3e2:	2ec8      	cmp	r6, #200	; 0xc8
 800c3e4:	46b2      	mov	sl, r6
 800c3e6:	bf28      	it	cs
 800c3e8:	f04f 0ac8 	movcs.w	sl, #200	; 0xc8
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800c3ec:	4aad      	ldr	r2, [pc, #692]	; (800c6a4 <inv_set_hw_smplrt_dmp_odrs+0x6a4>)
 800c3ee:	fa1f fa8a 	uxth.w	sl, sl
 800c3f2:	f240 4165 	movw	r1, #1125	; 0x465
 800c3f6:	fb01 fa0a 	mul.w	sl, r1, sl
 800c3fa:	fba2 3a0a 	umull	r3, sl, r2, sl
		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800c3fe:	f8b4 2238 	ldrh.w	r2, [r4, #568]	; 0x238
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800c402:	f3ca 198f 	ubfx	r9, sl, #6, #16
		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800c406:	454a      	cmp	r2, r9
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800c408:	ea4f 1a9a 	mov.w	sl, sl, lsr #6
		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800c40c:	d009      	beq.n	800c422 <inv_set_hw_smplrt_dmp_odrs+0x422>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800c40e:	f10a 31ff 	add.w	r1, sl, #4294967295
 800c412:	b2c9      	uxtb	r1, r1
 800c414:	4620      	mov	r0, r4
 800c416:	f001 faaf 	bl	800d978 <inv_icm20948_set_gyro_divider>
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 800c41a:	f8a4 9238 	strh.w	r9, [r4, #568]	; 0x238
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800c41e:	ea4b 0b00 	orr.w	fp, fp, r0
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c422:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
 800c426:	f8d4 0164 	ldr.w	r0, [r4, #356]	; 0x164
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c42a:	03ca      	lsls	r2, r1, #15
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c42c:	bf4c      	ite	mi
 800c42e:	f8b4 2108 	ldrhmi.w	r2, [r4, #264]	; 0x108
	unsigned short minDelay = (unsigned short) -1;
 800c432:	f64f 72ff 	movwpl	r2, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c436:	06c3      	lsls	r3, r0, #27
 800c438:	d504      	bpl.n	800c444 <inv_set_hw_smplrt_dmp_odrs+0x444>
			if (minDelay > odrDelay)
 800c43a:	f8b4 c130 	ldrh.w	ip, [r4, #304]	; 0x130
 800c43e:	4562      	cmp	r2, ip
 800c440:	bf28      	it	cs
 800c442:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c444:	06cb      	lsls	r3, r1, #27
 800c446:	d504      	bpl.n	800c452 <inv_set_hw_smplrt_dmp_odrs+0x452>
			if (minDelay > odrDelay)
 800c448:	f8b4 c11a 	ldrh.w	ip, [r4, #282]	; 0x11a
 800c44c:	4562      	cmp	r2, ip
 800c44e:	bf28      	it	cs
 800c450:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c452:	0500      	lsls	r0, r0, #20
 800c454:	d504      	bpl.n	800c460 <inv_set_hw_smplrt_dmp_odrs+0x460>
			if (minDelay > odrDelay)
 800c456:	f8b4 0108 	ldrh.w	r0, [r4, #264]	; 0x108
 800c45a:	4282      	cmp	r2, r0
 800c45c:	bf28      	it	cs
 800c45e:	4602      	movcs	r2, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c460:	014b      	lsls	r3, r1, #5
 800c462:	d504      	bpl.n	800c46e <inv_set_hw_smplrt_dmp_odrs+0x46e>
			if (minDelay > odrDelay)
 800c464:	f8b4 0140 	ldrh.w	r0, [r4, #320]	; 0x140
 800c468:	4282      	cmp	r2, r0
 800c46a:	bf28      	it	cs
 800c46c:	4602      	movcs	r2, r0
	if (minDelay != 0xFFFF) {
 800c46e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c472:	4282      	cmp	r2, r0
 800c474:	d017      	beq.n	800c4a6 <inv_set_hw_smplrt_dmp_odrs+0x4a6>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c476:	f240 4165 	movw	r1, #1125	; 0x465
 800c47a:	fb01 f202 	mul.w	r2, r1, r2
 800c47e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c482:	fb01 f10a 	mul.w	r1, r1, sl
 800c486:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c48a:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c48e:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c490:	f8a4 10be 	strh.w	r1, [r4, #190]	; 0xbe
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c494:	b212      	sxth	r2, r2
 800c496:	2101      	movs	r1, #1
 800c498:	4620      	mov	r0, r4
 800c49a:	f002 fea1 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	return result;
 800c49e:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 800c4a2:	ea4b 0b00 	orr.w	fp, fp, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4a6:	06c8      	lsls	r0, r1, #27
 800c4a8:	f100 8201 	bmi.w	800c8ae <inv_set_hw_smplrt_dmp_odrs+0x8ae>
 800c4ac:	014a      	lsls	r2, r1, #5
 800c4ae:	f100 8220 	bmi.w	800c8f2 <inv_set_hw_smplrt_dmp_odrs+0x8f2>
 800c4b2:	0588      	lsls	r0, r1, #22
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c4b4:	bf4c      	ite	mi
 800c4b6:	f8b4 0110 	ldrhmi.w	r0, [r4, #272]	; 0x110
	unsigned short minDelay = (unsigned short) -1;
 800c4ba:	f64f 70ff 	movwpl	r0, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4be:	040a      	lsls	r2, r1, #16
 800c4c0:	d504      	bpl.n	800c4cc <inv_set_hw_smplrt_dmp_odrs+0x4cc>
			if (minDelay > odrDelay)
 800c4c2:	f8b4 2110 	ldrh.w	r2, [r4, #272]	; 0x110
 800c4c6:	4290      	cmp	r0, r2
 800c4c8:	bf28      	it	cs
 800c4ca:	4610      	movcs	r0, r2
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4cc:	054b      	lsls	r3, r1, #21
 800c4ce:	d504      	bpl.n	800c4da <inv_set_hw_smplrt_dmp_odrs+0x4da>
			if (minDelay > odrDelay)
 800c4d0:	f8b4 2110 	ldrh.w	r2, [r4, #272]	; 0x110
 800c4d4:	4290      	cmp	r0, r2
 800c4d6:	bf28      	it	cs
 800c4d8:	4610      	movcs	r0, r2
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4da:	008a      	lsls	r2, r1, #2
 800c4dc:	d504      	bpl.n	800c4e8 <inv_set_hw_smplrt_dmp_odrs+0x4e8>
			if (minDelay > odrDelay)
 800c4de:	f8b4 2136 	ldrh.w	r2, [r4, #310]	; 0x136
 800c4e2:	4290      	cmp	r0, r2
 800c4e4:	bf28      	it	cs
 800c4e6:	4610      	movcs	r0, r2
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c4e8:	f8d4 2164 	ldr.w	r2, [r4, #356]	; 0x164
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4ec:	0713      	lsls	r3, r2, #28
 800c4ee:	d504      	bpl.n	800c4fa <inv_set_hw_smplrt_dmp_odrs+0x4fa>
			if (minDelay > odrDelay)
 800c4f0:	f8b4 2136 	ldrh.w	r2, [r4, #310]	; 0x136
 800c4f4:	4290      	cmp	r0, r2
 800c4f6:	bf28      	it	cs
 800c4f8:	4610      	movcs	r0, r2
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c4fa:	004a      	lsls	r2, r1, #1
 800c4fc:	d504      	bpl.n	800c508 <inv_set_hw_smplrt_dmp_odrs+0x508>
			if (minDelay > odrDelay)
 800c4fe:	f8b4 2136 	ldrh.w	r2, [r4, #310]	; 0x136
 800c502:	4290      	cmp	r0, r2
 800c504:	bf28      	it	cs
 800c506:	4610      	movcs	r0, r2
	if (minDelay != 0xFFFF) {
 800c508:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c50c:	4290      	cmp	r0, r2
 800c50e:	d017      	beq.n	800c540 <inv_set_hw_smplrt_dmp_odrs+0x540>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c510:	f240 4265 	movw	r2, #1125	; 0x465
 800c514:	fb02 f000 	mul.w	r0, r2, r0
 800c518:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c51c:	fb02 f20a 	mul.w	r2, r2, sl
 800c520:	fbb0 f2f2 	udiv	r2, r0, r2
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c524:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c528:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c52a:	f8a4 10c6 	strh.w	r1, [r4, #198]	; 0xc6
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c52e:	b212      	sxth	r2, r2
 800c530:	2105      	movs	r1, #5
 800c532:	4620      	mov	r0, r4
 800c534:	f002 fe54 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	return result;
 800c538:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800c53c:	ea4b 0b00 	orr.w	fp, fp, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c540:	070b      	lsls	r3, r1, #28
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c542:	bf4c      	ite	mi
 800c544:	f8b4 2112 	ldrhmi.w	r2, [r4, #274]	; 0x112
	unsigned short minDelay = (unsigned short) -1;
 800c548:	f64f 72ff 	movwpl	r2, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c54c:	0508      	lsls	r0, r1, #20
 800c54e:	d504      	bpl.n	800c55a <inv_set_hw_smplrt_dmp_odrs+0x55a>
			if (minDelay > odrDelay)
 800c550:	f8b4 0112 	ldrh.w	r0, [r4, #274]	; 0x112
 800c554:	4282      	cmp	r2, r0
 800c556:	bf28      	it	cs
 800c558:	4602      	movcs	r2, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c55a:	018b      	lsls	r3, r1, #6
 800c55c:	d504      	bpl.n	800c568 <inv_set_hw_smplrt_dmp_odrs+0x568>
			if (minDelay > odrDelay)
 800c55e:	f8b4 0138 	ldrh.w	r0, [r4, #312]	; 0x138
 800c562:	4282      	cmp	r2, r0
 800c564:	bf28      	it	cs
 800c566:	4602      	movcs	r2, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c568:	2900      	cmp	r1, #0
 800c56a:	da04      	bge.n	800c576 <inv_set_hw_smplrt_dmp_odrs+0x576>
			if (minDelay > odrDelay)
 800c56c:	f8b4 1138 	ldrh.w	r1, [r4, #312]	; 0x138
 800c570:	428a      	cmp	r2, r1
 800c572:	bf28      	it	cs
 800c574:	460a      	movcs	r2, r1
	if (minDelay != 0xFFFF) {
 800c576:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c57a:	428a      	cmp	r2, r1
 800c57c:	d015      	beq.n	800c5aa <inv_set_hw_smplrt_dmp_odrs+0x5aa>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c57e:	f240 4165 	movw	r1, #1125	; 0x465
 800c582:	fb01 f202 	mul.w	r2, r1, r2
 800c586:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c58a:	fb01 f10a 	mul.w	r1, r1, sl
 800c58e:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c592:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c596:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c598:	f8a4 10c8 	strh.w	r1, [r4, #200]	; 0xc8
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c59c:	b212      	sxth	r2, r2
 800c59e:	2106      	movs	r1, #6
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f002 fe1d 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 800c5a6:	ea4b 0b00 	orr.w	fp, fp, r0
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 800c5aa:	9b01      	ldr	r3, [sp, #4]
 800c5ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d068      	beq.n	800c686 <inv_set_hw_smplrt_dmp_odrs+0x686>
		unsigned int lI2cEffectiveDivider = 0;
 800c5b4:	2100      	movs	r1, #0
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800c5b6:	4295      	cmp	r5, r2
		unsigned int lI2cEffectiveDivider = 0;
 800c5b8:	9105      	str	r1, [sp, #20]
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800c5ba:	f000 81a2 	beq.w	800c902 <inv_set_hw_smplrt_dmp_odrs+0x902>
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800c5be:	aa05      	add	r2, sp, #20
 800c5c0:	4651      	mov	r1, sl
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	f7ff fba0 	bl	800bd08 <inv_icm20948_secondary_set_odr>
 800c5c8:	ea4b 0b00 	orr.w	fp, fp, r0
		if (minDly_cpass != 0xFFFF) {
 800c5cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c5d0:	4297      	cmp	r7, r2
 800c5d2:	d02d      	beq.n	800c630 <inv_set_hw_smplrt_dmp_odrs+0x630>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c5d4:	e9d4 1058 	ldrd	r1, r0, [r4, #352]	; 0x160
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c5d8:	044d      	lsls	r5, r1, #17
 800c5da:	f100 81db 	bmi.w	800c994 <inv_set_hw_smplrt_dmp_odrs+0x994>
 800c5de:	0740      	lsls	r0, r0, #29
 800c5e0:	d520      	bpl.n	800c624 <inv_set_hw_smplrt_dmp_odrs+0x624>
			if (minDelay > odrDelay)
 800c5e2:	f8b4 0132 	ldrh.w	r0, [r4, #306]	; 0x132
 800c5e6:	4282      	cmp	r2, r0
 800c5e8:	bf28      	it	cs
 800c5ea:	4602      	movcs	r2, r0
	if (minDelay != 0xFFFF) {
 800c5ec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c5f0:	4282      	cmp	r2, r0
 800c5f2:	d017      	beq.n	800c624 <inv_set_hw_smplrt_dmp_odrs+0x624>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c5f4:	f240 4165 	movw	r1, #1125	; 0x465
 800c5f8:	fb01 f202 	mul.w	r2, r1, r2
 800c5fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c600:	fb01 f109 	mul.w	r1, r1, r9
 800c604:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c608:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c60c:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c60e:	f8a4 10c2 	strh.w	r1, [r4, #194]	; 0xc2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c612:	b212      	sxth	r2, r2
 800c614:	2103      	movs	r1, #3
 800c616:	4620      	mov	r0, r4
 800c618:	f002 fde2 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	return result;
 800c61c:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 800c620:	ea4b 0b00 	orr.w	fp, fp, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c624:	074f      	lsls	r7, r1, #29
 800c626:	f100 818d 	bmi.w	800c944 <inv_set_hw_smplrt_dmp_odrs+0x944>
 800c62a:	01ce      	lsls	r6, r1, #7
 800c62c:	f100 81aa 	bmi.w	800c984 <inv_set_hw_smplrt_dmp_odrs+0x984>
		if (minDly_pressure != 0xFFFF)
 800c630:	9b00      	ldr	r3, [sp, #0]
 800c632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c636:	4293      	cmp	r3, r2
 800c638:	d025      	beq.n	800c686 <inv_set_hw_smplrt_dmp_odrs+0x686>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c63a:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c63e:	0648      	lsls	r0, r1, #25
 800c640:	f100 817a 	bmi.w	800c938 <inv_set_hw_smplrt_dmp_odrs+0x938>
 800c644:	00c9      	lsls	r1, r1, #3
 800c646:	d51e      	bpl.n	800c686 <inv_set_hw_smplrt_dmp_odrs+0x686>
			if (minDelay > odrDelay)
 800c648:	f8b4 113e 	ldrh.w	r1, [r4, #318]	; 0x13e
 800c64c:	428a      	cmp	r2, r1
 800c64e:	bf28      	it	cs
 800c650:	460a      	movcs	r2, r1
	if (minDelay != 0xFFFF) {
 800c652:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c656:	428a      	cmp	r2, r1
 800c658:	d015      	beq.n	800c686 <inv_set_hw_smplrt_dmp_odrs+0x686>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c65a:	f240 4165 	movw	r1, #1125	; 0x465
 800c65e:	fb01 f202 	mul.w	r2, r1, r2
 800c662:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c666:	fb01 f109 	mul.w	r1, r1, r9
 800c66a:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c66e:	fb19 f902 	smulbb	r9, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c672:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c674:	f8a4 90ce 	strh.w	r9, [r4, #206]	; 0xce
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c678:	b212      	sxth	r2, r2
 800c67a:	2109      	movs	r1, #9
 800c67c:	4620      	mov	r0, r4
 800c67e:	f002 fdaf 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 800c682:	ea4b 0b00 	orr.w	fp, fp, r0
}
 800c686:	4658      	mov	r0, fp
 800c688:	b011      	add	sp, #68	; 0x44
 800c68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 800c68e:	f8b4 724a 	ldrh.w	r7, [r4, #586]	; 0x24a
 800c692:	f8a4 7108 	strh.w	r7, [r4, #264]	; 0x108
 800c696:	e5bd      	b.n	800c214 <inv_set_hw_smplrt_dmp_odrs+0x214>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 800c698:	f8b4 1246 	ldrh.w	r1, [r4, #582]	; 0x246
 800c69c:	f8a4 1106 	strh.w	r1, [r4, #262]	; 0x106
 800c6a0:	e4fb      	b.n	800c09a <inv_set_hw_smplrt_dmp_odrs+0x9a>
 800c6a2:	bf00      	nop
 800c6a4:	10624dd3 	.word	0x10624dd3
 800c6a8:	0801b500 	.word	0x0801b500
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 800c6ac:	f44f 7161 	mov.w	r1, #900	; 0x384
 800c6b0:	4620      	mov	r0, r4
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c6b2:	f04f 0a01 	mov.w	sl, #1
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 800c6b6:	f003 f84b 	bl	800f750 <dmp_icm20948_set_bac_rate>
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c6ba:	2200      	movs	r2, #0
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c6bc:	f8a4 a0d6 	strh.w	sl, [r4, #214]	; 0xd6
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c6c0:	210d      	movs	r1, #13
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	f002 fd8c 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	if (s->b2s_status != 0) {
 800c6c8:	f8b4 2156 	ldrh.w	r2, [r4, #342]	; 0x156
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c6cc:	4683      	mov	fp, r0
	if (s->b2s_status != 0) {
 800c6ce:	2a00      	cmp	r2, #0
 800c6d0:	f000 81b9 	beq.w	800ca46 <inv_set_hw_smplrt_dmp_odrs+0xa46>
 800c6d4:	f240 4365 	movw	r3, #1125	; 0x465
 800c6d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c6dc:	46d1      	mov	r9, sl
 800c6de:	9303      	str	r3, [sp, #12]
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800c6e0:	4655      	mov	r5, sl
	lfreq = DMP_ALGO_FREQ_900;
 800c6e2:	f44f 7161 	mov.w	r1, #900	; 0x384
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	9202      	str	r2, [sp, #8]
 800c6ea:	f003 f85b 	bl	800f7a4 <dmp_icm20948_set_b2s_rate>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c6ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6f2:	fbb3 f2f2 	udiv	r2, r3, r2
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c6f6:	fb12 f109 	smulbb	r1, r2, r9
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c6fa:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c6fc:	f8a4 10da 	strh.w	r1, [r4, #218]	; 0xda
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c700:	b212      	sxth	r2, r2
 800c702:	210f      	movs	r1, #15
 800c704:	4620      	mov	r0, r4
 800c706:	f002 fd6b 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 800c70a:	ea4b 0b00 	orr.w	fp, fp, r0
		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 800c70e:	f8b4 2236 	ldrh.w	r2, [r4, #566]	; 0x236
 800c712:	454a      	cmp	r2, r9
 800c714:	d01e      	beq.n	800c754 <inv_set_hw_smplrt_dmp_odrs+0x754>
	switch (hw_smplrt_divider) {
 800c716:	f1a9 020a 	sub.w	r2, r9, #10
 800c71a:	b292      	uxth	r2, r2
 800c71c:	2a0c      	cmp	r2, #12
 800c71e:	bf96      	itet	ls
 800c720:	49ca      	ldrls	r1, [pc, #808]	; (800ca4c <inv_set_hw_smplrt_dmp_odrs+0xa4c>)
		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 800c722:	49cb      	ldrhi	r1, [pc, #812]	; (800ca50 <inv_set_hw_smplrt_dmp_odrs+0xa50>)
 800c724:	f851 1022 	ldrls.w	r1, [r1, r2, lsl #2]
	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 800c728:	4620      	mov	r0, r4
 800c72a:	f002 fec7 	bl	800f4bc <dmp_icm20948_set_accel_feedback_gain>
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800c72e:	4649      	mov	r1, r9
	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 800c730:	9002      	str	r0, [sp, #8]
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800c732:	4620      	mov	r0, r4
 800c734:	f7ff fc00 	bl	800bf38 <inv_icm20948_ctrl_set_accel_cal_params>
 800c738:	9b02      	ldr	r3, [sp, #8]
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800c73a:	f109 31ff 	add.w	r1, r9, #4294967295
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800c73e:	4318      	orrs	r0, r3
 800c740:	ea40 0b0b 	orr.w	fp, r0, fp
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800c744:	b209      	sxth	r1, r1
 800c746:	4620      	mov	r0, r4
 800c748:	f001 f932 	bl	800d9b0 <inv_icm20948_set_accel_divider>
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 800c74c:	f8a4 9236 	strh.w	r9, [r4, #566]	; 0x236
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800c750:	ea4b 0b00 	orr.w	fp, fp, r0
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c754:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c758:	078b      	lsls	r3, r1, #30
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c75a:	bf4c      	ite	mi
 800c75c:	f8b4 2106 	ldrhmi.w	r2, [r4, #262]	; 0x106
	unsigned short minDelay = (unsigned short) -1;
 800c760:	f64f 72ff 	movwpl	r2, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c764:	0208      	lsls	r0, r1, #8
 800c766:	d504      	bpl.n	800c772 <inv_set_hw_smplrt_dmp_odrs+0x772>
			if (minDelay > odrDelay)
 800c768:	f8b4 012e 	ldrh.w	r0, [r4, #302]	; 0x12e
 800c76c:	4282      	cmp	r2, r0
 800c76e:	bf28      	it	cs
 800c770:	4602      	movcs	r2, r0
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800c772:	f8d4 0164 	ldr.w	r0, [r4, #356]	; 0x164
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c776:	0543      	lsls	r3, r0, #21
 800c778:	d504      	bpl.n	800c784 <inv_set_hw_smplrt_dmp_odrs+0x784>
			if (minDelay > odrDelay)
 800c77a:	f8b4 c106 	ldrh.w	ip, [r4, #262]	; 0x106
 800c77e:	4562      	cmp	r2, ip
 800c780:	bf28      	it	cs
 800c782:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c784:	054b      	lsls	r3, r1, #21
 800c786:	d504      	bpl.n	800c792 <inv_set_hw_smplrt_dmp_odrs+0x792>
			if (minDelay > odrDelay)
 800c788:	f8b4 c126 	ldrh.w	ip, [r4, #294]	; 0x126
 800c78c:	4562      	cmp	r2, ip
 800c78e:	bf28      	it	cs
 800c790:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c792:	004b      	lsls	r3, r1, #1
 800c794:	d504      	bpl.n	800c7a0 <inv_set_hw_smplrt_dmp_odrs+0x7a0>
			if (minDelay > odrDelay)
 800c796:	f8b4 c148 	ldrh.w	ip, [r4, #328]	; 0x148
 800c79a:	4562      	cmp	r2, ip
 800c79c:	bf28      	it	cs
 800c79e:	4662      	movcs	r2, ip
	if (minDelay != 0xFFFF) {
 800c7a0:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800c7a4:	4562      	cmp	r2, ip
 800c7a6:	d017      	beq.n	800c7d8 <inv_set_hw_smplrt_dmp_odrs+0x7d8>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c7a8:	f240 4165 	movw	r1, #1125	; 0x465
 800c7ac:	fb01 f202 	mul.w	r2, r1, r2
 800c7b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c7b4:	fb01 f10a 	mul.w	r1, r1, sl
 800c7b8:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c7bc:	fb12 f109 	smulbb	r1, r2, r9
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c7c0:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c7c2:	f8a4 10bc 	strh.w	r1, [r4, #188]	; 0xbc
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c7c6:	b212      	sxth	r2, r2
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f002 fd08 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 800c7d0:	ea4b 0b00 	orr.w	fp, fp, r0
 800c7d4:	e9d4 1058 	ldrd	r1, r0, [r4, #352]	; 0x160
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c7d8:	02cb      	lsls	r3, r1, #11
 800c7da:	d43f      	bmi.n	800c85c <inv_set_hw_smplrt_dmp_odrs+0x85c>
 800c7dc:	0602      	lsls	r2, r0, #24
 800c7de:	d45e      	bmi.n	800c89e <inv_set_hw_smplrt_dmp_odrs+0x89e>
 800c7e0:	034a      	lsls	r2, r1, #13
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c7e2:	bf4c      	ite	mi
 800c7e4:	f8b4 211e 	ldrhmi.w	r2, [r4, #286]	; 0x11e
	unsigned short minDelay = (unsigned short) -1;
 800c7e8:	f64f 72ff 	movwpl	r2, #65535	; 0xffff
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c7ec:	030b      	lsls	r3, r1, #12
 800c7ee:	d504      	bpl.n	800c7fa <inv_set_hw_smplrt_dmp_odrs+0x7fa>
			if (minDelay > odrDelay)
 800c7f0:	f8b4 c11e 	ldrh.w	ip, [r4, #286]	; 0x11e
 800c7f4:	4562      	cmp	r2, ip
 800c7f6:	bf28      	it	cs
 800c7f8:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c7fa:	0683      	lsls	r3, r0, #26
 800c7fc:	d504      	bpl.n	800c808 <inv_set_hw_smplrt_dmp_odrs+0x808>
			if (minDelay > odrDelay)
 800c7fe:	f8b4 c144 	ldrh.w	ip, [r4, #324]	; 0x144
 800c802:	4562      	cmp	r2, ip
 800c804:	bf28      	it	cs
 800c806:	4662      	movcs	r2, ip
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c808:	0640      	lsls	r0, r0, #25
 800c80a:	d504      	bpl.n	800c816 <inv_set_hw_smplrt_dmp_odrs+0x816>
			if (minDelay > odrDelay)
 800c80c:	f8b4 0144 	ldrh.w	r0, [r4, #324]	; 0x144
 800c810:	4282      	cmp	r2, r0
 800c812:	bf28      	it	cs
 800c814:	4602      	movcs	r2, r0
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c816:	0389      	lsls	r1, r1, #14
 800c818:	d504      	bpl.n	800c824 <inv_set_hw_smplrt_dmp_odrs+0x824>
			if (minDelay > odrDelay)
 800c81a:	f8b4 1144 	ldrh.w	r1, [r4, #324]	; 0x144
 800c81e:	428a      	cmp	r2, r1
 800c820:	bf28      	it	cs
 800c822:	460a      	movcs	r2, r1
	if (minDelay != 0xFFFF) {
 800c824:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c828:	428a      	cmp	r2, r1
 800c82a:	f43f add5 	beq.w	800c3d8 <inv_set_hw_smplrt_dmp_odrs+0x3d8>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c82e:	f240 4165 	movw	r1, #1125	; 0x465
 800c832:	fb01 f202 	mul.w	r2, r1, r2
 800c836:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c83a:	fb01 f10a 	mul.w	r1, r1, sl
 800c83e:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c842:	fb12 f109 	smulbb	r1, r2, r9
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c846:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c848:	f8a4 10d4 	strh.w	r1, [r4, #212]	; 0xd4
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c84c:	b212      	sxth	r2, r2
 800c84e:	210c      	movs	r1, #12
 800c850:	4620      	mov	r0, r4
 800c852:	f002 fcc5 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 800c856:	ea4b 0b00 	orr.w	fp, fp, r0
	return result;
 800c85a:	e5bd      	b.n	800c3d8 <inv_set_hw_smplrt_dmp_odrs+0x3d8>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c85c:	0603      	lsls	r3, r0, #24
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c85e:	f8b4 2114 	ldrh.w	r2, [r4, #276]	; 0x114
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c862:	d41e      	bmi.n	800c8a2 <inv_set_hw_smplrt_dmp_odrs+0x8a2>
	if (minDelay != 0xFFFF) {
 800c864:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800c868:	4562      	cmp	r2, ip
 800c86a:	d0b9      	beq.n	800c7e0 <inv_set_hw_smplrt_dmp_odrs+0x7e0>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c86c:	f240 4165 	movw	r1, #1125	; 0x465
 800c870:	fb01 f202 	mul.w	r2, r1, r2
 800c874:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c878:	fb01 f10a 	mul.w	r1, r1, sl
 800c87c:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c880:	fb12 f109 	smulbb	r1, r2, r9
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c884:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c886:	f8a4 10ca 	strh.w	r1, [r4, #202]	; 0xca
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c88a:	b212      	sxth	r2, r2
 800c88c:	2107      	movs	r1, #7
 800c88e:	4620      	mov	r0, r4
 800c890:	f002 fca6 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 800c894:	ea4b 0b00 	orr.w	fp, fp, r0
 800c898:	e9d4 1058 	ldrd	r1, r0, [r4, #352]	; 0x160
 800c89c:	e7a0      	b.n	800c7e0 <inv_set_hw_smplrt_dmp_odrs+0x7e0>
	unsigned short minDelay = (unsigned short) -1;
 800c89e:	f64f 72ff 	movw	r2, #65535	; 0xffff
			if (minDelay > odrDelay)
 800c8a2:	f8b4 c13a 	ldrh.w	ip, [r4, #314]	; 0x13a
 800c8a6:	4562      	cmp	r2, ip
 800c8a8:	bf28      	it	cs
 800c8aa:	4662      	movcs	r2, ip
 800c8ac:	e7da      	b.n	800c864 <inv_set_hw_smplrt_dmp_odrs+0x864>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c8ae:	014b      	lsls	r3, r1, #5
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c8b0:	f8b4 211a 	ldrh.w	r2, [r4, #282]	; 0x11a
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c8b4:	d41f      	bmi.n	800c8f6 <inv_set_hw_smplrt_dmp_odrs+0x8f6>
	if (minDelay != 0xFFFF) {
 800c8b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c8ba:	4282      	cmp	r2, r0
 800c8bc:	f43f adf9 	beq.w	800c4b2 <inv_set_hw_smplrt_dmp_odrs+0x4b2>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c8c0:	f240 4165 	movw	r1, #1125	; 0x465
 800c8c4:	fb01 f202 	mul.w	r2, r1, r2
 800c8c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c8cc:	fb01 f10a 	mul.w	r1, r1, sl
 800c8d0:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c8d4:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c8d8:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c8da:	f8a4 10d0 	strh.w	r1, [r4, #208]	; 0xd0
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c8de:	b212      	sxth	r2, r2
 800c8e0:	210a      	movs	r1, #10
 800c8e2:	4620      	mov	r0, r4
 800c8e4:	f002 fc7c 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	return result;
 800c8e8:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 800c8ec:	ea4b 0b00 	orr.w	fp, fp, r0
 800c8f0:	e5df      	b.n	800c4b2 <inv_set_hw_smplrt_dmp_odrs+0x4b2>
	unsigned short minDelay = (unsigned short) -1;
 800c8f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
			if (minDelay > odrDelay)
 800c8f6:	f8b4 0140 	ldrh.w	r0, [r4, #320]	; 0x140
 800c8fa:	4282      	cmp	r2, r0
 800c8fc:	bf28      	it	cs
 800c8fe:	4602      	movcs	r2, r0
 800c900:	e7d9      	b.n	800c8b6 <inv_set_hw_smplrt_dmp_odrs+0x8b6>
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800c902:	42ae      	cmp	r6, r5
 800c904:	f47f ae5b 	bne.w	800c5be <inv_set_hw_smplrt_dmp_odrs+0x5be>
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 800c908:	f1b8 0fc8 	cmp.w	r8, #200	; 0xc8
 800c90c:	bf28      	it	cs
 800c90e:	f04f 08c8 	movcs.w	r8, #200	; 0xc8
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800c912:	4850      	ldr	r0, [pc, #320]	; (800ca54 <inv_set_hw_smplrt_dmp_odrs+0xa54>)
 800c914:	fa1f f188 	uxth.w	r1, r8
 800c918:	f240 4565 	movw	r5, #1125	; 0x465
 800c91c:	fb05 f101 	mul.w	r1, r5, r1
 800c920:	fba0 3101 	umull	r3, r1, r0, r1
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800c924:	aa05      	add	r2, sp, #20
 800c926:	0989      	lsrs	r1, r1, #6
 800c928:	4620      	mov	r0, r4
 800c92a:	f7ff f9ed 	bl	800bd08 <inv_icm20948_secondary_set_odr>
			hw_smplrt_divider = lI2cEffectiveDivider;
 800c92e:	f8bd 9014 	ldrh.w	r9, [sp, #20]
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800c932:	ea4b 0b00 	orr.w	fp, fp, r0
			hw_smplrt_divider = lI2cEffectiveDivider;
 800c936:	e649      	b.n	800c5cc <inv_set_hw_smplrt_dmp_odrs+0x5cc>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c938:	00cb      	lsls	r3, r1, #3
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c93a:	f8b4 2118 	ldrh.w	r2, [r4, #280]	; 0x118
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c93e:	f57f ae88 	bpl.w	800c652 <inv_set_hw_smplrt_dmp_odrs+0x652>
 800c942:	e681      	b.n	800c648 <inv_set_hw_smplrt_dmp_odrs+0x648>
 800c944:	01cd      	lsls	r5, r1, #7
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c946:	f8b4 211c 	ldrh.w	r2, [r4, #284]	; 0x11c
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c94a:	d41d      	bmi.n	800c988 <inv_set_hw_smplrt_dmp_odrs+0x988>
	if (minDelay != 0xFFFF) {
 800c94c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c950:	428a      	cmp	r2, r1
 800c952:	f43f ae6d 	beq.w	800c630 <inv_set_hw_smplrt_dmp_odrs+0x630>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800c956:	f240 4165 	movw	r1, #1125	; 0x465
 800c95a:	fb01 f202 	mul.w	r2, r1, r2
 800c95e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c962:	fb01 f109 	mul.w	r1, r1, r9
 800c966:	fbb2 f2f1 	udiv	r2, r2, r1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c96a:	fb19 f102 	smulbb	r1, r9, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c96e:	3a01      	subs	r2, #1
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800c970:	f8a4 10d2 	strh.w	r1, [r4, #210]	; 0xd2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800c974:	b212      	sxth	r2, r2
 800c976:	210b      	movs	r1, #11
 800c978:	4620      	mov	r0, r4
 800c97a:	f002 fc31 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 800c97e:	ea4b 0b00 	orr.w	fp, fp, r0
	return result;
 800c982:	e655      	b.n	800c630 <inv_set_hw_smplrt_dmp_odrs+0x630>
	unsigned short minDelay = (unsigned short) -1;
 800c984:	f64f 72ff 	movw	r2, #65535	; 0xffff
			if (minDelay > odrDelay)
 800c988:	f8b4 1142 	ldrh.w	r1, [r4, #322]	; 0x142
 800c98c:	428a      	cmp	r2, r1
 800c98e:	bf28      	it	cs
 800c990:	460a      	movcs	r2, r1
 800c992:	e7db      	b.n	800c94c <inv_set_hw_smplrt_dmp_odrs+0x94c>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c994:	0743      	lsls	r3, r0, #29
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800c996:	f8b4 210c 	ldrh.w	r2, [r4, #268]	; 0x10c
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800c99a:	f57f ae27 	bpl.w	800c5ec <inv_set_hw_smplrt_dmp_odrs+0x5ec>
 800c99e:	e620      	b.n	800c5e2 <inv_set_hw_smplrt_dmp_odrs+0x5e2>
				s->go_back_lp_when_odr_low = 0;
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	f884 3244 	strb.w	r3, [r4, #580]	; 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	f000 fe5a 	bl	800d660 <inv_icm20948_enter_duty_cycle_mode>
 800c9ac:	e4ba      	b.n	800c324 <inv_set_hw_smplrt_dmp_odrs+0x324>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 800c9ae:	7e63      	ldrb	r3, [r4, #25]
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	f47f acb7 	bne.w	800c324 <inv_set_hw_smplrt_dmp_odrs+0x324>
				s->go_back_lp_when_odr_low = 1;
 800c9b6:	f884 8244 	strb.w	r8, [r4, #580]	; 0x244
				inv_icm20948_enter_low_noise_mode(s);
 800c9ba:	4620      	mov	r0, r4
 800c9bc:	f000 fe60 	bl	800d680 <inv_icm20948_enter_low_noise_mode>
 800c9c0:	e4b0      	b.n	800c324 <inv_set_hw_smplrt_dmp_odrs+0x324>
	if( delayInMs < 2 ){
 800c9c2:	2d01      	cmp	r5, #1
	int result = 0;
 800c9c4:	469b      	mov	fp, r3
	if( delayInMs < 2 ){
 800c9c6:	d967      	bls.n	800ca98 <inv_set_hw_smplrt_dmp_odrs+0xa98>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 800c9c8:	2d12      	cmp	r5, #18
 800c9ca:	bf28      	it	cs
 800c9cc:	2512      	movcs	r5, #18
 800c9ce:	b2ad      	uxth	r5, r5
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800c9d0:	1eaa      	subs	r2, r5, #2
 800c9d2:	2a01      	cmp	r2, #1
 800c9d4:	d940      	bls.n	800ca58 <inv_set_hw_smplrt_dmp_odrs+0xa58>
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 800c9d6:	1f2a      	subs	r2, r5, #4
 800c9d8:	2a03      	cmp	r2, #3
 800c9da:	d949      	bls.n	800ca70 <inv_set_hw_smplrt_dmp_odrs+0xa70>
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 800c9dc:	3d08      	subs	r5, #8
 800c9de:	2d08      	cmp	r5, #8
 800c9e0:	d85d      	bhi.n	800ca9e <inv_set_hw_smplrt_dmp_odrs+0xa9e>
 800c9e2:	f04f 0a09 	mov.w	sl, #9
 800c9e6:	f242 3228 	movw	r2, #9000	; 0x2328
 800c9ea:	46d1      	mov	r9, sl
 800c9ec:	9203      	str	r2, [sp, #12]
 800c9ee:	2508      	movs	r5, #8
	lfreq = DMP_ALGO_FREQ_112;
 800c9f0:	2170      	movs	r1, #112	; 0x70
 800c9f2:	e678      	b.n	800c6e6 <inv_set_hw_smplrt_dmp_odrs+0x6e6>
 800c9f4:	f04f 0a02 	mov.w	sl, #2
 800c9f8:	f44f 6bfa 	mov.w	fp, #2000	; 0x7d0
 800c9fc:	f640 09ca 	movw	r9, #2250	; 0x8ca
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 800ca00:	4655      	mov	r5, sl
	lfreq = DMP_ALGO_FREQ_450;
 800ca02:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 800ca06:	4620      	mov	r0, r4
 800ca08:	f002 fea2 	bl	800f750 <dmp_icm20948_set_bac_rate>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800ca0c:	fbb9 f2fb 	udiv	r2, r9, fp
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800ca10:	fb1a fa02 	smulbb	sl, sl, r2
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800ca14:	3a01      	subs	r2, #1
 800ca16:	b212      	sxth	r2, r2
		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800ca18:	f8a4 a0d6 	strh.w	sl, [r4, #214]	; 0xd6
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800ca1c:	210d      	movs	r1, #13
 800ca1e:	4620      	mov	r0, r4
 800ca20:	f002 fbde 	bl	800f1e0 <dmp_icm20948_set_sensor_rate>
	if (s->b2s_status != 0) {
 800ca24:	f8b4 2156 	ldrh.w	r2, [r4, #342]	; 0x156
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800ca28:	4683      	mov	fp, r0
	if (s->b2s_status != 0) {
 800ca2a:	2a00      	cmp	r2, #0
 800ca2c:	d1cc      	bne.n	800c9c8 <inv_set_hw_smplrt_dmp_odrs+0x9c8>
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800ca2e:	4a09      	ldr	r2, [pc, #36]	; (800ca54 <inv_set_hw_smplrt_dmp_odrs+0xa54>)
 800ca30:	f240 4965 	movw	r9, #1125	; 0x465
 800ca34:	fb09 f905 	mul.w	r9, r9, r5
 800ca38:	fba2 3909 	umull	r3, r9, r2, r9
 800ca3c:	ea4f 1a99 	mov.w	sl, r9, lsr #6
 800ca40:	f3c9 198f 	ubfx	r9, r9, #6, #16
 800ca44:	e663      	b.n	800c70e <inv_set_hw_smplrt_dmp_odrs+0x70e>
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 800ca46:	4655      	mov	r5, sl
 800ca48:	e7f1      	b.n	800ca2e <inv_set_hw_smplrt_dmp_odrs+0xa2e>
 800ca4a:	bf00      	nop
 800ca4c:	0801f688 	.word	0x0801f688
 800ca50:	00e8ba2e 	.word	0x00e8ba2e
 800ca54:	10624dd3 	.word	0x10624dd3
 800ca58:	f04f 0a02 	mov.w	sl, #2
 800ca5c:	f640 03ca 	movw	r3, #2250	; 0x8ca
 800ca60:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ca64:	46d1      	mov	r9, sl
 800ca66:	9303      	str	r3, [sp, #12]
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800ca68:	4655      	mov	r5, sl
	lfreq = DMP_ALGO_FREQ_450;
 800ca6a:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800ca6e:	e63a      	b.n	800c6e6 <inv_set_hw_smplrt_dmp_odrs+0x6e6>
 800ca70:	f04f 0a04 	mov.w	sl, #4
 800ca74:	f241 1394 	movw	r3, #4500	; 0x1194
 800ca78:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800ca7c:	46d1      	mov	r9, sl
 800ca7e:	9303      	str	r3, [sp, #12]
 800ca80:	4655      	mov	r5, sl
	lfreq = DMP_ALGO_FREQ_225;
 800ca82:	21e1      	movs	r1, #225	; 0xe1
 800ca84:	e62f      	b.n	800c6e6 <inv_set_hw_smplrt_dmp_odrs+0x6e6>
 800ca86:	f04f 0a04 	mov.w	sl, #4
 800ca8a:	f44f 6b7a 	mov.w	fp, #4000	; 0xfa0
 800ca8e:	f241 1994 	movw	r9, #4500	; 0x1194
 800ca92:	4655      	mov	r5, sl
 800ca94:	21e1      	movs	r1, #225	; 0xe1
 800ca96:	e7b6      	b.n	800ca06 <inv_set_hw_smplrt_dmp_odrs+0xa06>
 800ca98:	f04f 0a01 	mov.w	sl, #1
 800ca9c:	e61a      	b.n	800c6d4 <inv_set_hw_smplrt_dmp_odrs+0x6d4>
 800ca9e:	f04f 0a13 	mov.w	sl, #19
 800caa2:	f644 23b5 	movw	r3, #19125	; 0x4ab5
 800caa6:	f644 2238 	movw	r2, #19000	; 0x4a38
 800caaa:	46d1      	mov	r9, sl
 800caac:	9303      	str	r3, [sp, #12]
 800caae:	2511      	movs	r5, #17
	lfreq = DMP_ALGO_FREQ_56;
 800cab0:	2138      	movs	r1, #56	; 0x38
 800cab2:	e618      	b.n	800c6e6 <inv_set_hw_smplrt_dmp_odrs+0x6e6>
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 800cab4:	f644 2b38 	movw	fp, #19000	; 0x4a38
 800cab8:	f04f 0a13 	mov.w	sl, #19
 800cabc:	f644 29b5 	movw	r9, #19125	; 0x4ab5
 800cac0:	2511      	movs	r5, #17
	lfreq = DMP_ALGO_FREQ_56;
 800cac2:	2138      	movs	r1, #56	; 0x38
 800cac4:	e79f      	b.n	800ca06 <inv_set_hw_smplrt_dmp_odrs+0xa06>
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 800cac6:	2dc8      	cmp	r5, #200	; 0xc8
 800cac8:	46aa      	mov	sl, r5
 800caca:	bf28      	it	cs
 800cacc:	f04f 0ac8 	movcs.w	sl, #200	; 0xc8
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800cad0:	f240 4265 	movw	r2, #1125	; 0x465
 800cad4:	fa1f fa8a 	uxth.w	sl, sl
 800cad8:	fb02 fa0a 	mul.w	sl, r2, sl
	int result = 0;
 800cadc:	469b      	mov	fp, r3
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800cade:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cae2:	fbba faf2 	udiv	sl, sl, r2
 800cae6:	fa1f f98a 	uxth.w	r9, sl
 800caea:	e610      	b.n	800c70e <inv_set_hw_smplrt_dmp_odrs+0x70e>

0800caec <inv_icm20948_set_odr>:
{
 800caec:	b570      	push	{r4, r5, r6, lr}
	
	return rc;
}
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
	switch(androidSensor) {
 800caee:	1e8b      	subs	r3, r1, #2
{
 800caf0:	b082      	sub	sp, #8
 800caf2:	460d      	mov	r5, r1
 800caf4:	4604      	mov	r4, r0
 800caf6:	4616      	mov	r6, r2
	switch(androidSensor) {
 800caf8:	2b25      	cmp	r3, #37	; 0x25
 800cafa:	d819      	bhi.n	800cb30 <inv_icm20948_set_odr+0x44>
 800cafc:	e8df f003 	tbb	[pc, r3]
 800cb00:	18181813 	.word	0x18181813
 800cb04:	18181818 	.word	0x18181818
 800cb08:	18181318 	.word	0x18181318
 800cb0c:	18181813 	.word	0x18181813
 800cb10:	18131818 	.word	0x18131818
 800cb14:	18131818 	.word	0x18131818
 800cb18:	18181818 	.word	0x18181818
 800cb1c:	18181318 	.word	0x18181318
 800cb20:	18181813 	.word	0x18181813
 800cb24:	1318      	.short	0x1318
		if(!inv_icm20948_get_compass_availability(s))
 800cb26:	f000 fedd 	bl	800d8e4 <inv_icm20948_get_compass_availability>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	f000 8101 	beq.w	800cd32 <inv_icm20948_set_odr+0x246>
	}
}

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
	switch(androidSensor){
 800cb30:	f1a5 0311 	sub.w	r3, r5, #17
 800cb34:	2b1e      	cmp	r3, #30
 800cb36:	d812      	bhi.n	800cb5e <inv_icm20948_set_odr+0x72>
 800cb38:	e8df f003 	tbb	[pc, r3]
 800cb3c:	11101010 	.word	0x11101010
 800cb40:	11111111 	.word	0x11111111
 800cb44:	11111111 	.word	0x11111111
 800cb48:	11111111 	.word	0x11111111
 800cb4c:	11111111 	.word	0x11111111
 800cb50:	11111010 	.word	0x11111010
 800cb54:	11111110 	.word	0x11111110
 800cb58:	1010      	.short	0x1010
 800cb5a:	10          	.byte	0x10
 800cb5b:	00          	.byte	0x00
 800cb5c:	2612      	movs	r6, #18
	inv_icm20948_prevent_lpen_control(s);
 800cb5e:	4620      	mov	r0, r4
 800cb60:	f000 fc42 	bl	800d3e8 <inv_icm20948_prevent_lpen_control>
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 800cb64:	f105 025a 	add.w	r2, r5, #90	; 0x5a
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 800cb68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb6c:	f834 2022 	ldrh.w	r2, [r4, r2, lsl #2]
 800cb70:	f8b3 316a 	ldrh.w	r3, [r3, #362]	; 0x16a
 800cb74:	4296      	cmp	r6, r2
 800cb76:	bf38      	it	cc
 800cb78:	4616      	movcc	r6, r2
 800cb7a:	429e      	cmp	r6, r3
 800cb7c:	bf28      	it	cs
 800cb7e:	461e      	movcs	r6, r3
	switch (androidSensor) {
 800cb80:	1e6b      	subs	r3, r5, #1
 800cb82:	2b2e      	cmp	r3, #46	; 0x2e
 800cb84:	d827      	bhi.n	800cbd6 <inv_icm20948_set_odr+0xea>
 800cb86:	e8df f003 	tbb	[pc, r3]
 800cb8a:	7f18      	.short	0x7f18
 800cb8c:	795b7c5e 	.word	0x795b7c5e
 800cb90:	4b4b5826 	.word	0x4b4b5826
 800cb94:	c526265e 	.word	0xc526265e
 800cb98:	5548824b 	.word	0x5548824b
 800cb9c:	5b269e55 	.word	0x5b269e55
 800cba0:	bf6a76c8 	.word	0xbf6a76c8
 800cba4:	3e3ebc58 	.word	0x3e3ebc58
 800cba8:	c226266a 	.word	0xc226266a
 800cbac:	4848b93e 	.word	0x4848b93e
 800cbb0:	a3b126b4 	.word	0xa3b126b4
 800cbb4:	cbce2690 	.word	0xcbce2690
 800cbb8:	d1          	.byte	0xd1
 800cbb9:	00          	.byte	0x00
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800cbba:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800cbbe:	0558      	lsls	r0, r3, #21
 800cbc0:	f140 80bc 	bpl.w	800cd3c <inv_icm20948_set_odr+0x250>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 800cbc4:	f8b4 3248 	ldrh.w	r3, [r4, #584]	; 0x248
 800cbc8:	42b3      	cmp	r3, r6
 800cbca:	bf28      	it	cs
 800cbcc:	4633      	movcs	r3, r6
 800cbce:	f8a4 3106 	strh.w	r3, [r4, #262]	; 0x106
			s->odr_acc_ms = delayInMs;
 800cbd2:	f8a4 6246 	strh.w	r6, [r4, #582]	; 0x246
	result = inv_set_hw_smplrt_dmp_odrs(s);
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	f7ff fa12 	bl	800c000 <inv_set_hw_smplrt_dmp_odrs>
 800cbdc:	4605      	mov	r5, r0
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800cbde:	4620      	mov	r0, r4
 800cbe0:	f000 feda 	bl	800d998 <inv_icm20948_get_gyro_divider>
 800cbe4:	9001      	str	r0, [sp, #4]
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	f000 ff62 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
 800cbec:	9901      	ldr	r1, [sp, #4]
 800cbee:	4602      	mov	r2, r0
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 fef3 	bl	800d9dc <inv_icm20948_set_gyro_sf>
 800cbf6:	4603      	mov	r3, r0
	inv_icm20948_allow_lpen_control(s);
 800cbf8:	4620      	mov	r0, r4
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800cbfa:	431d      	orrs	r5, r3
	inv_icm20948_allow_lpen_control(s);
 800cbfc:	f000 fbf8 	bl	800d3f0 <inv_icm20948_allow_lpen_control>
}
 800cc00:	4628      	mov	r0, r5
 800cc02:	b002      	add	sp, #8
 800cc04:	bd70      	pop	{r4, r5, r6, pc}
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800cc06:	4632      	mov	r2, r6
 800cc08:	4629      	mov	r1, r5
 800cc0a:	4620      	mov	r0, r4
 800cc0c:	f7fe fb34 	bl	800b278 <inv_icm20948_augmented_sensors_set_odr>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 800cc10:	f8a4 0136 	strh.w	r0, [r4, #310]	; 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 800cc14:	f8a4 0148 	strh.w	r0, [r4, #328]	; 0x148
			break;
 800cc18:	e7dd      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 800cc1a:	f8a4 6144 	strh.w	r6, [r4, #324]	; 0x144
			break;
 800cc1e:	e7da      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800cc20:	4632      	mov	r2, r6
 800cc22:	4629      	mov	r1, r5
 800cc24:	4620      	mov	r0, r4
 800cc26:	f7fe fb27 	bl	800b278 <inv_icm20948_augmented_sensors_set_odr>
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 800cc2a:	f8a4 0110 	strh.w	r0, [r4, #272]	; 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 800cc2e:	f8a4 0126 	strh.w	r0, [r4, #294]	; 0x126
			break;
 800cc32:	e7d0      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 800cc34:	f8a4 611e 	strh.w	r6, [r4, #286]	; 0x11e
			break;
 800cc38:	e7cd      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 800cc3a:	f8a4 6134 	strh.w	r6, [r4, #308]	; 0x134
			break;
 800cc3e:	e7ca      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 800cc40:	f8a4 610e 	strh.w	r6, [r4, #270]	; 0x10e
			break;
 800cc44:	e7c7      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800cc46:	4632      	mov	r2, r6
 800cc48:	4629      	mov	r1, r5
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	f7fe fb14 	bl	800b278 <inv_icm20948_augmented_sensors_set_odr>
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 800cc50:	f8a4 0112 	strh.w	r0, [r4, #274]	; 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 800cc54:	f8a4 0128 	strh.w	r0, [r4, #296]	; 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 800cc58:	f8a4 012c 	strh.w	r0, [r4, #300]	; 0x12c
			break;
 800cc5c:	e7bb      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800cc5e:	4632      	mov	r2, r6
 800cc60:	4629      	mov	r1, r5
 800cc62:	4620      	mov	r0, r4
 800cc64:	f7fe fb08 	bl	800b278 <inv_icm20948_augmented_sensors_set_odr>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 800cc68:	f8a4 0138 	strh.w	r0, [r4, #312]	; 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 800cc6c:	f8a4 014a 	strh.w	r0, [r4, #330]	; 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 800cc70:	f8a4 014e 	strh.w	r0, [r4, #334]	; 0x14e
			break;
 800cc74:	e7af      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 800cc76:	f8a4 6142 	strh.w	r6, [r4, #322]	; 0x142
			break;
 800cc7a:	e7ac      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 800cc7c:	f8a4 6118 	strh.w	r6, [r4, #280]	; 0x118
			break;
 800cc80:	e7a9      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 800cc82:	f8a4 611a 	strh.w	r6, [r4, #282]	; 0x11a
			break;
 800cc86:	e7a6      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 800cc88:	f8a4 611c 	strh.w	r6, [r4, #284]	; 0x11c
			break;
 800cc8c:	e7a3      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800cc8e:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800cc92:	051a      	lsls	r2, r3, #20
 800cc94:	d556      	bpl.n	800cd44 <inv_icm20948_set_odr+0x258>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 800cc96:	f8b4 324c 	ldrh.w	r3, [r4, #588]	; 0x24c
 800cc9a:	42b3      	cmp	r3, r6
 800cc9c:	bf28      	it	cs
 800cc9e:	4633      	movcs	r3, r6
 800cca0:	f8a4 3108 	strh.w	r3, [r4, #264]	; 0x108
			s->odr_gyr_ms = delayInMs;
 800cca4:	f8a4 624a 	strh.w	r6, [r4, #586]	; 0x24a
			break;
 800cca8:	e795      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800ccaa:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800ccae:	03db      	lsls	r3, r3, #15
 800ccb0:	d542      	bpl.n	800cd38 <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 800ccb2:	f8b4 324a 	ldrh.w	r3, [r4, #586]	; 0x24a
 800ccb6:	42b3      	cmp	r3, r6
 800ccb8:	bf28      	it	cs
 800ccba:	4633      	movcs	r3, r6
 800ccbc:	f8a4 3108 	strh.w	r3, [r4, #264]	; 0x108
			s->odr_rgyr_ms = delayInMs;
 800ccc0:	f8a4 624c 	strh.w	r6, [r4, #588]	; 0x24c
			break;
 800ccc4:	e787      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 800ccc6:	f8a4 6114 	strh.w	r6, [r4, #276]	; 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 800ccca:	f8a4 612a 	strh.w	r6, [r4, #298]	; 0x12a
			break;
 800ccce:	e782      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800ccd0:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800ccd4:	0799      	lsls	r1, r3, #30
 800ccd6:	d533      	bpl.n	800cd40 <inv_icm20948_set_odr+0x254>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 800ccd8:	f8b4 3246 	ldrh.w	r3, [r4, #582]	; 0x246
 800ccdc:	42b3      	cmp	r3, r6
 800ccde:	bf28      	it	cs
 800cce0:	4633      	movcs	r3, r6
 800cce2:	f8a4 3106 	strh.w	r3, [r4, #262]	; 0x106
			s->odr_racc_ms = delayInMs;
 800cce6:	f8a4 6248 	strh.w	r6, [r4, #584]	; 0x248
			break;
 800ccea:	e774      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 800ccec:	f8a4 6146 	strh.w	r6, [r4, #326]	; 0x146
			break;
 800ccf0:	e771      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 800ccf2:	f8a4 613a 	strh.w	r6, [r4, #314]	; 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 800ccf6:	f8a4 614c 	strh.w	r6, [r4, #332]	; 0x14c
			break;
 800ccfa:	e76c      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 800ccfc:	f8a4 6130 	strh.w	r6, [r4, #304]	; 0x130
			break;
 800cd00:	e769      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 800cd02:	f8a4 613e 	strh.w	r6, [r4, #318]	; 0x13e
			break;
 800cd06:	e766      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 800cd08:	f8a4 6140 	strh.w	r6, [r4, #320]	; 0x140
			break;
 800cd0c:	e763      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 800cd0e:	f8a4 6132 	strh.w	r6, [r4, #306]	; 0x132
			break;
 800cd12:	e760      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 800cd14:	f8a4 610c 	strh.w	r6, [r4, #268]	; 0x10c
			break;
 800cd18:	e75d      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 800cd1a:	f8a4 612e 	strh.w	r6, [r4, #302]	; 0x12e
			break;
 800cd1e:	e75a      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 800cd20:	f8a4 6122 	strh.w	r6, [r4, #290]	; 0x122
			break;
 800cd24:	e757      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 800cd26:	f8a4 6124 	strh.w	r6, [r4, #292]	; 0x124
			break;
 800cd2a:	e754      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 800cd2c:	f8a4 6120 	strh.w	r6, [r4, #288]	; 0x120
			break;
 800cd30:	e751      	b.n	800cbd6 <inv_icm20948_set_odr+0xea>
			return -1;
 800cd32:	f04f 35ff 	mov.w	r5, #4294967295
 800cd36:	e763      	b.n	800cc00 <inv_icm20948_set_odr+0x114>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800cd38:	4633      	mov	r3, r6
 800cd3a:	e7bf      	b.n	800ccbc <inv_icm20948_set_odr+0x1d0>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800cd3c:	4633      	mov	r3, r6
 800cd3e:	e746      	b.n	800cbce <inv_icm20948_set_odr+0xe2>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800cd40:	4633      	mov	r3, r6
 800cd42:	e7ce      	b.n	800cce2 <inv_icm20948_set_odr+0x1f6>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800cd44:	4633      	mov	r3, r6
 800cd46:	e7ab      	b.n	800cca0 <inv_icm20948_set_odr+0x1b4>

0800cd48 <inv_icm20948_ctrl_enable_sensor>:
{
 800cd48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	switch(androidSensor) {
 800cd4c:	1e8b      	subs	r3, r1, #2
{
 800cd4e:	b09a      	sub	sp, #104	; 0x68
 800cd50:	460d      	mov	r5, r1
 800cd52:	4604      	mov	r4, r0
 800cd54:	4617      	mov	r7, r2
	switch(androidSensor) {
 800cd56:	2b25      	cmp	r3, #37	; 0x25
 800cd58:	d819      	bhi.n	800cd8e <inv_icm20948_ctrl_enable_sensor+0x46>
 800cd5a:	e8df f003 	tbb	[pc, r3]
 800cd5e:	1813      	.short	0x1813
 800cd60:	18181818 	.word	0x18181818
 800cd64:	13181818 	.word	0x13181818
 800cd68:	18131818 	.word	0x18131818
 800cd6c:	18181818 	.word	0x18181818
 800cd70:	18181813 	.word	0x18181813
 800cd74:	18181813 	.word	0x18181813
 800cd78:	13181818 	.word	0x13181818
 800cd7c:	18131818 	.word	0x18131818
 800cd80:	13181818 	.word	0x13181818
		if(!inv_icm20948_get_compass_availability(s))
 800cd84:	f000 fdae 	bl	800d8e4 <inv_icm20948_get_compass_availability>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	f000 82d4 	beq.w	800d336 <inv_icm20948_ctrl_enable_sensor+0x5ee>
	inv_icm20948_prevent_lpen_control(s);
 800cd8e:	4620      	mov	r0, r4
 800cd90:	f000 fb2a 	bl	800d3e8 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 800cd94:	f894 023c 	ldrb.w	r0, [r4, #572]	; 0x23c
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f040 8174 	bne.w	800d086 <inv_icm20948_ctrl_enable_sensor+0x33e>
	int result = 0;
 800cd9e:	4680      	mov	r8, r0
	unsigned long steps=0;
 800cda0:	2300      	movs	r3, #0
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 800cda2:	49c6      	ldr	r1, [pc, #792]	; (800d0bc <inv_icm20948_ctrl_enable_sensor+0x374>)
	unsigned long steps=0;
 800cda4:	9303      	str	r3, [sp, #12]
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 800cda6:	2258      	movs	r2, #88	; 0x58
 800cda8:	a804      	add	r0, sp, #16
 800cdaa:	f007 fd05 	bl	80147b8 <memcpy>
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 800cdae:	2f00      	cmp	r7, #0
 800cdb0:	f000 815e 	beq.w	800d070 <inv_icm20948_ctrl_enable_sensor+0x328>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800cdb4:	096b      	lsrs	r3, r5, #5
 800cdb6:	3358      	adds	r3, #88	; 0x58
 800cdb8:	2601      	movs	r6, #1
 800cdba:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800cdbe:	f005 031f 	and.w	r3, r5, #31
 800cdc2:	fa06 f303 	lsl.w	r3, r6, r3
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 800cdc6:	4213      	tst	r3, r2
 800cdc8:	f000 82a5 	beq.w	800d316 <inv_icm20948_ctrl_enable_sensor+0x5ce>
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 800cdcc:	2d11      	cmp	r5, #17
 800cdce:	f000 8298 	beq.w	800d302 <inv_icm20948_ctrl_enable_sensor+0x5ba>
	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 800cdd2:	2d12      	cmp	r5, #18
 800cdd4:	f040 8169 	bne.w	800d0aa <inv_icm20948_ctrl_enable_sensor+0x362>
			s->bac_request ++;
 800cdd8:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800cddc:	3301      	adds	r3, #1
 800cdde:	b29b      	uxth	r3, r3
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 800cde0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cde4:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
 800cde8:	f8a4 2240 	strh.w	r2, [r4, #576]	; 0x240
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 800cdec:	f1a5 032d 	sub.w	r3, r5, #45	; 0x2d
 800cdf0:	2b02      	cmp	r3, #2
 800cdf2:	f240 81ea 	bls.w	800d1ca <inv_icm20948_ctrl_enable_sensor+0x482>
	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 800cdf6:	2d2b      	cmp	r5, #43	; 0x2b
 800cdf8:	f200 81c3 	bhi.w	800d182 <inv_icm20948_ctrl_enable_sensor+0x43a>
	delta = sen_num_2_ctrl[androidSensor];
 800cdfc:	ab1a      	add	r3, sp, #104	; 0x68
 800cdfe:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 800ce02:	f933 1c58 	ldrsh.w	r1, [r3, #-88]
	if (delta == -1)
 800ce06:	1c4b      	adds	r3, r1, #1
 800ce08:	f000 81bb 	beq.w	800d182 <inv_icm20948_ctrl_enable_sensor+0x43a>
	if (enable) {
 800ce0c:	096b      	lsrs	r3, r5, #5
 800ce0e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce12:	2f00      	cmp	r7, #0
 800ce14:	f000 8233 	beq.w	800d27e <inv_icm20948_ctrl_enable_sensor+0x536>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 800ce18:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800ce1c:	f005 061f 	and.w	r6, r5, #31
 800ce20:	2001      	movs	r0, #1
 800ce22:	40b0      	lsls	r0, r6
 800ce24:	4302      	orrs	r2, r0
 800ce26:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
		*sensor_control |= delta;
 800ce2a:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
 800ce2e:	4319      	orrs	r1, r3
 800ce30:	b289      	uxth	r1, r1
 800ce32:	f8a4 115a 	strh.w	r1, [r4, #346]	; 0x15a
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800ce36:	4620      	mov	r0, r4
 800ce38:	f002 f942 	bl	800f0c0 <dmp_icm20948_set_data_output_control1>
	if (s->b2s_status)
 800ce3c:	f8b4 3156 	ldrh.w	r3, [r4, #342]	; 0x156
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 800ce40:	f8b4 115a 	ldrh.w	r1, [r4, #346]	; 0x15a
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800ce44:	4681      	mov	r9, r0
	if (s->b2s_status)
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	f000 8195 	beq.w	800d176 <inv_icm20948_ctrl_enable_sensor+0x42e>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 800ce4c:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800ce50:	f041 0108 	orr.w	r1, r1, #8
 800ce54:	4620      	mov	r0, r4
 800ce56:	f002 f977 	bl	800f148 <dmp_icm20948_set_data_interrupt_control>
 800ce5a:	ea49 0900 	orr.w	r9, r9, r0
	if (s->inv_sensor_control & ACCEL_SET)
 800ce5e:	f9b4 215a 	ldrsh.w	r2, [r4, #346]	; 0x15a
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 800ce62:	f8b4 115c 	ldrh.w	r1, [r4, #348]	; 0x15c
	if (s->inv_sensor_control & ACCEL_SET)
 800ce66:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
 800ce6a:	2a00      	cmp	r2, #0
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 800ce6c:	bfa8      	it	ge
 800ce6e:	f421 4180 	bicge.w	r1, r1, #16384	; 0x4000
	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 800ce72:	f244 0240 	movw	r2, #16448	; 0x4040
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 800ce76:	bfb4      	ite	lt
 800ce78:	f441 4180 	orrlt.w	r1, r1, #16384	; 0x4000
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 800ce7c:	b289      	uxthge	r1, r1
	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 800ce7e:	4213      	tst	r3, r2
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 800ce80:	bf08      	it	eq
 800ce82:	f421 5100 	biceq.w	r1, r1, #8192	; 0x2000
	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 800ce86:	f242 5220 	movw	r2, #9504	; 0x2520
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 800ce8a:	bf0c      	ite	eq
 800ce8c:	b289      	uxtheq	r1, r1
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 800ce8e:	f441 5100 	orrne.w	r1, r1, #8192	; 0x2000
	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 800ce92:	4213      	tst	r3, r2
	if(s->flip_pickup_status)
 800ce94:	f8b4 3158 	ldrh.w	r3, [r4, #344]	; 0x158
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 800ce98:	bf0a      	itet	eq
 800ce9a:	f421 5180 	biceq.w	r1, r1, #4096	; 0x1000
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 800ce9e:	f441 5180 	orrne.w	r1, r1, #4096	; 0x1000
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 800cea2:	b289      	uxtheq	r1, r1
	if(s->flip_pickup_status)
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	f000 8152 	beq.w	800d14e <inv_icm20948_ctrl_enable_sensor+0x406>
	if(s->b2s_status)
 800ceaa:	f8b4 6156 	ldrh.w	r6, [r4, #342]	; 0x156
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 800ceae:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800ceb2:	f8a4 115c 	strh.w	r1, [r4, #348]	; 0x15c
	if(s->b2s_status)
 800ceb6:	2e00      	cmp	r6, #0
 800ceb8:	f040 8153 	bne.w	800d162 <inv_icm20948_ctrl_enable_sensor+0x41a>
	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800cebc:	4620      	mov	r0, r4
 800cebe:	f002 f90f 	bl	800f0e0 <dmp_icm20948_set_data_output_control2>
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 800cec2:	f8d4 1160 	ldr.w	r1, [r4, #352]	; 0x160
 800cec6:	4b7e      	ldr	r3, [pc, #504]	; (800d0c0 <inv_icm20948_ctrl_enable_sensor+0x378>)
 800cec8:	400b      	ands	r3, r1
	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800ceca:	ea40 0909 	orr.w	r9, r0, r9
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f040 8139 	bne.w	800d146 <inv_icm20948_ctrl_enable_sensor+0x3fe>
 800ced4:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
 800ced8:	f640 0218 	movw	r2, #2072	; 0x818
 800cedc:	4013      	ands	r3, r2
 800cede:	2b00      	cmp	r3, #0
 800cee0:	bf0b      	itete	eq
 800cee2:	2202      	moveq	r2, #2
 800cee4:	2203      	movne	r2, #3
 800cee6:	f04f 0a00 	moveq.w	sl, #0
 800ceea:	f04f 0a01 	movne.w	sl, #1
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 800ceee:	4b75      	ldr	r3, [pc, #468]	; (800d0c4 <inv_icm20948_ctrl_enable_sensor+0x37c>)
 800cef0:	400b      	ands	r3, r1
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f040 8125 	bne.w	800d142 <inv_icm20948_ctrl_enable_sensor+0x3fa>
 800cef8:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
		data_rdy_status |= ACCEL_AVAILABLE;
 800cefc:	f413 6fdd 	tst.w	r3, #1768	; 0x6e8
 800cf00:	bf18      	it	ne
 800cf02:	4692      	movne	sl, r2
	if (s->flip_pickup_status || s->b2s_status)
 800cf04:	f8b4 3158 	ldrh.w	r3, [r4, #344]	; 0x158
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	f040 8118 	bne.w	800d13e <inv_icm20948_ctrl_enable_sensor+0x3f6>
 800cf0e:	f8b4 3156 	ldrh.w	r3, [r4, #342]	; 0x156
		data_rdy_status |= ACCEL_AVAILABLE;
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	bf18      	it	ne
 800cf16:	4692      	movne	sl, r2
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800cf18:	4b6b      	ldr	r3, [pc, #428]	; (800d0c8 <inv_icm20948_ctrl_enable_sensor+0x380>)
 800cf1a:	400b      	ands	r3, r1
	if (s->bac_status)
 800cf1c:	f8b4 1154 	ldrh.w	r1, [r4, #340]	; 0x154
		data_rdy_status |= ACCEL_AVAILABLE;
 800cf20:	2900      	cmp	r1, #0
 800cf22:	bf18      	it	ne
 800cf24:	4692      	movne	sl, r2
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800cf26:	b923      	cbnz	r3, 800cf32 <inv_icm20948_ctrl_enable_sensor+0x1ea>
 800cf28:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
 800cf2c:	f013 0f84 	tst.w	r3, #132	; 0x84
 800cf30:	d005      	beq.n	800cf3e <inv_icm20948_ctrl_enable_sensor+0x1f6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800cf32:	f04a 0a08 	orr.w	sl, sl, #8
 800cf36:	fa1f fa8a 	uxth.w	sl, sl
		inv_event_control |= INV_COMPASS_CAL_EN;
 800cf3a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
	inv_event_control |= s->smd_status | s->ped_int_status;
 800cf3e:	f8b4 2240 	ldrh.w	r2, [r4, #576]	; 0x240
 800cf42:	f8b4 323e 	ldrh.w	r3, [r4, #574]	; 0x23e
	if (data_rdy_status & GYRO_AVAILABLE)
 800cf46:	f01a 0f01 	tst.w	sl, #1
		inv_event_control |= INV_GYRO_CAL_EN;
 800cf4a:	bf18      	it	ne
 800cf4c:	f446 7680 	orrne.w	r6, r6, #256	; 0x100
	if (data_rdy_status & ACCEL_AVAILABLE)
 800cf50:	f01a 0f02 	tst.w	sl, #2
	inv_event_control |= s->smd_status | s->ped_int_status;
 800cf54:	ea43 0302 	orr.w	r3, r3, r2
		inv_event_control |= INV_ACCEL_CAL_EN;
 800cf58:	bf18      	it	ne
 800cf5a:	f446 7600 	orrne.w	r6, r6, #512	; 0x200
	inv_event_control |= s->smd_status | s->ped_int_status;
 800cf5e:	431e      	orrs	r6, r3
	if (s->inv_sensor_control & QUAT9_SET)
 800cf60:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
	inv_event_control |= s->smd_status | s->ped_int_status;
 800cf64:	b2b6      	uxth	r6, r6
	if (s->inv_sensor_control & QUAT9_SET)
 800cf66:	055a      	lsls	r2, r3, #21
		inv_event_control |= INV_NINE_AXIS_EN;
 800cf68:	bf48      	it	mi
 800cf6a:	f046 0640 	orrmi.w	r6, r6, #64	; 0x40
	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 800cf6e:	f003 0317 	and.w	r3, r3, #23
 800cf72:	f406 6200 	and.w	r2, r6, #2048	; 0x800
 800cf76:	4313      	orrs	r3, r2
 800cf78:	d006      	beq.n	800cf88 <inv_icm20948_ctrl_enable_sensor+0x240>
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800cf7a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800cf7e:	4620      	mov	r0, r4
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800cf80:	f446 4640 	orr.w	r6, r6, #49152	; 0xc000
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800cf84:	f002 fcb8 	bl	800f8f8 <dmp_icm20948_set_ped_y_ratio>
	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 800cf88:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 800cf8c:	0618      	lsls	r0, r3, #24
 800cf8e:	f100 8129 	bmi.w	800d1e4 <inv_icm20948_ctrl_enable_sensor+0x49c>
	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800cf92:	0559      	lsls	r1, r3, #21
	if (s->inv_sensor_control & GEOMAG_SET)
 800cf94:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
		inv_event_control |= FLIP_PICKUP_EN;
 800cf98:	bf48      	it	mi
 800cf9a:	f046 0610 	orrmi.w	r6, r6, #16
	if (s->inv_sensor_control & GEOMAG_SET)
 800cf9e:	05da      	lsls	r2, r3, #23
		inv_event_control |= GEOMAG_EN;
 800cfa0:	bf48      	it	mi
 800cfa2:	f046 0608 	orrmi.w	r6, r6, #8
	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800cfa6:	4631      	mov	r1, r6
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	f002 f909 	bl	800f1c0 <dmp_icm20948_set_motion_event_control>
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800cfae:	f1a5 0309 	sub.w	r3, r5, #9
 800cfb2:	2b01      	cmp	r3, #1
	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800cfb4:	ea49 0900 	orr.w	r9, r9, r0
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800cfb8:	f240 8088 	bls.w	800d0cc <inv_icm20948_ctrl_enable_sensor+0x384>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 800cfbc:	2d0f      	cmp	r5, #15
 800cfbe:	f000 8085 	beq.w	800d0cc <inv_icm20948_ctrl_enable_sensor+0x384>
	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 800cfc2:	f005 03f7 	and.w	r3, r5, #247	; 0xf7
 800cfc6:	2b03      	cmp	r3, #3
 800cfc8:	f000 8091 	beq.w	800d0ee <inv_icm20948_ctrl_enable_sensor+0x3a6>
	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 800cfcc:	f1a5 031d 	sub.w	r3, r5, #29
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d901      	bls.n	800cfd8 <inv_icm20948_ctrl_enable_sensor+0x290>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 800cfd4:	2d23      	cmp	r5, #35	; 0x23
 800cfd6:	d10b      	bne.n	800cff0 <inv_icm20948_ctrl_enable_sensor+0x2a8>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 800cfd8:	f504 729b 	add.w	r2, r4, #310	; 0x136
 800cfdc:	4629      	mov	r1, r5
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f7fe fa08 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 800cfe4:	f504 72a4 	add.w	r2, r4, #328	; 0x148
 800cfe8:	4629      	mov	r1, r5
 800cfea:	4620      	mov	r0, r4
 800cfec:	f7fe fa02 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 800cff0:	2d19      	cmp	r5, #25
 800cff2:	f000 8091 	beq.w	800d118 <inv_icm20948_ctrl_enable_sensor+0x3d0>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 800cff6:	2d1f      	cmp	r5, #31
 800cff8:	f000 808e 	beq.w	800d118 <inv_icm20948_ctrl_enable_sensor+0x3d0>
	result |= inv_set_hw_smplrt_dmp_odrs(s);
 800cffc:	4620      	mov	r0, r4
 800cffe:	f7fe ffff 	bl	800c000 <inv_set_hw_smplrt_dmp_odrs>
 800d002:	ea49 0900 	orr.w	r9, r9, r0
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800d006:	4620      	mov	r0, r4
 800d008:	f000 fcc6 	bl	800d998 <inv_icm20948_get_gyro_divider>
 800d00c:	9001      	str	r0, [sp, #4]
 800d00e:	4620      	mov	r0, r4
 800d010:	f000 fd4e 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
 800d014:	9901      	ldr	r1, [sp, #4]
 800d016:	4602      	mov	r2, r0
 800d018:	4620      	mov	r0, r4
 800d01a:	f000 fcdf 	bl	800d9dc <inv_icm20948_set_gyro_sf>
	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800d01e:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800d022:	ea49 0900 	orr.w	r9, r9, r0
	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800d026:	b943      	cbnz	r3, 800d03a <inv_icm20948_ctrl_enable_sensor+0x2f2>
 800d028:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
 800d02c:	039b      	lsls	r3, r3, #14
 800d02e:	d404      	bmi.n	800d03a <inv_icm20948_ctrl_enable_sensor+0x2f2>
 800d030:	f8b4 3156 	ldrh.w	r3, [r4, #342]	; 0x156
 800d034:	2b00      	cmp	r3, #0
 800d036:	f000 8175 	beq.w	800d324 <inv_icm20948_ctrl_enable_sensor+0x5dc>
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 800d03a:	f04a 0180 	orr.w	r1, sl, #128	; 0x80
 800d03e:	b289      	uxth	r1, r1
 800d040:	4620      	mov	r0, r4
 800d042:	f000 fe93 	bl	800dd6c <inv_icm20948_enable_hw_sensors>
 800d046:	ea40 0009 	orr.w	r0, r0, r9
	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 800d04a:	ea48 0600 	orr.w	r6, r8, r0
 800d04e:	4651      	mov	r1, sl
 800d050:	4620      	mov	r0, r4
 800d052:	f002 f8a1 	bl	800f198 <dmp_icm20948_set_data_rdy_status>
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 800d056:	2d13      	cmp	r5, #19
	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 800d058:	4680      	mov	r8, r0
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 800d05a:	f000 8095 	beq.w	800d188 <inv_icm20948_ctrl_enable_sensor+0x440>
	inv_icm20948_allow_lpen_control(s);
 800d05e:	4620      	mov	r0, r4
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 800d060:	ea48 0806 	orr.w	r8, r8, r6
	inv_icm20948_allow_lpen_control(s);
 800d064:	f000 f9c4 	bl	800d3f0 <inv_icm20948_allow_lpen_control>
}
 800d068:	4640      	mov	r0, r8
 800d06a:	b01a      	add	sp, #104	; 0x68
 800d06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 800d070:	2d11      	cmp	r5, #17
 800d072:	f000 813e 	beq.w	800d2f2 <inv_icm20948_ctrl_enable_sensor+0x5aa>
	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 800d076:	2d12      	cmp	r5, #18
 800d078:	d10d      	bne.n	800d096 <inv_icm20948_ctrl_enable_sensor+0x34e>
			s->bac_request --;
 800d07a:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d07e:	3b01      	subs	r3, #1
 800d080:	b29b      	uxth	r3, r3
			s->ped_int_status = 0;
 800d082:	463a      	mov	r2, r7
 800d084:	e6ae      	b.n	800cde4 <inv_icm20948_ctrl_enable_sensor+0x9c>
		s->mems_put_to_sleep = 0;
 800d086:	2300      	movs	r3, #0
 800d088:	f884 323c 	strb.w	r3, [r4, #572]	; 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 800d08c:	4620      	mov	r0, r4
 800d08e:	f000 fa2d 	bl	800d4ec <inv_icm20948_wakeup_mems>
 800d092:	4680      	mov	r8, r0
 800d094:	e684      	b.n	800cda0 <inv_icm20948_ctrl_enable_sensor+0x58>
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 800d096:	2d13      	cmp	r5, #19
 800d098:	f040 8084 	bne.w	800d1a4 <inv_icm20948_ctrl_enable_sensor+0x45c>
			s->bac_request --;
 800d09c:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d0a0:	3b01      	subs	r3, #1
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 800d0a8:	e6a0      	b.n	800cdec <inv_icm20948_ctrl_enable_sensor+0xa4>
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 800d0aa:	2d13      	cmp	r5, #19
 800d0ac:	f040 8146 	bne.w	800d33c <inv_icm20948_ctrl_enable_sensor+0x5f4>
			s->bac_request ++;
 800d0b0:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	e7f4      	b.n	800d0a4 <inv_icm20948_ctrl_enable_sensor+0x35c>
 800d0ba:	bf00      	nop
 800d0bc:	0801b52c 	.word	0x0801b52c
 800d0c0:	e6018e18 	.word	0xe6018e18
 800d0c4:	e29e8e0a 	.word	0xe29e8e0a
 800d0c8:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 800d0cc:	f504 7288 	add.w	r2, r4, #272	; 0x110
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	4620      	mov	r0, r4
 800d0d4:	f7fe f98e 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 800d0d8:	f504 7293 	add.w	r2, r4, #294	; 0x126
 800d0dc:	4629      	mov	r1, r5
 800d0de:	4620      	mov	r0, r4
 800d0e0:	f7fe f988 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 800d0e4:	f005 03f7 	and.w	r3, r5, #247	; 0xf7
 800d0e8:	2b03      	cmp	r3, #3
 800d0ea:	f47f af6f 	bne.w	800cfcc <inv_icm20948_ctrl_enable_sensor+0x284>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 800d0ee:	f504 7289 	add.w	r2, r4, #274	; 0x112
 800d0f2:	4629      	mov	r1, r5
 800d0f4:	4620      	mov	r0, r4
 800d0f6:	f7fe f97d 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 800d0fa:	f504 7294 	add.w	r2, r4, #296	; 0x128
 800d0fe:	4629      	mov	r1, r5
 800d100:	4620      	mov	r0, r4
 800d102:	f7fe f977 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 800d106:	f504 7296 	add.w	r2, r4, #300	; 0x12c
 800d10a:	4629      	mov	r1, r5
 800d10c:	4620      	mov	r0, r4
 800d10e:	f7fe f971 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 800d112:	2d1f      	cmp	r5, #31
 800d114:	f47f af72 	bne.w	800cffc <inv_icm20948_ctrl_enable_sensor+0x2b4>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 800d118:	f504 729c 	add.w	r2, r4, #312	; 0x138
 800d11c:	4629      	mov	r1, r5
 800d11e:	4620      	mov	r0, r4
 800d120:	f7fe f968 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 800d124:	f504 72a5 	add.w	r2, r4, #330	; 0x14a
 800d128:	4629      	mov	r1, r5
 800d12a:	4620      	mov	r0, r4
 800d12c:	f7fe f962 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 800d130:	f504 72a7 	add.w	r2, r4, #334	; 0x14e
 800d134:	4629      	mov	r1, r5
 800d136:	4620      	mov	r0, r4
 800d138:	f7fe f95c 	bl	800b3f4 <inv_icm20948_augmented_sensors_update_odr>
 800d13c:	e75e      	b.n	800cffc <inv_icm20948_ctrl_enable_sensor+0x2b4>
		data_rdy_status |= ACCEL_AVAILABLE;
 800d13e:	4692      	mov	sl, r2
 800d140:	e6ea      	b.n	800cf18 <inv_icm20948_ctrl_enable_sensor+0x1d0>
		data_rdy_status |= ACCEL_AVAILABLE;
 800d142:	4692      	mov	sl, r2
 800d144:	e6de      	b.n	800cf04 <inv_icm20948_ctrl_enable_sensor+0x1bc>
 800d146:	2203      	movs	r2, #3
		data_rdy_status |= GYRO_AVAILABLE;
 800d148:	f04f 0a01 	mov.w	sl, #1
 800d14c:	e6cf      	b.n	800ceee <inv_icm20948_ctrl_enable_sensor+0x1a6>
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 800d14e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
	if(s->b2s_status)
 800d152:	f8b4 6156 	ldrh.w	r6, [r4, #342]	; 0x156
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 800d156:	b289      	uxth	r1, r1
 800d158:	f8a4 115c 	strh.w	r1, [r4, #348]	; 0x15c
	if(s->b2s_status)
 800d15c:	2e00      	cmp	r6, #0
 800d15e:	f43f aead 	beq.w	800cebc <inv_icm20948_ctrl_enable_sensor+0x174>
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800d162:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d166:	4620      	mov	r0, r4
 800d168:	f002 fbc6 	bl	800f8f8 <dmp_icm20948_set_ped_y_ratio>
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800d16c:	f24c 0604 	movw	r6, #49156	; 0xc004
	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800d170:	f8b4 115c 	ldrh.w	r1, [r4, #348]	; 0x15c
 800d174:	e6a2      	b.n	800cebc <inv_icm20948_ctrl_enable_sensor+0x174>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 800d176:	4620      	mov	r0, r4
 800d178:	f001 ffe6 	bl	800f148 <dmp_icm20948_set_data_interrupt_control>
 800d17c:	ea49 0900 	orr.w	r9, r9, r0
 800d180:	e66d      	b.n	800ce5e <inv_icm20948_ctrl_enable_sensor+0x116>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800d182:	f8b4 115a 	ldrh.w	r1, [r4, #346]	; 0x15a
 800d186:	e656      	b.n	800ce36 <inv_icm20948_ctrl_enable_sensor+0xee>
		if (enable)
 800d188:	2f00      	cmp	r7, #0
 800d18a:	f43f af68 	beq.w	800d05e <inv_icm20948_ctrl_enable_sensor+0x316>
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 800d18e:	a903      	add	r1, sp, #12
 800d190:	4620      	mov	r0, r4
 800d192:	f002 fa53 	bl	800f63c <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 800d196:	9b03      	ldr	r3, [sp, #12]
 800d198:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800d19c:	1a9b      	subs	r3, r3, r2
 800d19e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
 800d1a2:	e75c      	b.n	800d05e <inv_icm20948_ctrl_enable_sensor+0x316>
	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800d1a4:	2d2e      	cmp	r5, #46	; 0x2e
			s->flip_pickup_status = 0;
 800d1a6:	bf08      	it	eq
 800d1a8:	463b      	moveq	r3, r7
	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800d1aa:	f000 80cd 	beq.w	800d348 <inv_icm20948_ctrl_enable_sensor+0x600>
	if (androidSensor == ANDROID_SENSOR_B2S) {
 800d1ae:	2d2d      	cmp	r5, #45	; 0x2d
 800d1b0:	d122      	bne.n	800d1f8 <inv_icm20948_ctrl_enable_sensor+0x4b0>
			s->bac_request ++;
 800d1b2:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
		if(enable){
 800d1b6:	2f00      	cmp	r7, #0
 800d1b8:	f000 80e2 	beq.w	800d380 <inv_icm20948_ctrl_enable_sensor+0x638>
			s->bac_request ++;
 800d1bc:	3301      	adds	r3, #1
 800d1be:	b29b      	uxth	r3, r3
			s->b2s_status = INV_BTS_EN;
 800d1c0:	2220      	movs	r2, #32
 800d1c2:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
 800d1c6:	f8a4 2156 	strh.w	r2, [r4, #342]	; 0x156
		if (enable) {
 800d1ca:	b377      	cbz	r7, 800d22a <inv_icm20948_ctrl_enable_sensor+0x4e2>
			*sensor_control |= HEADER2_SET;
 800d1cc:	f8b4 315a 	ldrh.w	r3, [r4, #346]	; 0x15a
 800d1d0:	f043 0308 	orr.w	r3, r3, #8
 800d1d4:	f8a4 315a 	strh.w	r3, [r4, #346]	; 0x15a
			s->header2_count ++;
 800d1d8:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
 800d1dc:	3301      	adds	r3, #1
 800d1de:	f884 323b 	strb.w	r3, [r4, #571]	; 0x23b
 800d1e2:	e608      	b.n	800cdf6 <inv_icm20948_ctrl_enable_sensor+0xae>
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800d1e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d1e8:	4620      	mov	r0, r4
 800d1ea:	f002 fb85 	bl	800f8f8 <dmp_icm20948_set_ped_y_ratio>
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800d1ee:	f446 4640 	orr.w	r6, r6, #49152	; 0xc000
	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800d1f2:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 800d1f6:	e6cc      	b.n	800cf92 <inv_icm20948_ctrl_enable_sensor+0x24a>
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 800d1f8:	2d2f      	cmp	r5, #47	; 0x2f
 800d1fa:	f040 80a8 	bne.w	800d34e <inv_icm20948_ctrl_enable_sensor+0x606>
	s->bac_on = enable;
 800d1fe:	f8a4 7150 	strh.w	r7, [r4, #336]	; 0x150
	if (enable) {
 800d202:	2f00      	cmp	r7, #0
 800d204:	f040 80ad 	bne.w	800d362 <inv_icm20948_ctrl_enable_sensor+0x61a>
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800d208:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 800d20c:	0598      	lsls	r0, r3, #22
 800d20e:	d40c      	bmi.n	800d22a <inv_icm20948_ctrl_enable_sensor+0x4e2>
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800d210:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
			s->bac_status = 0;
 800d214:	f8a4 7154 	strh.w	r7, [r4, #340]	; 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800d218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d21c:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
			s->bac_request --;
 800d220:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d224:	3b01      	subs	r3, #1
 800d226:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
			s->header2_count --;
 800d22a:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
 800d22e:	3b01      	subs	r3, #1
 800d230:	b2db      	uxtb	r3, r3
		*sensor_control = 0;
 800d232:	2b00      	cmp	r3, #0
			s->header2_count --;
 800d234:	f884 323b 	strb.w	r3, [r4, #571]	; 0x23b
		*sensor_control = 0;
 800d238:	bf14      	ite	ne
 800d23a:	2308      	movne	r3, #8
 800d23c:	2300      	moveq	r3, #0
 800d23e:	f8a4 315a 	strh.w	r3, [r4, #346]	; 0x15a
	for (i = 0; i < 2; i++) {
 800d242:	f504 7eb0 	add.w	lr, r4, #352	; 0x160
 800d246:	f10d 0c10 	add.w	ip, sp, #16
		*sensor_control = 0;
 800d24a:	2600      	movs	r6, #0
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 800d24c:	f85e 3b04 	ldr.w	r3, [lr], #4
		while (tmp_androidSensorsOn_mask) {
 800d250:	4662      	mov	r2, ip
 800d252:	b173      	cbz	r3, 800d272 <inv_icm20948_ctrl_enable_sensor+0x52a>
			if (tmp_androidSensorsOn_mask & 1) {
 800d254:	07d9      	lsls	r1, r3, #31
 800d256:	d508      	bpl.n	800d26a <inv_icm20948_ctrl_enable_sensor+0x522>
				delta = sen_num_2_ctrl[cntr];
 800d258:	f9b2 1000 	ldrsh.w	r1, [r2]
				if (delta != -1) *sensor_control |= delta;
 800d25c:	1c48      	adds	r0, r1, #1
 800d25e:	d004      	beq.n	800d26a <inv_icm20948_ctrl_enable_sensor+0x522>
 800d260:	f8b4 015a 	ldrh.w	r0, [r4, #346]	; 0x15a
 800d264:	4301      	orrs	r1, r0
 800d266:	f8a4 115a 	strh.w	r1, [r4, #346]	; 0x15a
		while (tmp_androidSensorsOn_mask) {
 800d26a:	085b      	lsrs	r3, r3, #1
 800d26c:	f102 0202 	add.w	r2, r2, #2
 800d270:	d1f0      	bne.n	800d254 <inv_icm20948_ctrl_enable_sensor+0x50c>
	for (i = 0; i < 2; i++) {
 800d272:	3620      	adds	r6, #32
 800d274:	2e40      	cmp	r6, #64	; 0x40
 800d276:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800d27a:	d1e7      	bne.n	800d24c <inv_icm20948_ctrl_enable_sensor+0x504>
 800d27c:	e5bb      	b.n	800cdf6 <inv_icm20948_ctrl_enable_sensor+0xae>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 800d27e:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800d282:	f005 001f 	and.w	r0, r5, #31
 800d286:	2101      	movs	r1, #1
 800d288:	4081      	lsls	r1, r0
 800d28a:	ea22 0201 	bic.w	r2, r2, r1
 800d28e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	if(header2_count)
 800d292:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
		*sensor_control = 0;
 800d296:	2b00      	cmp	r3, #0
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 800d298:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
		*sensor_control = 0;
 800d29c:	bf14      	ite	ne
 800d29e:	2108      	movne	r1, #8
 800d2a0:	2100      	moveq	r1, #0
 800d2a2:	f8a4 115a 	strh.w	r1, [r4, #346]	; 0x15a
		while (tmp_androidSensorsOn_mask) {
 800d2a6:	b17b      	cbz	r3, 800d2c8 <inv_icm20948_ctrl_enable_sensor+0x580>
 800d2a8:	aa04      	add	r2, sp, #16
			if (tmp_androidSensorsOn_mask & 1) {
 800d2aa:	07de      	lsls	r6, r3, #31
 800d2ac:	d508      	bpl.n	800d2c0 <inv_icm20948_ctrl_enable_sensor+0x578>
				delta = sen_num_2_ctrl[cntr];
 800d2ae:	f9b2 0000 	ldrsh.w	r0, [r2]
				if (delta != -1) *sensor_control |= delta;
 800d2b2:	ea40 0601 	orr.w	r6, r0, r1
 800d2b6:	3001      	adds	r0, #1
 800d2b8:	d002      	beq.n	800d2c0 <inv_icm20948_ctrl_enable_sensor+0x578>
 800d2ba:	b2b1      	uxth	r1, r6
 800d2bc:	f8a4 115a 	strh.w	r1, [r4, #346]	; 0x15a
		while (tmp_androidSensorsOn_mask) {
 800d2c0:	085b      	lsrs	r3, r3, #1
 800d2c2:	f102 0202 	add.w	r2, r2, #2
 800d2c6:	d1f0      	bne.n	800d2aa <inv_icm20948_ctrl_enable_sensor+0x562>
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 800d2c8:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
		while (tmp_androidSensorsOn_mask) {
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	f43f adb2 	beq.w	800ce36 <inv_icm20948_ctrl_enable_sensor+0xee>
 800d2d2:	aa14      	add	r2, sp, #80	; 0x50
			if (tmp_androidSensorsOn_mask & 1) {
 800d2d4:	07d8      	lsls	r0, r3, #31
 800d2d6:	d507      	bpl.n	800d2e8 <inv_icm20948_ctrl_enable_sensor+0x5a0>
				delta = sen_num_2_ctrl[cntr];
 800d2d8:	f9b2 0000 	ldrsh.w	r0, [r2]
				if (delta != -1) *sensor_control |= delta;
 800d2dc:	1c46      	adds	r6, r0, #1
 800d2de:	d003      	beq.n	800d2e8 <inv_icm20948_ctrl_enable_sensor+0x5a0>
 800d2e0:	4301      	orrs	r1, r0
 800d2e2:	b289      	uxth	r1, r1
 800d2e4:	f8a4 115a 	strh.w	r1, [r4, #346]	; 0x15a
		while (tmp_androidSensorsOn_mask) {
 800d2e8:	085b      	lsrs	r3, r3, #1
 800d2ea:	f102 0202 	add.w	r2, r2, #2
 800d2ee:	d1f1      	bne.n	800d2d4 <inv_icm20948_ctrl_enable_sensor+0x58c>
 800d2f0:	e5a1      	b.n	800ce36 <inv_icm20948_ctrl_enable_sensor+0xee>
			s->bac_request --;
 800d2f2:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
			s->smd_status = 0;
 800d2f6:	f8a4 723e 	strh.w	r7, [r4, #574]	; 0x23e
			s->bac_request --;
 800d2fa:	3b01      	subs	r3, #1
 800d2fc:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
 800d300:	e574      	b.n	800cdec <inv_icm20948_ctrl_enable_sensor+0xa4>
			s->bac_request ++;
 800d302:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d306:	3301      	adds	r3, #1
 800d308:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
			s->smd_status = INV_SMD_EN;
 800d30c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d310:	f8a4 323e 	strh.w	r3, [r4, #574]	; 0x23e
			s->bac_request ++;
 800d314:	e56a      	b.n	800cdec <inv_icm20948_ctrl_enable_sensor+0xa4>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 800d316:	4628      	mov	r0, r5
 800d318:	f003 fb58 	bl	80109cc <inv_icm20948_sensor_android_2_sensor_type>
 800d31c:	4420      	add	r0, r4
 800d31e:	f880 62ac 	strb.w	r6, [r0, #684]	; 0x2ac
 800d322:	e553      	b.n	800cdcc <inv_icm20948_ctrl_enable_sensor+0x84>
		*mems_put_to_sleep =1 ;
 800d324:	2301      	movs	r3, #1
 800d326:	f884 323c 	strb.w	r3, [r4, #572]	; 0x23c
		result |= inv_icm20948_sleep_mems(s);
 800d32a:	4620      	mov	r0, r4
 800d32c:	f000 f93a 	bl	800d5a4 <inv_icm20948_sleep_mems>
 800d330:	ea49 0900 	orr.w	r9, r9, r0
 800d334:	e681      	b.n	800d03a <inv_icm20948_ctrl_enable_sensor+0x2f2>
			return -1;
 800d336:	f04f 38ff 	mov.w	r8, #4294967295
 800d33a:	e695      	b.n	800d068 <inv_icm20948_ctrl_enable_sensor+0x320>
	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800d33c:	2d2e      	cmp	r5, #46	; 0x2e
			s->flip_pickup_status = FLIP_PICKUP_SET;
 800d33e:	bf08      	it	eq
 800d340:	f44f 6380 	moveq.w	r3, #1024	; 0x400
	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800d344:	f47f af33 	bne.w	800d1ae <inv_icm20948_ctrl_enable_sensor+0x466>
 800d348:	f8a4 3158 	strh.w	r3, [r4, #344]	; 0x158
	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 800d34c:	e54e      	b.n	800cdec <inv_icm20948_ctrl_enable_sensor+0xa4>
 800d34e:	2d29      	cmp	r5, #41	; 0x29
 800d350:	f47f ad4c 	bne.w	800cdec <inv_icm20948_ctrl_enable_sensor+0xa4>
	if (enable) {
 800d354:	b92f      	cbnz	r7, 800d362 <inv_icm20948_ctrl_enable_sensor+0x61a>
		if (!s->bac_on) {
 800d356:	f8b4 3150 	ldrh.w	r3, [r4, #336]	; 0x150
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f47f af65 	bne.w	800d22a <inv_icm20948_ctrl_enable_sensor+0x4e2>
 800d360:	e756      	b.n	800d210 <inv_icm20948_ctrl_enable_sensor+0x4c8>
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800d362:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 800d366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d36a:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
		s->bac_request ++;
 800d36e:	f8b4 3242 	ldrh.w	r3, [r4, #578]	; 0x242
 800d372:	3301      	adds	r3, #1
 800d374:	f8a4 3242 	strh.w	r3, [r4, #578]	; 0x242
		s->bac_status = ACT_RECOG_SET;
 800d378:	2380      	movs	r3, #128	; 0x80
 800d37a:	f8a4 3154 	strh.w	r3, [r4, #340]	; 0x154
		s->bac_request ++;
 800d37e:	e725      	b.n	800d1cc <inv_icm20948_ctrl_enable_sensor+0x484>
			s->bac_request --;
 800d380:	3b01      	subs	r3, #1
 800d382:	b29b      	uxth	r3, r3
			s->b2s_status = 0;
 800d384:	463a      	mov	r2, r7
 800d386:	e71c      	b.n	800d1c2 <inv_icm20948_ctrl_enable_sensor+0x47a>

0800d388 <inv_icm20948_ctrl_get_acc_bias>:
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 800d388:	f001 bffe 	b.w	800f388 <dmp_icm20948_get_bias_acc>

0800d38c <inv_icm20948_ctrl_get_gyr_bias>:
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 800d38c:	f002 b82a 	b.w	800f3e4 <dmp_icm20948_get_bias_gyr>

0800d390 <inv_icm20948_ctrl_get_mag_bias>:
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 800d390:	f002 b856 	b.w	800f440 <dmp_icm20948_get_bias_cmp>

0800d394 <inv_icm20948_ctrl_set_acc_bias>:
	s->bias[0] = acc_bias[0];
 800d394:	680a      	ldr	r2, [r1, #0]
 800d396:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
	s->bias[1] = acc_bias[1];
 800d39a:	684a      	ldr	r2, [r1, #4]
 800d39c:	f8c0 2254 	str.w	r2, [r0, #596]	; 0x254
	s->bias[2] = acc_bias[2];
 800d3a0:	688a      	ldr	r2, [r1, #8]
 800d3a2:	f8c0 2258 	str.w	r2, [r0, #600]	; 0x258
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 800d3a6:	f500 7114 	add.w	r1, r0, #592	; 0x250
 800d3aa:	f001 bf63 	b.w	800f274 <dmp_icm20948_set_bias_acc>
 800d3ae:	bf00      	nop

0800d3b0 <inv_icm20948_ctrl_set_gyr_bias>:
	s->bias[3] = gyr_bias[0];
 800d3b0:	680a      	ldr	r2, [r1, #0]
 800d3b2:	f8c0 225c 	str.w	r2, [r0, #604]	; 0x25c
	s->bias[4] = gyr_bias[1];
 800d3b6:	684a      	ldr	r2, [r1, #4]
 800d3b8:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
	s->bias[5] = gyr_bias[2];
 800d3bc:	688a      	ldr	r2, [r1, #8]
 800d3be:	f8c0 2264 	str.w	r2, [r0, #612]	; 0x264
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 800d3c2:	f500 7117 	add.w	r1, r0, #604	; 0x25c
 800d3c6:	f001 bf83 	b.w	800f2d0 <dmp_icm20948_set_bias_gyr>
 800d3ca:	bf00      	nop

0800d3cc <inv_icm20948_ctrl_set_mag_bias>:
	s->bias[6] = mag_bias[0];
 800d3cc:	680a      	ldr	r2, [r1, #0]
 800d3ce:	f8c0 2268 	str.w	r2, [r0, #616]	; 0x268
	s->bias[7] = mag_bias[1];
 800d3d2:	684a      	ldr	r2, [r1, #4]
 800d3d4:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
	s->bias[8] = mag_bias[2];
 800d3d8:	688a      	ldr	r2, [r1, #8]
 800d3da:	f8c0 2270 	str.w	r2, [r0, #624]	; 0x270
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 800d3de:	f500 711a 	add.w	r1, r0, #616	; 0x268
 800d3e2:	f001 bfa3 	b.w	800f32c <dmp_icm20948_set_bias_cmp>
 800d3e6:	bf00      	nop

0800d3e8 <inv_icm20948_prevent_lpen_control>:

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
	s->sAllowLpEn = 0;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
}
 800d3ee:	4770      	bx	lr

0800d3f0 <inv_icm20948_allow_lpen_control>:
				}
			}
		break;

		case CHIP_LP_ENABLE:
			if(s->base_state.lp_en_support == 1) {
 800d3f0:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
	s->sAllowLpEn = 1;
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	f880 20b8 	strb.w	r2, [r0, #184]	; 0xb8
			if(s->base_state.lp_en_support == 1) {
 800d3fa:	07da      	lsls	r2, r3, #31
 800d3fc:	d505      	bpl.n	800d40a <inv_icm20948_allow_lpen_control+0x1a>
{
 800d3fe:	b510      	push	{r4, lr}
				if(on_off) {
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d400:	7e03      	ldrb	r3, [r0, #24]
 800d402:	079b      	lsls	r3, r3, #30
 800d404:	4604      	mov	r4, r0
 800d406:	d501      	bpl.n	800d40c <inv_icm20948_allow_lpen_control+0x1c>
}
 800d408:	bd10      	pop	{r4, pc}
 800d40a:	4770      	bx	lr
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d40c:	7e82      	ldrb	r2, [r0, #26]
 800d40e:	f042 0220 	orr.w	r2, r2, #32
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d412:	2106      	movs	r1, #6
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d414:	7682      	strb	r2, [r0, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d416:	f005 f8e1 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d41a:	7e23      	ldrb	r3, [r4, #24]
 800d41c:	f043 0302 	orr.w	r3, r3, #2
 800d420:	7623      	strb	r3, [r4, #24]
}
 800d422:	bd10      	pop	{r4, pc}

0800d424 <inv_icm20948_set_chip_power_state>:
	switch(func) {
 800d424:	2901      	cmp	r1, #1
{
 800d426:	b570      	push	{r4, r5, r6, lr}
 800d428:	460e      	mov	r6, r1
 800d42a:	4605      	mov	r5, r0
	switch(func) {
 800d42c:	d01f      	beq.n	800d46e <inv_icm20948_set_chip_power_state+0x4a>
 800d42e:	2902      	cmp	r1, #2
 800d430:	d11a      	bne.n	800d468 <inv_icm20948_set_chip_power_state+0x44>
			if(s->base_state.lp_en_support == 1) {
 800d432:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
 800d436:	f014 0401 	ands.w	r4, r4, #1
 800d43a:	d013      	beq.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
				if(on_off) {
 800d43c:	2a00      	cmp	r2, #0
 800d43e:	d03e      	beq.n	800d4be <inv_icm20948_set_chip_power_state+0x9a>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d440:	f890 40b8 	ldrb.w	r4, [r0, #184]	; 0xb8
 800d444:	b174      	cbz	r4, 800d464 <inv_icm20948_set_chip_power_state+0x40>
 800d446:	7e03      	ldrb	r3, [r0, #24]
 800d448:	079b      	lsls	r3, r3, #30
 800d44a:	d40d      	bmi.n	800d468 <inv_icm20948_set_chip_power_state+0x44>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d44c:	7e82      	ldrb	r2, [r0, #26]
 800d44e:	f042 0220 	orr.w	r2, r2, #32
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d452:	2106      	movs	r1, #6
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d454:	7682      	strb	r2, [r0, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d456:	f005 f8c1 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d45a:	7e2b      	ldrb	r3, [r5, #24]
 800d45c:	f043 0302 	orr.w	r3, r3, #2
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d460:	4604      	mov	r4, r0
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d462:	762b      	strb	r3, [r5, #24]
		break;

	}// end switch

	return status;
}
 800d464:	4620      	mov	r0, r4
 800d466:	bd70      	pop	{r4, r5, r6, pc}
	int status = 0;
 800d468:	2400      	movs	r4, #0
}
 800d46a:	4620      	mov	r0, r4
 800d46c:	bd70      	pop	{r4, r5, r6, pc}
			if(on_off){
 800d46e:	b192      	cbz	r2, 800d496 <inv_icm20948_set_chip_power_state+0x72>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 800d470:	7e03      	ldrb	r3, [r0, #24]
 800d472:	07da      	lsls	r2, r3, #31
 800d474:	d4f8      	bmi.n	800d468 <inv_icm20948_set_chip_power_state+0x44>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 800d476:	7e82      	ldrb	r2, [r0, #26]
 800d478:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 800d47c:	7682      	strb	r2, [r0, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d47e:	2106      	movs	r1, #6
 800d480:	f005 f8ac 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
					s->base_state.wake_state |= CHIP_AWAKE;
 800d484:	7e2b      	ldrb	r3, [r5, #24]
 800d486:	f043 0301 	orr.w	r3, r3, #1
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d48a:	4604      	mov	r4, r0
					s->base_state.wake_state |= CHIP_AWAKE;
 800d48c:	762b      	strb	r3, [r5, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d48e:	4630      	mov	r0, r6
 800d490:	f004 fc02 	bl	8011c98 <inv_icm20948_sleep_100us>
 800d494:	e7e6      	b.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800d496:	7e04      	ldrb	r4, [r0, #24]
 800d498:	f014 0401 	ands.w	r4, r4, #1
 800d49c:	d0e2      	beq.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 800d49e:	7e82      	ldrb	r2, [r0, #26]
 800d4a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d4a4:	7682      	strb	r2, [r0, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d4a6:	2106      	movs	r1, #6
 800d4a8:	f005 f898 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d4ac:	7e2b      	ldrb	r3, [r5, #24]
 800d4ae:	f023 0301 	bic.w	r3, r3, #1
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d4b2:	4604      	mov	r4, r0
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d4b4:	762b      	strb	r3, [r5, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f004 fbee 	bl	8011c98 <inv_icm20948_sleep_100us>
 800d4bc:	e7d2      	b.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 800d4be:	7e04      	ldrb	r4, [r0, #24]
 800d4c0:	f014 0402 	ands.w	r4, r4, #2
 800d4c4:	d0ce      	beq.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 800d4c6:	7e82      	ldrb	r2, [r0, #26]
 800d4c8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d4cc:	2106      	movs	r1, #6
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 800d4ce:	7682      	strb	r2, [r0, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d4d0:	f005 f884 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 800d4d4:	7e2b      	ldrb	r3, [r5, #24]
 800d4d6:	f023 0302 	bic.w	r3, r3, #2
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d4da:	4604      	mov	r4, r0
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 800d4dc:	762b      	strb	r3, [r5, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d4de:	2001      	movs	r0, #1
 800d4e0:	f004 fbda 	bl	8011c98 <inv_icm20948_sleep_100us>
 800d4e4:	e7be      	b.n	800d464 <inv_icm20948_set_chip_power_state+0x40>
 800d4e6:	bf00      	nop

0800d4e8 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
	return s->base_state.wake_state;
}
 800d4e8:	7e00      	ldrb	r0, [r0, #24]
 800d4ea:	4770      	bx	lr

0800d4ec <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 800d4ec:	b570      	push	{r4, r5, r6, lr}
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 800d4ee:	7e03      	ldrb	r3, [r0, #24]
 800d4f0:	07dd      	lsls	r5, r3, #31
{
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	4604      	mov	r4, r0
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 800d4f6:	d52c      	bpl.n	800d552 <inv_icm20948_wakeup_mems+0x66>
	unsigned char data;
	int result = 0;

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800d4f8:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 800d4fc:	2b02      	cmp	r3, #2
	int status = 0;
 800d4fe:	f04f 0500 	mov.w	r5, #0
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800d502:	d038      	beq.n	800d576 <inv_icm20948_wakeup_mems+0x8a>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 800d504:	2147      	movs	r1, #71	; 0x47
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d506:	f10d 0307 	add.w	r3, sp, #7
	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 800d50a:	f88d 1007 	strb.w	r1, [sp, #7]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d50e:	2201      	movs	r2, #1
 800d510:	2107      	movs	r1, #7
 800d512:	4620      	mov	r0, r4
 800d514:	f004 fbcc 	bl	8011cb0 <inv_icm20948_write_mems_reg>

	if(s->base_state.firmware_loaded == 1) {
 800d518:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800d51c:	0799      	lsls	r1, r3, #30
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d51e:	ea40 0605 	orr.w	r6, r0, r5
	if(s->base_state.firmware_loaded == 1) {
 800d522:	d40a      	bmi.n	800d53a <inv_icm20948_wakeup_mems+0x4e>
			if(s->base_state.lp_en_support == 1) {
 800d524:	07da      	lsls	r2, r3, #31
 800d526:	d505      	bpl.n	800d534 <inv_icm20948_wakeup_mems+0x48>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d528:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
 800d52c:	b113      	cbz	r3, 800d534 <inv_icm20948_wakeup_mems+0x48>
 800d52e:	7e23      	ldrb	r3, [r4, #24]
 800d530:	079b      	lsls	r3, r3, #30
 800d532:	d529      	bpl.n	800d588 <inv_icm20948_wakeup_mems+0x9c>
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
	return result;
}
 800d534:	4630      	mov	r0, r6
 800d536:	b002      	add	sp, #8
 800d538:	bd70      	pop	{r4, r5, r6, pc}
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 800d53a:	7f22      	ldrb	r2, [r4, #28]
 800d53c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800d540:	2103      	movs	r1, #3
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 800d542:	7722      	strb	r2, [r4, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800d544:	4620      	mov	r0, r4
 800d546:	f004 fc4f 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
			if(s->base_state.lp_en_support == 1) {
 800d54a:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800d54e:	4306      	orrs	r6, r0
 800d550:	e7e8      	b.n	800d524 <inv_icm20948_wakeup_mems+0x38>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 800d552:	7e82      	ldrb	r2, [r0, #26]
 800d554:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d558:	2106      	movs	r1, #6
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 800d55a:	7682      	strb	r2, [r0, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d55c:	f005 f83e 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
					s->base_state.wake_state |= CHIP_AWAKE;
 800d560:	7e23      	ldrb	r3, [r4, #24]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d562:	4605      	mov	r5, r0
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d564:	2001      	movs	r0, #1
					s->base_state.wake_state |= CHIP_AWAKE;
 800d566:	4303      	orrs	r3, r0
 800d568:	7623      	strb	r3, [r4, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d56a:	f004 fb95 	bl	8011c98 <inv_icm20948_sleep_100us>
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800d56e:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 800d572:	2b02      	cmp	r3, #2
 800d574:	d1c6      	bne.n	800d504 <inv_icm20948_wakeup_mems+0x18>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 800d576:	7f22      	ldrb	r2, [r4, #28]
 800d578:	f042 0210 	orr.w	r2, r2, #16
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800d57c:	2103      	movs	r1, #3
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 800d57e:	7722      	strb	r2, [r4, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800d580:	4620      	mov	r0, r4
 800d582:	f004 fc31 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800d586:	e7bd      	b.n	800d504 <inv_icm20948_wakeup_mems+0x18>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d588:	7ea2      	ldrb	r2, [r4, #26]
 800d58a:	f042 0220 	orr.w	r2, r2, #32
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d58e:	2106      	movs	r1, #6
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d590:	76a2      	strb	r2, [r4, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d592:	4620      	mov	r0, r4
 800d594:	f005 f822 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d598:	7e23      	ldrb	r3, [r4, #24]
 800d59a:	f043 0302 	orr.w	r3, r3, #2
	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800d59e:	4306      	orrs	r6, r0
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d5a0:	7623      	strb	r3, [r4, #24]
	return result;
 800d5a2:	e7c7      	b.n	800d534 <inv_icm20948_wakeup_mems+0x48>

0800d5a4 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 800d5a4:	b530      	push	{r4, r5, lr}
 800d5a6:	b083      	sub	sp, #12
 800d5a8:	4604      	mov	r4, r0
	int result;
	unsigned char data;

	data = 0x7F;
 800d5aa:	217f      	movs	r1, #127	; 0x7f
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d5ac:	f10d 0307 	add.w	r3, sp, #7
	data = 0x7F;
 800d5b0:	f88d 1007 	strb.w	r1, [sp, #7]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	2107      	movs	r1, #7
 800d5b8:	f004 fb7a 	bl	8011cb0 <inv_icm20948_write_mems_reg>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800d5bc:	7e23      	ldrb	r3, [r4, #24]
 800d5be:	07db      	lsls	r3, r3, #31
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d5c0:	4605      	mov	r5, r0
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800d5c2:	d402      	bmi.n	800d5ca <inv_icm20948_sleep_mems+0x26>

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);

	return result;
}
 800d5c4:	4628      	mov	r0, r5
 800d5c6:	b003      	add	sp, #12
 800d5c8:	bd30      	pop	{r4, r5, pc}
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 800d5ca:	7ea2      	ldrb	r2, [r4, #26]
 800d5cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d5d0:	2106      	movs	r1, #6
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 800d5d2:	76a2      	strb	r2, [r4, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f005 f801 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d5da:	7e22      	ldrb	r2, [r4, #24]
 800d5dc:	f022 0201 	bic.w	r2, r2, #1
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d5e0:	4603      	mov	r3, r0
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d5e2:	7622      	strb	r2, [r4, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d5e4:	2001      	movs	r0, #1
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d5e6:	461c      	mov	r4, r3
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d5e8:	f004 fb56 	bl	8011c98 <inv_icm20948_sleep_100us>
	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 800d5ec:	4325      	orrs	r5, r4
}
 800d5ee:	4628      	mov	r0, r5
 800d5f0:	b003      	add	sp, #12
 800d5f2:	bd30      	pop	{r4, r5, pc}

0800d5f4 <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 800d5f4:	b510      	push	{r4, lr}
 800d5f6:	b082      	sub	sp, #8
	int result;
	unsigned char dmp_cfg[2] = {0};
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 800d5f8:	f10d 0106 	add.w	r1, sp, #6
	unsigned char dmp_cfg[2] = {0};
 800d5fc:	2300      	movs	r3, #0
{
 800d5fe:	4604      	mov	r4, r0
	unsigned char dmp_cfg[2] = {0};
 800d600:	f8ad 3004 	strh.w	r3, [sp, #4]
	inv_icm20948_get_dmp_start_address(s, &config);
 800d604:	f001 fd58 	bl	800f0b8 <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d608:	f8bd 1006 	ldrh.w	r1, [sp, #6]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 800d60c:	f88d 1005 	strb.w	r1, [sp, #5]
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d610:	ea4f 2c11 	mov.w	ip, r1, lsr #8

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 800d614:	ab01      	add	r3, sp, #4
 800d616:	2202      	movs	r2, #2
 800d618:	4620      	mov	r0, r4
 800d61a:	f44f 71a8 	mov.w	r1, #336	; 0x150
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d61e:	f88d c004 	strb.w	ip, [sp, #4]
	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 800d622:	f004 fb45 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	return result;
}
 800d626:	b002      	add	sp, #8
 800d628:	bd10      	pop	{r4, pc}
 800d62a:	bf00      	nop

0800d62c <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 800d62c:	b538      	push	{r3, r4, r5, lr}
	int r = 0;
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 800d62e:	4d0b      	ldr	r5, [pc, #44]	; (800d65c <inv_icm20948_set_secondary+0x30>)
 800d630:	782b      	ldrb	r3, [r5, #0]
 800d632:	b10b      	cbz	r3, 800d638 <inv_icm20948_set_secondary+0xc>
	int r = 0;
 800d634:	2000      	movs	r0, #0
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);

		lIsInited = 1;
	}
	return r;
}
 800d636:	bd38      	pop	{r3, r4, r5, pc}
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800d638:	2210      	movs	r2, #16
 800d63a:	f240 1181 	movw	r1, #385	; 0x181
 800d63e:	4604      	mov	r4, r0
 800d640:	f004 fbd2 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800d644:	2204      	movs	r2, #4
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800d646:	4603      	mov	r3, r0
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800d648:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800d64c:	4620      	mov	r0, r4
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800d64e:	461c      	mov	r4, r3
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800d650:	f004 fbca 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
		lIsInited = 1;
 800d654:	2301      	movs	r3, #1
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800d656:	4320      	orrs	r0, r4
		lIsInited = 1;
 800d658:	702b      	strb	r3, [r5, #0]
}
 800d65a:	bd38      	pop	{r3, r4, r5, pc}
 800d65c:	2000d435 	.word	0x2000d435

0800d660 <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 800d660:	b500      	push	{lr}
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 800d662:	2201      	movs	r2, #1
{
 800d664:	b083      	sub	sp, #12
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800d666:	f04f 0c70 	mov.w	ip, #112	; 0x70
	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 800d66a:	7642      	strb	r2, [r0, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800d66c:	f10d 0307 	add.w	r3, sp, #7
 800d670:	2105      	movs	r1, #5
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800d672:	f88d c007 	strb.w	ip, [sp, #7]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800d676:	f004 fb1b 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800d67a:	b003      	add	sp, #12
 800d67c:	f85d fb04 	ldr.w	pc, [sp], #4

0800d680 <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 800d680:	b500      	push	{lr}
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 800d682:	2200      	movs	r2, #0
{
 800d684:	b083      	sub	sp, #12
	unsigned char data  = BIT_I2C_MST_CYCLE;
 800d686:	f04f 0c40 	mov.w	ip, #64	; 0x40
	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 800d68a:	7642      	strb	r2, [r0, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800d68c:	f10d 0307 	add.w	r3, sp, #7
 800d690:	2201      	movs	r2, #1
 800d692:	2105      	movs	r1, #5
	unsigned char data  = BIT_I2C_MST_CYCLE;
 800d694:	f88d c007 	strb.w	ip, [sp, #7]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800d698:	f004 fb0a 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800d69c:	b003      	add	sp, #12
 800d69e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d6a2:	bf00      	nop

0800d6a4 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800d6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// set static variable
	s->sAllowLpEn = 1;
	s->s_compass_available = 0;
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 800d6a8:	2500      	movs	r5, #0
	s->sAllowLpEn = 1;
 800d6aa:	f04f 0901 	mov.w	r9, #1
{
 800d6ae:	469b      	mov	fp, r3

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 800d6b0:	f647 7301 	movw	r3, #32513	; 0x7f01
{
 800d6b4:	b083      	sub	sp, #12
	memset(&s->base_state, 0, sizeof(s->base_state));
 800d6b6:	6185      	str	r5, [r0, #24]
 800d6b8:	6245      	str	r5, [r0, #36]	; 0x24
{
 800d6ba:	4692      	mov	sl, r2
	s->s_proximity_available = 0;
 800d6bc:	f880 50ba 	strb.w	r5, [r0, #186]	; 0xba
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
	s->base_state.serial_interface = type;
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 800d6c0:	464a      	mov	r2, r9
	memset(&s->base_state, 0, sizeof(s->base_state));
 800d6c2:	61c5      	str	r5, [r0, #28]
 800d6c4:	6205      	str	r5, [r0, #32]
 800d6c6:	8505      	strh	r5, [r0, #40]	; 0x28
	s->base_state.serial_interface = type;
 800d6c8:	f880 1027 	strb.w	r1, [r0, #39]	; 0x27
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 800d6cc:	8343      	strh	r3, [r0, #26]
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 800d6ce:	2103      	movs	r1, #3
 800d6d0:	f100 031c 	add.w	r3, r0, #28
	s->sAllowLpEn = 1;
 800d6d4:	f8a0 90b8 	strh.w	r9, [r0, #184]	; 0xb8
{
 800d6d8:	4604      	mov	r4, r0
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 800d6da:	f004 fbfd 	bl	8011ed8 <inv_icm20948_read_mems_reg>
 800d6de:	4606      	mov	r6, r0

	result |= inv_icm20948_wakeup_mems(s);
 800d6e0:	4620      	mov	r0, r4
 800d6e2:	f7ff ff03 	bl	800d4ec <inv_icm20948_wakeup_mems>

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 800d6e6:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 800d8e0 <inv_icm20948_initialize_lower_driver+0x23c>
 800d6ea:	464a      	mov	r2, r9
 800d6ec:	4629      	mov	r1, r5
	result |= inv_icm20948_wakeup_mems(s);
 800d6ee:	4306      	orrs	r6, r0
	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 800d6f0:	4643      	mov	r3, r8
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	f004 fbf0 	bl	8011ed8 <inv_icm20948_read_mems_reg>

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800d6f8:	4629      	mov	r1, r5
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800d6fa:	2370      	movs	r3, #112	; 0x70
	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 800d6fc:	4306      	orrs	r6, r0
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800d6fe:	4620      	mov	r0, r4
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800d700:	f888 3000 	strb.w	r3, [r8]
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800d704:	f003 fb0c 	bl	8010d20 <inv_icm20948_set_lowpower_or_highperformance>
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)   
 800d708:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
	else
		s->base_state.user_ctrl = 0;
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	bf0c      	ite	eq
 800d710:	2210      	moveq	r2, #16
 800d712:	2200      	movne	r2, #0
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800d714:	ea46 0500 	orr.w	r5, r6, r0
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)   
 800d718:	7722      	strb	r2, [r4, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800d71a:	2103      	movs	r1, #3
 800d71c:	4620      	mov	r0, r4
 800d71e:	f004 fb63 	bl	8011de8 <inv_icm20948_write_single_mems_reg>

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 800d722:	465a      	mov	r2, fp
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800d724:	4305      	orrs	r5, r0
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 800d726:	4651      	mov	r1, sl
 800d728:	4620      	mov	r0, r4
 800d72a:	f001 fcc1 	bl	800f0b0 <inv_icm20948_load_firmware>
	if(result)
 800d72e:	4305      	orrs	r5, r0
 800d730:	d003      	beq.n	800d73a <inv_icm20948_initialize_lower_driver+0x96>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);

	result |= inv_icm20948_sleep_mems(s);   
        
	return result;
}
 800d732:	4628      	mov	r0, r5
 800d734:	b003      	add	sp, #12
 800d736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		s->base_state.firmware_loaded = 1;
 800d73a:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
	unsigned char dmp_cfg[2] = {0};
 800d73e:	f8ad 5000 	strh.w	r5, [sp]
		s->base_state.firmware_loaded = 1;
 800d742:	f043 0302 	orr.w	r3, r3, #2
 800d746:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	inv_icm20948_get_dmp_start_address(s, &config);
 800d74a:	a901      	add	r1, sp, #4
 800d74c:	4620      	mov	r0, r4
 800d74e:	f001 fcb3 	bl	800f0b8 <inv_icm20948_get_dmp_start_address>
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d752:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 800d756:	f88d 3001 	strb.w	r3, [sp, #1]
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d75a:	0a1b      	lsrs	r3, r3, #8
	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 800d75c:	2202      	movs	r2, #2
 800d75e:	f44f 71a8 	mov.w	r1, #336	; 0x150
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800d762:	f88d 3000 	strb.w	r3, [sp]
	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 800d766:	4620      	mov	r0, r4
 800d768:	466b      	mov	r3, sp
 800d76a:	f004 faa1 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800d76e:	4606      	mov	r6, r0
	result |= dmp_icm20948_reset_control_registers(s);
 800d770:	4620      	mov	r0, r4
 800d772:	f001 fcbf 	bl	800f0f4 <dmp_icm20948_reset_control_registers>
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 800d776:	f44f 7148 	mov.w	r1, #800	; 0x320
	result |= dmp_icm20948_reset_control_registers(s);
 800d77a:	4306      	orrs	r6, r0
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 800d77c:	4620      	mov	r0, r4
 800d77e:	f001 fcf7 	bl	800f170 <dmp_icm20948_set_FIFO_watermark>
	data = 0x2;
 800d782:	f04f 0b02 	mov.w	fp, #2
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 800d786:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 800d788:	4643      	mov	r3, r8
 800d78a:	464a      	mov	r2, r9
 800d78c:	2110      	movs	r1, #16
 800d78e:	4620      	mov	r0, r4
	data = 0x2;
 800d790:	f888 b000 	strb.w	fp, [r8]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 800d794:	f004 fa8c 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 800d798:	4643      	mov	r3, r8
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 800d79a:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 800d79c:	464a      	mov	r2, r9
 800d79e:	2112      	movs	r1, #18
 800d7a0:	4620      	mov	r0, r4
	data = 0x1;
 800d7a2:	f888 9000 	strb.w	r9, [r8]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 800d7a6:	f004 fa83 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800d7aa:	4306      	orrs	r6, r0
	data = 0XE4;
 800d7ac:	20e4      	movs	r0, #228	; 0xe4
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 800d7ae:	4643      	mov	r3, r8
 800d7b0:	464a      	mov	r2, r9
 800d7b2:	2126      	movs	r1, #38	; 0x26
	data = 0XE4;
 800d7b4:	f888 0000 	strb.w	r0, [r8]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	f004 fa79 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800d7be:	4643      	mov	r3, r8
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 800d7c0:	4306      	orrs	r6, r0
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800d7c2:	464a      	mov	r2, r9
 800d7c4:	2175      	movs	r1, #117	; 0x75
 800d7c6:	4620      	mov	r0, r4
 800d7c8:	f004 fb86 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 800d7cc:	f898 3000 	ldrb.w	r3, [r8]
 800d7d0:	f043 0308 	orr.w	r3, r3, #8
 800d7d4:	f888 3000 	strb.w	r3, [r8]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800d7d8:	464a      	mov	r2, r9
 800d7da:	4643      	mov	r3, r8
 800d7dc:	2175      	movs	r1, #117	; 0x75
 800d7de:	4620      	mov	r0, r4
 800d7e0:	f004 fa66 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 800d7e4:	2713      	movs	r7, #19
 800d7e6:	f240 1301 	movw	r3, #257	; 0x101
}

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
	s->base_state.gyro_div = div;
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800d7ea:	464a      	mov	r2, r9
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 800d7ec:	8463      	strh	r3, [r4, #34]	; 0x22
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800d7ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d7f2:	ab01      	add	r3, sp, #4
	s->base_state.gyro_div = div;
 800d7f4:	7767      	strb	r7, [r4, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800d7f6:	4620      	mov	r0, r4
 800d7f8:	f88d 7004 	strb.w	r7, [sp, #4]
 800d7fc:	f004 fa58 	bl	8011cb0 <inv_icm20948_write_mems_reg>
int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
	unsigned char data[2] = {0};

	s->base_state.accel_div = div;
	data[0] = (unsigned char)(div >> 8);
 800d800:	f44f 5098 	mov.w	r0, #4864	; 0x1300
	data[1] = (unsigned char)(div & 0xff);

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800d804:	ab01      	add	r3, sp, #4
 800d806:	465a      	mov	r2, fp
 800d808:	f44f 7188 	mov.w	r1, #272	; 0x110
	data[0] = (unsigned char)(div >> 8);
 800d80c:	f8ad 0004 	strh.w	r0, [sp, #4]
	s->base_state.accel_div = div;
 800d810:	8427      	strh	r7, [r4, #32]
	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800d812:	4620      	mov	r0, r4
 800d814:	f004 fa4c 	bl	8011cb0 <inv_icm20948_write_mems_reg>
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 800d818:	2138      	movs	r1, #56	; 0x38
 800d81a:	4620      	mov	r0, r4
 800d81c:	f001 ff98 	bl	800f750 <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 800d820:	2138      	movs	r1, #56	; 0x38
 800d822:	4620      	mov	r0, r4
 800d824:	f001 ffbe 	bl	800f7a4 <dmp_icm20948_set_b2s_rate>
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 800d828:	462a      	mov	r2, r5
 800d82a:	2176      	movs	r1, #118	; 0x76
 800d82c:	4620      	mov	r0, r4
 800d82e:	f004 fadb 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 800d832:	221f      	movs	r2, #31
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 800d834:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 800d836:	2168      	movs	r1, #104	; 0x68
 800d838:	4620      	mov	r0, r4
 800d83a:	f004 fad5 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 800d83e:	221e      	movs	r2, #30
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 800d840:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 800d842:	2168      	movs	r1, #104	; 0x68
 800d844:	4620      	mov	r0, r4
 800d846:	f004 facf 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 800d84a:	462a      	mov	r2, r5
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 800d84c:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 800d84e:	2166      	movs	r1, #102	; 0x66
 800d850:	4620      	mov	r0, r4
 800d852:	f004 fac9 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 800d856:	462a      	mov	r2, r5
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 800d858:	4306      	orrs	r6, r0
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 800d85a:	2167      	movs	r1, #103	; 0x67
 800d85c:	4620      	mov	r0, r4
 800d85e:	f004 fac3 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	s->base_state.lp_en_support = 1;
 800d862:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800d866:	ea43 0309 	orr.w	r3, r3, r9
 800d86a:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d86e:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 800d872:	4306      	orrs	r6, r0
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d874:	b113      	cbz	r3, 800d87c <inv_icm20948_initialize_lower_driver+0x1d8>
 800d876:	7e23      	ldrb	r3, [r4, #24]
 800d878:	079a      	lsls	r2, r3, #30
 800d87a:	d523      	bpl.n	800d8c4 <inv_icm20948_initialize_lower_driver+0x220>
	data = 0x7F;
 800d87c:	227f      	movs	r2, #127	; 0x7f
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d87e:	ab01      	add	r3, sp, #4
	data = 0x7F;
 800d880:	f88d 2004 	strb.w	r2, [sp, #4]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d884:	2107      	movs	r1, #7
 800d886:	2201      	movs	r2, #1
 800d888:	4620      	mov	r0, r4
 800d88a:	f004 fa11 	bl	8011cb0 <inv_icm20948_write_mems_reg>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800d88e:	7e23      	ldrb	r3, [r4, #24]
 800d890:	07db      	lsls	r3, r3, #31
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800d892:	4607      	mov	r7, r0
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800d894:	d405      	bmi.n	800d8a2 <inv_icm20948_initialize_lower_driver+0x1fe>
	return result;
 800d896:	433e      	orrs	r6, r7
	result |= inv_icm20948_sleep_mems(s);   
 800d898:	4335      	orrs	r5, r6
}
 800d89a:	4628      	mov	r0, r5
 800d89c:	b003      	add	sp, #12
 800d89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 800d8a2:	7ea2      	ldrb	r2, [r4, #26]
 800d8a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d8a8:	76a2      	strb	r2, [r4, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d8aa:	2106      	movs	r1, #6
 800d8ac:	4620      	mov	r0, r4
 800d8ae:	f004 fe95 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d8b2:	7e23      	ldrb	r3, [r4, #24]
 800d8b4:	f023 0301 	bic.w	r3, r3, #1
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d8b8:	4605      	mov	r5, r0
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800d8ba:	7623      	strb	r3, [r4, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800d8bc:	2001      	movs	r0, #1
 800d8be:	f004 f9eb 	bl	8011c98 <inv_icm20948_sleep_100us>
 800d8c2:	e7e8      	b.n	800d896 <inv_icm20948_initialize_lower_driver+0x1f2>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d8c4:	7ea2      	ldrb	r2, [r4, #26]
 800d8c6:	f042 0220 	orr.w	r2, r2, #32
 800d8ca:	76a2      	strb	r2, [r4, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d8cc:	2106      	movs	r1, #6
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	f004 fe84 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d8d4:	7e23      	ldrb	r3, [r4, #24]
 800d8d6:	ea43 030b 	orr.w	r3, r3, fp
 800d8da:	7623      	strb	r3, [r4, #24]
 800d8dc:	e7ce      	b.n	800d87c <inv_icm20948_initialize_lower_driver+0x1d8>
 800d8de:	bf00      	nop
 800d8e0:	2000d434 	.word	0x2000d434

0800d8e4 <inv_icm20948_get_compass_availability>:
}
 800d8e4:	f890 00b9 	ldrb.w	r0, [r0, #185]	; 0xb9
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop

0800d8ec <inv_icm20948_set_slave_compass_id>:
{
 800d8ec:	b538      	push	{r3, r4, r5, lr}
	s->sAllowLpEn = 0;
 800d8ee:	f44f 7380 	mov.w	r3, #256	; 0x100
	if(lIsInited == 0) {
 800d8f2:	4d20      	ldr	r5, [pc, #128]	; (800d974 <inv_icm20948_set_slave_compass_id+0x88>)
	s->sAllowLpEn = 0;
 800d8f4:	f8a0 30b8 	strh.w	r3, [r0, #184]	; 0xb8
{
 800d8f8:	4604      	mov	r4, r0
	inv_icm20948_init_secondary(s);
 800d8fa:	f7fe f8d3 	bl	800baa4 <inv_icm20948_init_secondary>
	if(lIsInited == 0) {
 800d8fe:	782b      	ldrb	r3, [r5, #0]
 800d900:	b1db      	cbz	r3, 800d93a <inv_icm20948_set_slave_compass_id+0x4e>
	result = inv_icm20948_setup_compass_akm(s);
 800d902:	4620      	mov	r0, r4
 800d904:	f7fd fe14 	bl	800b530 <inv_icm20948_setup_compass_akm>
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800d908:	f204 227d 	addw	r2, r4, #637	; 0x27d
	result = inv_icm20948_setup_compass_akm(s);
 800d90c:	4605      	mov	r5, r0
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800d90e:	f504 711d 	add.w	r1, r4, #628	; 0x274
 800d912:	4620      	mov	r0, r4
 800d914:	f7fd ff8e 	bl	800b834 <inv_icm20948_compass_dmp_cal>
	if (result)
 800d918:	4305      	orrs	r5, r0
	s->s_compass_available = 0;
 800d91a:	bf1c      	itt	ne
 800d91c:	2300      	movne	r3, #0
 800d91e:	f884 30b9 	strbne.w	r3, [r4, #185]	; 0xb9
			if(s->base_state.lp_en_support == 1) {
 800d922:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
	s->sAllowLpEn = 1;
 800d926:	2201      	movs	r2, #1
 800d928:	f884 20b8 	strb.w	r2, [r4, #184]	; 0xb8
			if(s->base_state.lp_en_support == 1) {
 800d92c:	07da      	lsls	r2, r3, #31
 800d92e:	d502      	bpl.n	800d936 <inv_icm20948_set_slave_compass_id+0x4a>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800d930:	7e23      	ldrb	r3, [r4, #24]
 800d932:	079b      	lsls	r3, r3, #30
 800d934:	d510      	bpl.n	800d958 <inv_icm20948_set_slave_compass_id+0x6c>
}
 800d936:	4628      	mov	r0, r5
 800d938:	bd38      	pop	{r3, r4, r5, pc}
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800d93a:	2210      	movs	r2, #16
 800d93c:	f240 1181 	movw	r1, #385	; 0x181
 800d940:	4620      	mov	r0, r4
 800d942:	f004 fa51 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800d946:	2204      	movs	r2, #4
 800d948:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800d94c:	4620      	mov	r0, r4
 800d94e:	f004 fa4b 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
		lIsInited = 1;
 800d952:	2301      	movs	r3, #1
 800d954:	702b      	strb	r3, [r5, #0]
	return r;
 800d956:	e7d4      	b.n	800d902 <inv_icm20948_set_slave_compass_id+0x16>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d958:	7ea2      	ldrb	r2, [r4, #26]
 800d95a:	f042 0220 	orr.w	r2, r2, #32
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d95e:	2106      	movs	r1, #6
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800d960:	76a2      	strb	r2, [r4, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800d962:	4620      	mov	r0, r4
 800d964:	f004 fe3a 	bl	80125dc <inv_icm20948_write_single_mems_reg_core>
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800d968:	7e23      	ldrb	r3, [r4, #24]
 800d96a:	f043 0302 	orr.w	r3, r3, #2
 800d96e:	7623      	strb	r3, [r4, #24]
	return result;
 800d970:	e7e1      	b.n	800d936 <inv_icm20948_set_slave_compass_id+0x4a>
 800d972:	bf00      	nop
 800d974:	2000d435 	.word	0x2000d435

0800d978 <inv_icm20948_set_gyro_divider>:
{
 800d978:	b500      	push	{lr}
 800d97a:	b083      	sub	sp, #12
 800d97c:	468c      	mov	ip, r1
	s->base_state.gyro_div = div;
 800d97e:	7741      	strb	r1, [r0, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800d980:	f10d 0307 	add.w	r3, sp, #7
 800d984:	2201      	movs	r2, #1
 800d986:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 800d98a:	f88d c007 	strb.w	ip, [sp, #7]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800d98e:	f004 f98f 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800d992:	b003      	add	sp, #12
 800d994:	f85d fb04 	ldr.w	pc, [sp], #4

0800d998 <inv_icm20948_get_gyro_divider>:
}
 800d998:	7f40      	ldrb	r0, [r0, #29]
 800d99a:	4770      	bx	lr

0800d99c <inv_icm20948_set_secondary_divider>:
	s->base_state.secondary_div = 1UL<<div;
 800d99c:	2301      	movs	r3, #1
 800d99e:	408b      	lsls	r3, r1
{
 800d9a0:	460a      	mov	r2, r1
	s->base_state.secondary_div = 1UL<<div;
 800d9a2:	83c3      	strh	r3, [r0, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 800d9a4:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800d9a8:	f004 ba1e 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>

0800d9ac <inv_icm20948_get_secondary_divider>:
}
 800d9ac:	8bc0      	ldrh	r0, [r0, #30]
 800d9ae:	4770      	bx	lr

0800d9b0 <inv_icm20948_set_accel_divider>:
{
 800d9b0:	b500      	push	{lr}
 800d9b2:	b083      	sub	sp, #12
	data[0] = (unsigned char)(div >> 8);
 800d9b4:	ea4f 2c21 	mov.w	ip, r1, asr #8
	data[1] = (unsigned char)(div & 0xff);
 800d9b8:	f88d 1005 	strb.w	r1, [sp, #5]
	s->base_state.accel_div = div;
 800d9bc:	8401      	strh	r1, [r0, #32]
	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800d9be:	ab01      	add	r3, sp, #4
 800d9c0:	2202      	movs	r2, #2
 800d9c2:	f44f 7188 	mov.w	r1, #272	; 0x110
	data[0] = (unsigned char)(div >> 8);
 800d9c6:	f88d c004 	strb.w	ip, [sp, #4]
	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800d9ca:	f004 f971 	bl	8011cb0 <inv_icm20948_write_mems_reg>
}
 800d9ce:	b003      	add	sp, #12
 800d9d0:	f85d fb04 	ldr.w	pc, [sp], #4

0800d9d4 <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
	return s->base_state.accel_div;
}
 800d9d4:	f9b0 0020 	ldrsh.w	r0, [r0, #32]
 800d9d8:	4770      	bx	lr
 800d9da:	bf00      	nop

0800d9dc <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 800d9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;

	if(s->base_state.timebase_correction_pll == 0)
 800d9de:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
 800d9e2:	4606      	mov	r6, r0
 800d9e4:	460c      	mov	r4, r1
 800d9e6:	4615      	mov	r5, r2
	if(s->base_state.timebase_correction_pll == 0)
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d051      	beq.n	800da90 <inv_icm20948_set_gyro_sf+0xb4>
	int result = 0;
 800d9ec:	2700      	movs	r7, #0
	{
		unsigned long long const MagicConstant = 264446880937391LL;
		unsigned long long const MagicConstantScale = 100000LL;
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 800d9ee:	061a      	lsls	r2, r3, #24
 800d9f0:	d432      	bmi.n	800da58 <inv_icm20948_set_gyro_sf+0x7c>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800d9f2:	f203 42f6 	addw	r2, r3, #1270	; 0x4f6
 800d9f6:	4b2b      	ldr	r3, [pc, #172]	; (800daa4 <inv_icm20948_set_gyro_sf+0xc8>)
 800d9f8:	f24f 0183 	movw	r1, #61571	; 0xf083
 800d9fc:	f1a5 0020 	sub.w	r0, r5, #32
 800da00:	fa03 f000 	lsl.w	r0, r3, r0
 800da04:	40a9      	lsls	r1, r5
 800da06:	4301      	orrs	r1, r0
 800da08:	f1c5 0020 	rsb	r0, r5, #32
 800da0c:	fa23 f000 	lsr.w	r0, r3, r0
 800da10:	4301      	orrs	r1, r0
 800da12:	fb04 1101 	mla	r1, r4, r1, r1
 800da16:	fa03 f005 	lsl.w	r0, r3, r5
 800da1a:	3401      	adds	r4, #1
 800da1c:	fba0 0404 	umull	r0, r4, r0, r4
 800da20:	4421      	add	r1, r4
 800da22:	2300      	movs	r3, #0
 800da24:	f7f3 f930 	bl	8000c88 <__aeabi_uldivmod>
 800da28:	2300      	movs	r3, #0
 800da2a:	4a1f      	ldr	r2, [pc, #124]	; (800daa8 <inv_icm20948_set_gyro_sf+0xcc>)
			gyro_sf = 0x7FFFFFFF;
		else
			gyro_sf = (long)ResultLL;
	}

	if (gyro_sf != lLastGyroSf) {
 800da2c:	4d1f      	ldr	r5, [pc, #124]	; (800daac <inv_icm20948_set_gyro_sf+0xd0>)
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800da2e:	f7f3 f92b 	bl	8000c88 <__aeabi_uldivmod>
 800da32:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800da36:	f171 0300 	sbcs.w	r3, r1, #0
	if (gyro_sf != lLastGyroSf) {
 800da3a:	682b      	ldr	r3, [r5, #0]
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800da3c:	4604      	mov	r4, r0
		if  (ResultLL > 0x7FFFFFFF) 
 800da3e:	bf28      	it	cs
 800da40:	f06f 4400 	mvncs.w	r4, #2147483648	; 0x80000000
	if (gyro_sf != lLastGyroSf) {
 800da44:	42a3      	cmp	r3, r4
 800da46:	d005      	beq.n	800da54 <inv_icm20948_set_gyro_sf+0x78>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800da48:	4621      	mov	r1, r4
 800da4a:	4630      	mov	r0, r6
 800da4c:	f001 fd26 	bl	800f49c <dmp_icm20948_set_gyro_sf>
		lLastGyroSf = gyro_sf;
 800da50:	602c      	str	r4, [r5, #0]
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800da52:	4307      	orrs	r7, r0
	}

	return result;
}
 800da54:	4638      	mov	r0, r7
 800da56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800da58:	4812      	ldr	r0, [pc, #72]	; (800daa4 <inv_icm20948_set_gyro_sf+0xc8>)
 800da5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800da5e:	f24f 0183 	movw	r1, #61571	; 0xf083
 800da62:	f1a5 0320 	sub.w	r3, r5, #32
 800da66:	fa00 f303 	lsl.w	r3, r0, r3
 800da6a:	40a9      	lsls	r1, r5
 800da6c:	4319      	orrs	r1, r3
 800da6e:	f1c5 0320 	rsb	r3, r5, #32
 800da72:	fa20 f303 	lsr.w	r3, r0, r3
 800da76:	4319      	orrs	r1, r3
 800da78:	fb04 1101 	mla	r1, r4, r1, r1
 800da7c:	f5c2 629e 	rsb	r2, r2, #1264	; 0x4f0
 800da80:	40a8      	lsls	r0, r5
 800da82:	3401      	adds	r4, #1
 800da84:	3206      	adds	r2, #6
 800da86:	fba0 0404 	umull	r0, r4, r0, r4
 800da8a:	4421      	add	r1, r4
 800da8c:	17d3      	asrs	r3, r2, #31
 800da8e:	e7c9      	b.n	800da24 <inv_icm20948_set_gyro_sf+0x48>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 800da90:	f100 0328 	add.w	r3, r0, #40	; 0x28
 800da94:	2201      	movs	r2, #1
 800da96:	21a8      	movs	r1, #168	; 0xa8
 800da98:	f004 fa1e 	bl	8011ed8 <inv_icm20948_read_mems_reg>
		if (s->base_state.timebase_correction_pll & 0x80) {
 800da9c:	f896 3028 	ldrb.w	r3, [r6, #40]	; 0x28
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 800daa0:	4607      	mov	r7, r0
 800daa2:	e7a4      	b.n	800d9ee <inv_icm20948_set_gyro_sf+0x12>
 800daa4:	566675af 	.word	0x566675af
 800daa8:	000186a0 	.word	0x000186a0
 800daac:	2000d438 	.word	0x2000d438

0800dab0 <inv_icm20948_get_gyro_fullscale>:
}

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
	return s->base_state.gyro_fullscale;
}
 800dab0:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop

0800dab8 <inv_icm20948_set_icm20948_gyro_fullscale>:
{
	int result = 0;
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 800dab8:	2903      	cmp	r1, #3
 800daba:	dc69      	bgt.n	800db90 <inv_icm20948_set_icm20948_gyro_fullscale+0xd8>
{
 800dabc:	b570      	push	{r4, r5, r6, lr}
 800dabe:	b082      	sub	sp, #8
 800dac0:	460e      	mov	r6, r1
		return -1;

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800dac2:	f10d 0306 	add.w	r3, sp, #6
 800dac6:	2201      	movs	r2, #1
 800dac8:	f240 1101 	movw	r1, #257	; 0x101
 800dacc:	4605      	mov	r5, r0
 800dace:	f004 fa03 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	gyro_config_1_reg &= 0xC0;
 800dad2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dad6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800dada:	ea42 0146 	orr.w	r1, r2, r6, lsl #1
 800dade:	f041 0101 	orr.w	r1, r1, #1
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800dae2:	f10d 0306 	add.w	r3, sp, #6
 800dae6:	2201      	movs	r2, #1
	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800dae8:	4604      	mov	r4, r0
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800daea:	f88d 1006 	strb.w	r1, [sp, #6]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800daee:	4628      	mov	r0, r5
 800daf0:	f240 1101 	movw	r1, #257	; 0x101
 800daf4:	f004 f8dc 	bl	8011cb0 <inv_icm20948_write_mems_reg>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 800daf8:	f10d 0307 	add.w	r3, sp, #7
 800dafc:	2201      	movs	r2, #1
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800dafe:	4304      	orrs	r4, r0
	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 800db00:	f44f 7181 	mov.w	r1, #258	; 0x102
 800db04:	4628      	mov	r0, r5
 800db06:	f004 f9e7 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	gyro_config_2_reg &= 0xF8;
	
	switch(s->base_state.gyro_averaging) {
 800db0a:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
	gyro_config_2_reg &= 0xF8;
 800db0e:	f89d 2007 	ldrb.w	r2, [sp, #7]
	switch(s->base_state.gyro_averaging) {
 800db12:	2b20      	cmp	r3, #32
	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 800db14:	ea44 0400 	orr.w	r4, r4, r0
	gyro_config_2_reg &= 0xF8;
 800db18:	f002 02f8 	and.w	r2, r2, #248	; 0xf8
	switch(s->base_state.gyro_averaging) {
 800db1c:	d816      	bhi.n	800db4c <inv_icm20948_set_icm20948_gyro_fullscale+0x94>
 800db1e:	2b01      	cmp	r3, #1
 800db20:	d91a      	bls.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
 800db22:	3b02      	subs	r3, #2
 800db24:	2b1e      	cmp	r3, #30
 800db26:	d817      	bhi.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
 800db28:	e8df f003 	tbb	[pc, r3]
 800db2c:	16261623 	.word	0x16261623
 800db30:	16291616 	.word	0x16291616
 800db34:	16161616 	.word	0x16161616
 800db38:	162c1616 	.word	0x162c1616
 800db3c:	16161616 	.word	0x16161616
 800db40:	16161616 	.word	0x16161616
 800db44:	16161616 	.word	0x16161616
 800db48:	1616      	.short	0x1616
 800db4a:	20          	.byte	0x20
 800db4b:	00          	.byte	0x00
 800db4c:	2b40      	cmp	r3, #64	; 0x40
 800db4e:	d01c      	beq.n	800db8a <inv_icm20948_set_icm20948_gyro_fullscale+0xd2>
 800db50:	2b80      	cmp	r3, #128	; 0x80

		default:
			dec3_cfg = 0;
			break;
	}
	gyro_config_2_reg |= dec3_cfg;  
 800db52:	bf08      	it	eq
 800db54:	f042 0207 	orreq.w	r2, r2, #7
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 800db58:	f44f 7181 	mov.w	r1, #258	; 0x102
 800db5c:	4628      	mov	r0, r5
	gyro_config_2_reg |= dec3_cfg;  
 800db5e:	f88d 2007 	strb.w	r2, [sp, #7]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 800db62:	f004 f941 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800db66:	4320      	orrs	r0, r4
	return result;
}
 800db68:	b002      	add	sp, #8
 800db6a:	bd70      	pop	{r4, r5, r6, pc}
	gyro_config_2_reg |= dec3_cfg;  
 800db6c:	f042 0205 	orr.w	r2, r2, #5
			break;
 800db70:	e7f2      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
	gyro_config_2_reg |= dec3_cfg;  
 800db72:	f042 0201 	orr.w	r2, r2, #1
			break;
 800db76:	e7ef      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
	gyro_config_2_reg |= dec3_cfg;  
 800db78:	f042 0202 	orr.w	r2, r2, #2
			break;
 800db7c:	e7ec      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
	gyro_config_2_reg |= dec3_cfg;  
 800db7e:	f042 0203 	orr.w	r2, r2, #3
			break;
 800db82:	e7e9      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
	gyro_config_2_reg |= dec3_cfg;  
 800db84:	f042 0204 	orr.w	r2, r2, #4
			break;
 800db88:	e7e6      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
	gyro_config_2_reg |= dec3_cfg;  
 800db8a:	f042 0206 	orr.w	r2, r2, #6
			break;
 800db8e:	e7e3      	b.n	800db58 <inv_icm20948_set_icm20948_gyro_fullscale+0xa0>
		return -1;
 800db90:	f04f 30ff 	mov.w	r0, #4294967295
}
 800db94:	4770      	bx	lr
 800db96:	bf00      	nop

0800db98 <inv_icm20948_set_gyro_fullscale>:
{
 800db98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db9c:	4605      	mov	r5, r0
	s->base_state.gyro_fullscale = level;
 800db9e:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
{
 800dba2:	4688      	mov	r8, r1
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 800dba4:	f7ff ff88 	bl	800dab8 <inv_icm20948_set_icm20948_gyro_fullscale>
	if(s->base_state.timebase_correction_pll == 0)
 800dba8:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 800dbac:	7f6c      	ldrb	r4, [r5, #29]
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 800dbae:	4606      	mov	r6, r0
	if(s->base_state.timebase_correction_pll == 0)
 800dbb0:	2a00      	cmp	r2, #0
 800dbb2:	d059      	beq.n	800dc68 <inv_icm20948_set_gyro_fullscale+0xd0>
	int result = 0;
 800dbb4:	2700      	movs	r7, #0
		if (s->base_state.timebase_correction_pll & 0x80) {
 800dbb6:	0613      	lsls	r3, r2, #24
 800dbb8:	d438      	bmi.n	800dc2c <inv_icm20948_set_gyro_fullscale+0x94>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800dbba:	4b31      	ldr	r3, [pc, #196]	; (800dc80 <inv_icm20948_set_gyro_fullscale+0xe8>)
 800dbbc:	f24f 0183 	movw	r1, #61571	; 0xf083
 800dbc0:	f1a8 0020 	sub.w	r0, r8, #32
 800dbc4:	fa03 f000 	lsl.w	r0, r3, r0
 800dbc8:	fa01 f108 	lsl.w	r1, r1, r8
 800dbcc:	4301      	orrs	r1, r0
 800dbce:	f1c8 0020 	rsb	r0, r8, #32
 800dbd2:	fa23 f000 	lsr.w	r0, r3, r0
 800dbd6:	4301      	orrs	r1, r0
 800dbd8:	fb04 1101 	mla	r1, r4, r1, r1
 800dbdc:	fa03 f008 	lsl.w	r0, r3, r8
 800dbe0:	3401      	adds	r4, #1
 800dbe2:	fba0 0404 	umull	r0, r4, r0, r4
 800dbe6:	f202 42f6 	addw	r2, r2, #1270	; 0x4f6
 800dbea:	4421      	add	r1, r4
 800dbec:	2300      	movs	r3, #0
 800dbee:	f7f3 f84b 	bl	8000c88 <__aeabi_uldivmod>
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	4a23      	ldr	r2, [pc, #140]	; (800dc84 <inv_icm20948_set_gyro_fullscale+0xec>)
	if (gyro_sf != lLastGyroSf) {
 800dbf6:	f8df 8090 	ldr.w	r8, [pc, #144]	; 800dc88 <inv_icm20948_set_gyro_fullscale+0xf0>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800dbfa:	f7f3 f845 	bl	8000c88 <__aeabi_uldivmod>
 800dbfe:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800dc02:	f171 0300 	sbcs.w	r3, r1, #0
	if (gyro_sf != lLastGyroSf) {
 800dc06:	f8d8 3000 	ldr.w	r3, [r8]
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800dc0a:	4604      	mov	r4, r0
		if  (ResultLL > 0x7FFFFFFF) 
 800dc0c:	bf28      	it	cs
 800dc0e:	f06f 4400 	mvncs.w	r4, #2147483648	; 0x80000000
	if (gyro_sf != lLastGyroSf) {
 800dc12:	429c      	cmp	r4, r3
 800dc14:	d006      	beq.n	800dc24 <inv_icm20948_set_gyro_fullscale+0x8c>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800dc16:	4628      	mov	r0, r5
 800dc18:	4621      	mov	r1, r4
 800dc1a:	f001 fc3f 	bl	800f49c <dmp_icm20948_set_gyro_sf>
		lLastGyroSf = gyro_sf;
 800dc1e:	f8c8 4000 	str.w	r4, [r8]
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800dc22:	4307      	orrs	r7, r0
}
 800dc24:	ea46 0007 	orr.w	r0, r6, r7
 800dc28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800dc2c:	4814      	ldr	r0, [pc, #80]	; (800dc80 <inv_icm20948_set_gyro_fullscale+0xe8>)
 800dc2e:	f24f 0183 	movw	r1, #61571	; 0xf083
 800dc32:	f1a8 0320 	sub.w	r3, r8, #32
 800dc36:	fa00 f303 	lsl.w	r3, r0, r3
 800dc3a:	fa01 f108 	lsl.w	r1, r1, r8
 800dc3e:	4319      	orrs	r1, r3
 800dc40:	f1c8 0320 	rsb	r3, r8, #32
 800dc44:	fa20 f303 	lsr.w	r3, r0, r3
 800dc48:	4319      	orrs	r1, r3
 800dc4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800dc4e:	fb04 1101 	mla	r1, r4, r1, r1
 800dc52:	f5c2 629e 	rsb	r2, r2, #1264	; 0x4f0
 800dc56:	fa00 f008 	lsl.w	r0, r0, r8
 800dc5a:	3401      	adds	r4, #1
 800dc5c:	3206      	adds	r2, #6
 800dc5e:	fba0 0404 	umull	r0, r4, r0, r4
 800dc62:	4421      	add	r1, r4
 800dc64:	17d3      	asrs	r3, r2, #31
 800dc66:	e7c2      	b.n	800dbee <inv_icm20948_set_gyro_fullscale+0x56>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 800dc68:	2201      	movs	r2, #1
 800dc6a:	f105 0328 	add.w	r3, r5, #40	; 0x28
 800dc6e:	21a8      	movs	r1, #168	; 0xa8
 800dc70:	4628      	mov	r0, r5
 800dc72:	f004 f931 	bl	8011ed8 <inv_icm20948_read_mems_reg>
		if (s->base_state.timebase_correction_pll & 0x80) {
 800dc76:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 800dc7a:	4607      	mov	r7, r0
 800dc7c:	e79b      	b.n	800dbb6 <inv_icm20948_set_gyro_fullscale+0x1e>
 800dc7e:	bf00      	nop
 800dc80:	566675af 	.word	0x566675af
 800dc84:	000186a0 	.word	0x000186a0
 800dc88:	2000d438 	.word	0x2000d438

0800dc8c <inv_icm20948_get_accel_fullscale>:
}

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
	return s->base_state.accel_fullscale;
}
 800dc8c:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop

0800dc94 <inv_icm20948_set_icm20948_accel_fullscale>:
	int result = 0;
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 800dc94:	2903      	cmp	r1, #3
 800dc96:	dc4a      	bgt.n	800dd2e <inv_icm20948_set_icm20948_accel_fullscale+0x9a>
{
 800dc98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc9a:	4604      	mov	r4, r0
 800dc9c:	b083      	sub	sp, #12
		return -1;

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 800dc9e:	f10d 0306 	add.w	r3, sp, #6
 800dca2:	2201      	movs	r2, #1
 800dca4:	460f      	mov	r7, r1
 800dca6:	f44f 718a 	mov.w	r1, #276	; 0x114
 800dcaa:	f004 f915 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	accel_config_1_reg &= 0xC0;

	if(s->base_state.accel_averaging > 1)
 800dcae:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
	accel_config_1_reg &= 0xC0;
 800dcb2:	f89d 3006 	ldrb.w	r3, [sp, #6]
	if(s->base_state.accel_averaging > 1)
 800dcb6:	2a01      	cmp	r2, #1
	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 800dcb8:	4605      	mov	r5, r0
	accel_config_1_reg &= 0xC0;
 800dcba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	if(s->base_state.accel_averaging > 1)
 800dcbe:	d932      	bls.n	800dd26 <inv_icm20948_set_icm20948_accel_fullscale+0x92>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 800dcc0:	ea43 0247 	orr.w	r2, r3, r7, lsl #1
 800dcc4:	f042 0239 	orr.w	r2, r2, #57	; 0x39
 800dcc8:	b2d2      	uxtb	r2, r2
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 800dcca:	f44f 718a 	mov.w	r1, #276	; 0x114
 800dcce:	4620      	mov	r0, r4
 800dcd0:	f88d 2006 	strb.w	r2, [sp, #6]
 800dcd4:	f004 f888 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800dcd8:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 800dcdc:	3b08      	subs	r3, #8
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	2b18      	cmp	r3, #24
 800dce2:	bf98      	it	ls
 800dce4:	4a13      	ldrls	r2, [pc, #76]	; (800dd34 <inv_icm20948_set_icm20948_accel_fullscale+0xa0>)
 800dce6:	ea45 0500 	orr.w	r5, r5, r0

	switch(s->base_state.accel_averaging) {
 800dcea:	bf98      	it	ls
 800dcec:	5cd6      	ldrbls	r6, [r2, r3]
		default:
			dec3_cfg = 0;
			break;
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 800dcee:	f240 1115 	movw	r1, #277	; 0x115
 800dcf2:	f10d 0307 	add.w	r3, sp, #7
 800dcf6:	f04f 0201 	mov.w	r2, #1
 800dcfa:	4620      	mov	r0, r4
	switch(s->base_state.accel_averaging) {
 800dcfc:	bf88      	it	hi
 800dcfe:	2600      	movhi	r6, #0
	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 800dd00:	f004 f8ea 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	accel_config_2_reg &= 0xFC;
 800dd04:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dd08:	f022 0203 	bic.w	r2, r2, #3
	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 800dd0c:	4603      	mov	r3, r0

	accel_config_2_reg |=  dec3_cfg;
 800dd0e:	4332      	orrs	r2, r6
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 800dd10:	4620      	mov	r0, r4
 800dd12:	f240 1115 	movw	r1, #277	; 0x115
	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 800dd16:	431d      	orrs	r5, r3
	accel_config_2_reg |=  dec3_cfg;
 800dd18:	f88d 2007 	strb.w	r2, [sp, #7]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 800dd1c:	f004 f864 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 800dd20:	4328      	orrs	r0, r5

	return result;
}
 800dd22:	b003      	add	sp, #12
 800dd24:	bdf0      	pop	{r4, r5, r6, r7, pc}
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 800dd26:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 800dd2a:	b2da      	uxtb	r2, r3
 800dd2c:	e7cd      	b.n	800dcca <inv_icm20948_set_icm20948_accel_fullscale+0x36>
		return -1;
 800dd2e:	f04f 30ff 	mov.w	r0, #4294967295
}
 800dd32:	4770      	bx	lr
 800dd34:	0801f6bc 	.word	0x0801f6bc

0800dd38 <inv_icm20948_set_accel_fullscale>:
{
 800dd38:	b570      	push	{r4, r5, r6, lr}
	s->base_state.accel_fullscale = level;
 800dd3a:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
{
 800dd3e:	b082      	sub	sp, #8
 800dd40:	4605      	mov	r5, r0
 800dd42:	460e      	mov	r6, r1
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 800dd44:	f7ff ffa6 	bl	800dc94 <inv_icm20948_set_icm20948_accel_fullscale>
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800dd48:	2302      	movs	r3, #2
 800dd4a:	fa03 f106 	lsl.w	r1, r3, r6
 800dd4e:	b209      	sxth	r1, r1
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 800dd50:	4604      	mov	r4, r0
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800dd52:	4628      	mov	r0, r5
 800dd54:	9101      	str	r1, [sp, #4]
 800dd56:	f001 fc8f 	bl	800f678 <dmp_icm20948_set_accel_fsr>
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 800dd5a:	9901      	ldr	r1, [sp, #4]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800dd5c:	4603      	mov	r3, r0
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 800dd5e:	4628      	mov	r0, r5
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800dd60:	431c      	orrs	r4, r3
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 800dd62:	f001 fcbf 	bl	800f6e4 <dmp_icm20948_set_accel_scale2>
}
 800dd66:	4320      	orrs	r0, r4
 800dd68:	b002      	add	sp, #8
 800dd6a:	bd70      	pop	{r4, r5, r6, pc}

0800dd6c <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 800dd6c:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 800dd6e:	7ec3      	ldrb	r3, [r0, #27]
 800dd70:	f001 0480 	and.w	r4, r1, #128	; 0x80
 800dd74:	2b7f      	cmp	r3, #127	; 0x7f
 800dd76:	bf08      	it	eq
 800dd78:	f044 0401 	orreq.w	r4, r4, #1
{
 800dd7c:	4605      	mov	r5, r0
 800dd7e:	460e      	mov	r6, r1
	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 800dd80:	b1ac      	cbz	r4, 800ddae <inv_icm20948_enable_hw_sensors+0x42>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 800dd82:	0788      	lsls	r0, r1, #30
 800dd84:	d51e      	bpl.n	800ddc4 <inv_icm20948_enable_hw_sensors+0x58>
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 800dd86:	2300      	movs	r3, #0
 800dd88:	76eb      	strb	r3, [r5, #27]
 800dd8a:	2207      	movs	r2, #7
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
		}
		if ((bit_mask & 1) == 0) {
 800dd8c:	07f1      	lsls	r1, r6, #31
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 800dd8e:	bf5c      	itt	pl
 800dd90:	4613      	movpl	r3, r2
 800dd92:	76ea      	strbpl	r2, [r5, #27]
		}
		if ((bit_mask & 4) == 0) {
 800dd94:	0772      	lsls	r2, r6, #29
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 800dd96:	bf5c      	itt	pl
 800dd98:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800dd9c:	76eb      	strbpl	r3, [r5, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f105 031b 	add.w	r3, r5, #27
 800dda4:	2107      	movs	r1, #7
 800dda6:	4628      	mov	r0, r5
 800dda8:	f003 ff82 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800ddac:	4604      	mov	r4, r0
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 800ddae:	0733      	lsls	r3, r6, #28
		rc |= inv_icm20948_resume_akm(s);
 800ddb0:	4628      	mov	r0, r5
	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 800ddb2:	d503      	bpl.n	800ddbc <inv_icm20948_enable_hw_sensors+0x50>
		rc |= inv_icm20948_resume_akm(s);
 800ddb4:	f7fd fd0a 	bl	800b7cc <inv_icm20948_resume_akm>
 800ddb8:	4320      	orrs	r0, r4
	else {
		rc |= inv_icm20948_suspend_akm(s);
	}

	return rc;
}
 800ddba:	bd70      	pop	{r4, r5, r6, pc}
		rc |= inv_icm20948_suspend_akm(s);
 800ddbc:	f7fd fcee 	bl	800b79c <inv_icm20948_suspend_akm>
 800ddc0:	4320      	orrs	r0, r4
}
 800ddc2:	bd70      	pop	{r4, r5, r6, pc}
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 800ddc4:	2338      	movs	r3, #56	; 0x38
 800ddc6:	76eb      	strb	r3, [r5, #27]
 800ddc8:	223f      	movs	r2, #63	; 0x3f
 800ddca:	e7df      	b.n	800dd8c <inv_icm20948_enable_hw_sensors+0x20>

0800ddcc <invn_convert_inverse_q15_fxp.part.0>:
		y = 0L;
		return y;
	}

    negx=0;
    if (x_q15 < 0 ) {
 800ddcc:	2800      	cmp	r0, #0
 800ddce:	db78      	blt.n	800dec2 <invn_convert_inverse_q15_fxp.part.0+0xf6>
        x_q15 = -x_q15;
        negx = 1;
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 800ddd0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800ddd4:	da73      	bge.n	800debe <invn_convert_inverse_q15_fxp.part.0+0xf2>
    if (xx > upperlimit) {
 800ddd6:	f24b 1372 	movw	r3, #45426	; 0xb172
 800ddda:	4298      	cmp	r0, r3
static long invn_convert_inverse_q15_fxp(long x_q15)
 800dddc:	b5f0      	push	{r4, r5, r6, r7, lr}
    negx=0;
 800ddde:	f04f 0100 	mov.w	r1, #0
    if (xx > upperlimit) {
 800dde2:	dc79      	bgt.n	800ded8 <invn_convert_inverse_q15_fxp.part.0+0x10c>
    if (xx < lowerlimit) {
 800dde4:	f645 03b8 	movw	r3, #22712	; 0x58b8
 800dde8:	4298      	cmp	r0, r3
    pow2 = 0;
 800ddea:	f04f 0e00 	mov.w	lr, #0
    if (xx < lowerlimit) {
 800ddee:	dd5c      	ble.n	800deaa <invn_convert_inverse_q15_fxp.part.0+0xde>
newton_raphson:
 800ddf0:	4674      	mov	r4, lr
    x0_2 = xx >>1;
 800ddf2:	1046      	asrs	r6, r0, #1
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800ddf4:	ea4f 7ce0 	mov.w	ip, r0, asr #31
    xx = oneandhalf - x0_2;
 800ddf8:	f5c6 4040 	rsb	r0, r6, #49152	; 0xc000
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800ddfc:	fb80 2300 	smull	r2, r3, r0, r0
 800de00:	0bd2      	lsrs	r2, r2, #15
 800de02:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800de06:	13dd      	asrs	r5, r3, #15
 800de08:	fb02 f30c 	mul.w	r3, r2, ip
 800de0c:	fb06 3305 	mla	r3, r6, r5, r3
 800de10:	fba2 2506 	umull	r2, r5, r2, r6
 800de14:	442b      	add	r3, r5
 800de16:	0bd2      	lsrs	r2, r2, #15
 800de18:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 800de1c:	f5c2 4240 	rsb	r2, r2, #49152	; 0xc000
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800de20:	fb82 0200 	smull	r0, r2, r2, r0
 800de24:	0bc0      	lsrs	r0, r0, #15
 800de26:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
 800de2a:	13d5      	asrs	r5, r2, #15
 800de2c:	fb00 f305 	mul.w	r3, r0, r5
 800de30:	fba0 2700 	umull	r2, r7, r0, r0
 800de34:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 800de38:	0bd3      	lsrs	r3, r2, #15
 800de3a:	ea43 4347 	orr.w	r3, r3, r7, lsl #17
 800de3e:	fb03 fc0c 	mul.w	ip, r3, ip
 800de42:	13ff      	asrs	r7, r7, #15
 800de44:	fb06 cc07 	mla	ip, r6, r7, ip
 800de48:	fba3 3606 	umull	r3, r6, r3, r6
 800de4c:	44b4      	add	ip, r6
 800de4e:	0bdb      	lsrs	r3, r3, #15
 800de50:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 800de54:	f5c3 4340 	rsb	r3, r3, #49152	; 0xc000
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800de58:	fb03 f505 	mul.w	r5, r3, r5
 800de5c:	17da      	asrs	r2, r3, #31
 800de5e:	fb00 5502 	mla	r5, r0, r2, r5
 800de62:	fba3 0300 	umull	r0, r3, r3, r0
 800de66:	442b      	add	r3, r5
 800de68:	0bc0      	lsrs	r0, r0, #15
 800de6a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 800de6e:	13db      	asrs	r3, r3, #15
    if (pow2 & 1) { // This checks if the number is even or odd.
 800de70:	b154      	cbz	r4, 800de88 <invn_convert_inverse_q15_fxp.part.0+0xbc>
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800de72:	f645 2482 	movw	r4, #23170	; 0x5a82
 800de76:	fba0 0204 	umull	r0, r2, r0, r4
 800de7a:	fb04 2303 	mla	r3, r4, r3, r2
 800de7e:	0bc0      	lsrs	r0, r0, #15
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 800de80:	f10e 0e01 	add.w	lr, lr, #1
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800de84:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    if (pow2 < 0)
 800de88:	f1be 0f00 	cmp.w	lr, #0
        invsqrtx = invsqrtx>>ABS(pow2);
 800de8c:	bfba      	itte	lt
 800de8e:	f1ce 0e00 	rsblt	lr, lr, #0
 800de92:	fa40 f00e 	asrlt.w	r0, r0, lr
        invsqrtx = invsqrtx <<pow2;
 800de96:	fa00 f00e 	lslge.w	r0, r0, lr
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800de9a:	fb80 0300 	smull	r0, r3, r0, r0
 800de9e:	0bc0      	lsrs	r0, r0, #15
 800dea0:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
    y = invn_convert_mult_q15_fxp(y, y);

    if (negx)
 800dea4:	b101      	cbz	r1, 800dea8 <invn_convert_inverse_q15_fxp.part.0+0xdc>
        y=-y;
 800dea6:	4240      	negs	r0, r0
    return y;
}
 800dea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            xx = xx*2;
 800deaa:	0040      	lsls	r0, r0, #1
        if (xx < lowerlimit) {
 800deac:	4298      	cmp	r0, r3
            pow2 = pow2 + 1;
 800deae:	f10e 0e01 	add.w	lr, lr, #1
        if (xx < lowerlimit) {
 800deb2:	ddfa      	ble.n	800deaa <invn_convert_inverse_q15_fxp.part.0+0xde>
    if (pow2 & 1) { // This checks if the number is even or odd.
 800deb4:	f00e 0401 	and.w	r4, lr, #1
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 800deb8:	ea4f 0e6e 	mov.w	lr, lr, asr #1
 800debc:	e799      	b.n	800ddf2 <invn_convert_inverse_q15_fxp.part.0+0x26>
            y = 1L;
 800debe:	2001      	movs	r0, #1
 800dec0:	4770      	bx	lr
	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 800dec2:	f1b0 4f40 	cmp.w	r0, #3221225472	; 0xc0000000
 800dec6:	dd13      	ble.n	800def0 <invn_convert_inverse_q15_fxp.part.0+0x124>
        x_q15 = -x_q15;
 800dec8:	4240      	negs	r0, r0
    if (xx > upperlimit) {
 800deca:	f24b 1372 	movw	r3, #45426	; 0xb172
 800dece:	4298      	cmp	r0, r3
static long invn_convert_inverse_q15_fxp(long x_q15)
 800ded0:	b5f0      	push	{r4, r5, r6, r7, lr}
        negx = 1;
 800ded2:	f04f 0101 	mov.w	r1, #1
    if (xx > upperlimit) {
 800ded6:	dd85      	ble.n	800dde4 <invn_convert_inverse_q15_fxp.part.0+0x18>
    pow2 = 0;
 800ded8:	f04f 0e00 	mov.w	lr, #0
            xx = xx/2;
 800dedc:	1040      	asrs	r0, r0, #1
        if (xx > upperlimit) {
 800dede:	4298      	cmp	r0, r3
            pow2 = pow2 - 1;
 800dee0:	f10e 3eff 	add.w	lr, lr, #4294967295
        if (xx > upperlimit) {
 800dee4:	dcfa      	bgt.n	800dedc <invn_convert_inverse_q15_fxp.part.0+0x110>
    if (pow2 & 1) { // This checks if the number is even or odd.
 800dee6:	f00e 0401 	and.w	r4, lr, #1
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 800deea:	ea4f 0e6e 	mov.w	lr, lr, asr #1
 800deee:	e780      	b.n	800ddf2 <invn_convert_inverse_q15_fxp.part.0+0x26>
            y=-1L;
 800def0:	f04f 30ff 	mov.w	r0, #4294967295
}
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop

0800def8 <inv_icm20948_q_mult_q_qi>:
	temp = (long long)a_q30 * b_q30;
 800def8:	6843      	ldr	r3, [r0, #4]
{
 800defa:	b470      	push	{r4, r5, r6}
	temp = (long long)a_q30 * b_q30;
 800defc:	684c      	ldr	r4, [r1, #4]
 800defe:	680d      	ldr	r5, [r1, #0]
 800df00:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 30);
 800df04:	0f9b      	lsrs	r3, r3, #30
 800df06:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800df0a:	6804      	ldr	r4, [r0, #0]
 800df0c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df10:	0fa4      	lsrs	r4, r4, #30
 800df12:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800df16:	4423      	add	r3, r4
	temp = (long long)a_q30 * b_q30;
 800df18:	688d      	ldr	r5, [r1, #8]
 800df1a:	6884      	ldr	r4, [r0, #8]
 800df1c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df20:	0fa4      	lsrs	r4, r4, #30
 800df22:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800df26:	4423      	add	r3, r4
	temp = (long long)a_q30 * b_q30;
 800df28:	68cd      	ldr	r5, [r1, #12]
 800df2a:	68c4      	ldr	r4, [r0, #12]
 800df2c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df30:	0fa4      	lsrs	r4, r4, #30
 800df32:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 800df36:	4423      	add	r3, r4
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800df38:	6013      	str	r3, [r2, #0]
	temp = (long long)a_q30 * b_q30;
 800df3a:	6843      	ldr	r3, [r0, #4]
 800df3c:	680c      	ldr	r4, [r1, #0]
 800df3e:	684d      	ldr	r5, [r1, #4]
 800df40:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 30);
 800df44:	0f9b      	lsrs	r3, r3, #30
 800df46:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800df4a:	6804      	ldr	r4, [r0, #0]
 800df4c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df50:	0fa4      	lsrs	r4, r4, #30
 800df52:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800df56:	1b1b      	subs	r3, r3, r4
	temp = (long long)a_q30 * b_q30;
 800df58:	68cd      	ldr	r5, [r1, #12]
 800df5a:	6884      	ldr	r4, [r0, #8]
 800df5c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df60:	0fa4      	lsrs	r4, r4, #30
 800df62:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800df66:	1b1b      	subs	r3, r3, r4
	temp = (long long)a_q30 * b_q30;
 800df68:	688d      	ldr	r5, [r1, #8]
 800df6a:	68c4      	ldr	r4, [r0, #12]
 800df6c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df70:	0fa4      	lsrs	r4, r4, #30
 800df72:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 800df76:	4423      	add	r3, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800df78:	6053      	str	r3, [r2, #4]
	temp = (long long)a_q30 * b_q30;
 800df7a:	6843      	ldr	r3, [r0, #4]
 800df7c:	68cc      	ldr	r4, [r1, #12]
 800df7e:	688d      	ldr	r5, [r1, #8]
 800df80:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 30);
 800df84:	0f9b      	lsrs	r3, r3, #30
 800df86:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800df8a:	6804      	ldr	r4, [r0, #0]
 800df8c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800df90:	0fa4      	lsrs	r4, r4, #30
 800df92:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800df96:	1b1b      	subs	r3, r3, r4
	temp = (long long)a_q30 * b_q30;
 800df98:	680d      	ldr	r5, [r1, #0]
 800df9a:	6884      	ldr	r4, [r0, #8]
 800df9c:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800dfa0:	0fa4      	lsrs	r4, r4, #30
 800dfa2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800dfa6:	4423      	add	r3, r4
	temp = (long long)a_q30 * b_q30;
 800dfa8:	684d      	ldr	r5, [r1, #4]
 800dfaa:	68c4      	ldr	r4, [r0, #12]
 800dfac:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800dfb0:	0fa4      	lsrs	r4, r4, #30
 800dfb2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800dfb6:	1b1b      	subs	r3, r3, r4
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800dfb8:	6093      	str	r3, [r2, #8]
	temp = (long long)a_q30 * b_q30;
 800dfba:	6803      	ldr	r3, [r0, #0]
 800dfbc:	68cc      	ldr	r4, [r1, #12]
 800dfbe:	6845      	ldr	r5, [r0, #4]
 800dfc0:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 30);
 800dfc4:	0f9b      	lsrs	r3, r3, #30
 800dfc6:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800dfca:	688c      	ldr	r4, [r1, #8]
 800dfcc:	fb84 4505 	smull	r4, r5, r4, r5
	result = (long)(temp >> 30);
 800dfd0:	0fa4      	lsrs	r4, r4, #30
 800dfd2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800dfd6:	425b      	negs	r3, r3
 800dfd8:	1b1b      	subs	r3, r3, r4
	temp = (long long)a_q30 * b_q30;
 800dfda:	684c      	ldr	r4, [r1, #4]
 800dfdc:	6886      	ldr	r6, [r0, #8]
 800dfde:	68c5      	ldr	r5, [r0, #12]
 800dfe0:	6809      	ldr	r1, [r1, #0]
 800dfe2:	fb84 0406 	smull	r0, r4, r4, r6
 800dfe6:	fb81 1505 	smull	r1, r5, r1, r5
	result = (long)(temp >> 30);
 800dfea:	0f80      	lsrs	r0, r0, #30
 800dfec:	ea40 0084 	orr.w	r0, r0, r4, lsl #2
 800dff0:	0f89      	lsrs	r1, r1, #30
 800dff2:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800dff6:	4403      	add	r3, r0
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 800dff8:	440b      	add	r3, r1
}
 800dffa:	bc70      	pop	{r4, r5, r6}
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800dffc:	60d3      	str	r3, [r2, #12]
}
 800dffe:	4770      	bx	lr

0800e000 <inv_icm20948_convert_quat_rotate_fxp>:
{
 800e000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e004:	460c      	mov	r4, r1
 800e006:	b08b      	sub	sp, #44	; 0x2c
 800e008:	4690      	mov	r8, r2
 800e00a:	4603      	mov	r3, r0
    memcpy(&in4[1], in, 3 * sizeof(long));
 800e00c:	68a2      	ldr	r2, [r4, #8]
 800e00e:	6808      	ldr	r0, [r1, #0]
 800e010:	6849      	ldr	r1, [r1, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e012:	685d      	ldr	r5, [r3, #4]
    memcpy(&in4[1], in, 3 * sizeof(long));
 800e014:	ac03      	add	r4, sp, #12
 800e016:	c407      	stmia	r4!, {r0, r1, r2}
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e018:	9903      	ldr	r1, [sp, #12]
 800e01a:	681c      	ldr	r4, [r3, #0]
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e01c:	9804      	ldr	r0, [sp, #16]
 800e01e:	e9d3 e302 	ldrd	lr, r3, [r3, #8]
	temp = (long long)a_q30 * b_q30;
 800e022:	fb85 ca01 	smull	ip, sl, r5, r1
	result = (long)(temp >> 30);
 800e026:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e02a:	ea4c 0c8a 	orr.w	ip, ip, sl, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e02e:	fb8e ab00 	smull	sl, fp, lr, r0
	result = (long)(temp >> 30);
 800e032:	ea4f 7a9a 	mov.w	sl, sl, lsr #30
    invQuat_q30[3] = -quat_q30[3];
 800e036:	425a      	negs	r2, r3
	result = (long)(temp >> 30);
 800e038:	ea4a 0a8b 	orr.w	sl, sl, fp, lsl #2
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e03c:	f1cc 0c00 	rsb	ip, ip, #0
    invQuat_q30[3] = -quat_q30[3];
 800e040:	9200      	str	r2, [sp, #0]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e042:	ebac 020a 	sub.w	r2, ip, sl
 800e046:	9201      	str	r2, [sp, #4]
	temp = (long long)a_q30 * b_q30;
 800e048:	fb84 ac01 	smull	sl, ip, r4, r1
 800e04c:	9a05      	ldr	r2, [sp, #20]
	result = (long)(temp >> 30);
 800e04e:	ea4f 7b9a 	mov.w	fp, sl, lsr #30
 800e052:	ea4b 0b8c 	orr.w	fp, fp, ip, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e056:	fb8e ca02 	smull	ip, sl, lr, r2
	result = (long)(temp >> 30);
 800e05a:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e05e:	ea4c 0c8a 	orr.w	ip, ip, sl, lsl #2
    invQuat_q30[2] = -quat_q30[2];
 800e062:	f1ce 0700 	rsb	r7, lr, #0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e066:	eb0b 0a0c 	add.w	sl, fp, ip
	temp = (long long)a_q30 * b_q30;
 800e06a:	fb81 ec0e 	smull	lr, ip, r1, lr
	result = (long)(temp >> 30);
 800e06e:	ea4f 7e9e 	mov.w	lr, lr, lsr #30
 800e072:	ea4e 0e8c 	orr.w	lr, lr, ip, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e076:	fb81 c103 	smull	ip, r1, r1, r3
	result = (long)(temp >> 30);
 800e07a:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e07e:	ea4c 0c81 	orr.w	ip, ip, r1, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e082:	fb83 1b02 	smull	r1, fp, r3, r2
	result = (long)(temp >> 30);
 800e086:	0f89      	lsrs	r1, r1, #30
 800e088:	ea41 018b 	orr.w	r1, r1, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e08c:	fb80 3b03 	smull	r3, fp, r0, r3
	result = (long)(temp >> 30);
 800e090:	0f9b      	lsrs	r3, r3, #30
 800e092:	ea43 038b 	orr.w	r3, r3, fp, lsl #2
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800e096:	ebaa 0a03 	sub.w	sl, sl, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e09a:	9a01      	ldr	r2, [sp, #4]
	temp = (long long)a_q30 * b_q30;
 800e09c:	fb84 3b00 	smull	r3, fp, r4, r0
	result = (long)(temp >> 30);
 800e0a0:	0f9b      	lsrs	r3, r3, #30
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e0a2:	1a51      	subs	r1, r2, r1
	result = (long)(temp >> 30);
 800e0a4:	ea43 038b 	orr.w	r3, r3, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e0a8:	9a05      	ldr	r2, [sp, #20]
 800e0aa:	fb85 0b00 	smull	r0, fp, r5, r0
	result = (long)(temp >> 30);
 800e0ae:	0f80      	lsrs	r0, r0, #30
    invQuat_q30[1] = -quat_q30[1];
 800e0b0:	426e      	negs	r6, r5
	result = (long)(temp >> 30);
 800e0b2:	ea40 008b 	orr.w	r0, r0, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e0b6:	fb85 5b02 	smull	r5, fp, r5, r2
	result = (long)(temp >> 30);
 800e0ba:	0fad      	lsrs	r5, r5, #30
 800e0bc:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e0c0:	1b5d      	subs	r5, r3, r5
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800e0c2:	44ac      	add	ip, r5
	temp = (long long)a_q30 * b_q30;
 800e0c4:	fb84 3502 	smull	r3, r5, r4, r2
	result = (long)(temp >> 30);
 800e0c8:	0f9b      	lsrs	r3, r3, #30
 800e0ca:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e0ce:	4418      	add	r0, r3
	temp = (long long)a_q30 * b_q30;
 800e0d0:	fb81 5306 	smull	r5, r3, r1, r6
	result = (long)(temp >> 30);
 800e0d4:	0fad      	lsrs	r5, r5, #30
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e0d6:	eba0 0e0e 	sub.w	lr, r0, lr
	result = (long)(temp >> 30);
 800e0da:	ea45 0583 	orr.w	r5, r5, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e0de:	fb8a 3004 	smull	r3, r0, sl, r4
	result = (long)(temp >> 30);
 800e0e2:	0f9b      	lsrs	r3, r3, #30
 800e0e4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e0e8:	9a00      	ldr	r2, [sp, #0]
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e0ea:	441d      	add	r5, r3
	temp = (long long)a_q30 * b_q30;
 800e0ec:	fb81 0307 	smull	r0, r3, r1, r7
	result = (long)(temp >> 30);
 800e0f0:	0f80      	lsrs	r0, r0, #30
 800e0f2:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e0f6:	fb81 1302 	smull	r1, r3, r1, r2
	result = (long)(temp >> 30);
 800e0fa:	0f89      	lsrs	r1, r1, #30
 800e0fc:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e100:	fb8a 3b02 	smull	r3, fp, sl, r2
	result = (long)(temp >> 30);
 800e104:	0f9b      	lsrs	r3, r3, #30
 800e106:	ea43 038b 	orr.w	r3, r3, fp, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e10a:	1ac0      	subs	r0, r0, r3
	temp = (long long)a_q30 * b_q30;
 800e10c:	fb8a a307 	smull	sl, r3, sl, r7
	result = (long)(temp >> 30);
 800e110:	ea4f 7a9a 	mov.w	sl, sl, lsr #30
 800e114:	ea4a 0a83 	orr.w	sl, sl, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e118:	fb8c 2302 	smull	r2, r3, ip, r2
	result = (long)(temp >> 30);
 800e11c:	0f92      	lsrs	r2, r2, #30
 800e11e:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e122:	fb87 730e 	smull	r7, r3, r7, lr
	result = (long)(temp >> 30);
 800e126:	0fbf      	lsrs	r7, r7, #30
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e128:	442a      	add	r2, r5
	result = (long)(temp >> 30);
 800e12a:	ea47 0783 	orr.w	r7, r7, r3, lsl #2
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800e12e:	1bd7      	subs	r7, r2, r7
	temp = (long long)a_q30 * b_q30;
 800e130:	fb8c 3204 	smull	r3, r2, ip, r4
	result = (long)(temp >> 30);
 800e134:	0f9b      	lsrs	r3, r3, #30
 800e136:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e13a:	4418      	add	r0, r3
	temp = (long long)a_q30 * b_q30;
 800e13c:	fb86 c30c 	smull	ip, r3, r6, ip
	result = (long)(temp >> 30);
 800e140:	ea4f 759c 	mov.w	r5, ip, lsr #30
 800e144:	ea45 0583 	orr.w	r5, r5, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e148:	fb86 630e 	smull	r6, r3, r6, lr
 800e14c:	fb8e e404 	smull	lr, r4, lr, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e150:	4451      	add	r1, sl
	result = (long)(temp >> 30);
 800e152:	0fb6      	lsrs	r6, r6, #30
 800e154:	ea4f 7e9e 	mov.w	lr, lr, lsr #30
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e158:	1b49      	subs	r1, r1, r5
	result = (long)(temp >> 30);
 800e15a:	ea46 0683 	orr.w	r6, r6, r3, lsl #2
 800e15e:	ea4e 0e84 	orr.w	lr, lr, r4, lsl #2
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800e162:	4430      	add	r0, r6
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800e164:	4471      	add	r1, lr
    memcpy(out, &out4[1], 3 * sizeof(long));
 800e166:	f10d 091c 	add.w	r9, sp, #28
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e16a:	9707      	str	r7, [sp, #28]
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e16c:	9008      	str	r0, [sp, #32]
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e16e:	9109      	str	r1, [sp, #36]	; 0x24
    memcpy(out, &out4[1], 3 * sizeof(long));
 800e170:	e8b9 0007 	ldmia.w	r9!, {r0, r1, r2}
 800e174:	f8c8 0000 	str.w	r0, [r8]
 800e178:	f8c8 1004 	str.w	r1, [r8, #4]
 800e17c:	f8c8 2008 	str.w	r2, [r8, #8]
}
 800e180:	b00b      	add	sp, #44	; 0x2c
 800e182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e186:	bf00      	nop

0800e188 <inv_icm20948_convert_dmp3_to_body>:
{
 800e188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e18c:	460c      	mov	r4, r1
 800e18e:	b087      	sub	sp, #28
 800e190:	4603      	mov	r3, r0
 800e192:	4615      	mov	r5, r2
    memcpy(&in4[1], in, 3 * sizeof(long));
 800e194:	6808      	ldr	r0, [r1, #0]
 800e196:	68a2      	ldr	r2, [r4, #8]
 800e198:	6849      	ldr	r1, [r1, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e19a:	f8d3 60ac 	ldr.w	r6, [r3, #172]	; 0xac
    memcpy(&in4[1], in, 3 * sizeof(long));
 800e19e:	ac03      	add	r4, sp, #12
 800e1a0:	c407      	stmia	r4!, {r0, r1, r2}
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e1a2:	9903      	ldr	r1, [sp, #12]
 800e1a4:	f8d3 40a8 	ldr.w	r4, [r3, #168]	; 0xa8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e1a8:	e9d3 e02c 	ldrd	lr, r0, [r3, #176]	; 0xb0
{
 800e1ac:	462a      	mov	r2, r5
	temp = (long long)a_q30 * b_q30;
 800e1ae:	fb86 ca01 	smull	ip, sl, r6, r1
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e1b2:	9d04      	ldr	r5, [sp, #16]
	result = (long)(temp >> 30);
 800e1b4:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e1b8:	ea4c 0c8a 	orr.w	ip, ip, sl, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e1bc:	fb8e ab05 	smull	sl, fp, lr, r5
	result = (long)(temp >> 30);
 800e1c0:	ea4f 7a9a 	mov.w	sl, sl, lsr #30
 800e1c4:	ea4a 0a8b 	orr.w	sl, sl, fp, lsl #2
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800e1c8:	f1cc 0c00 	rsb	ip, ip, #0
 800e1cc:	ebac 030a 	sub.w	r3, ip, sl
 800e1d0:	9301      	str	r3, [sp, #4]
	temp = (long long)a_q30 * b_q30;
 800e1d2:	fb84 ac01 	smull	sl, ip, r4, r1
 800e1d6:	9b05      	ldr	r3, [sp, #20]
	result = (long)(temp >> 30);
 800e1d8:	ea4f 7b9a 	mov.w	fp, sl, lsr #30
 800e1dc:	ea4b 0b8c 	orr.w	fp, fp, ip, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e1e0:	fb8e ca03 	smull	ip, sl, lr, r3
	result = (long)(temp >> 30);
 800e1e4:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e1e8:	ea4c 0c8a 	orr.w	ip, ip, sl, lsl #2
    invQuat_q30[2] = -quat_q30[2];
 800e1ec:	f1ce 0800 	rsb	r8, lr, #0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e1f0:	eb0b 0a0c 	add.w	sl, fp, ip
	temp = (long long)a_q30 * b_q30;
 800e1f4:	fb81 ec0e 	smull	lr, ip, r1, lr
	result = (long)(temp >> 30);
 800e1f8:	ea4f 7e9e 	mov.w	lr, lr, lsr #30
 800e1fc:	ea4e 0e8c 	orr.w	lr, lr, ip, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e200:	fb81 c100 	smull	ip, r1, r1, r0
	result = (long)(temp >> 30);
 800e204:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
 800e208:	ea4c 0c81 	orr.w	ip, ip, r1, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e20c:	fb80 1b03 	smull	r1, fp, r0, r3
	result = (long)(temp >> 30);
 800e210:	0f89      	lsrs	r1, r1, #30
    invQuat_q30[3] = -quat_q30[3];
 800e212:	f1c0 0900 	rsb	r9, r0, #0
	result = (long)(temp >> 30);
 800e216:	ea41 018b 	orr.w	r1, r1, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e21a:	fb85 0b00 	smull	r0, fp, r5, r0
	result = (long)(temp >> 30);
 800e21e:	0f80      	lsrs	r0, r0, #30
 800e220:	ea40 008b 	orr.w	r0, r0, fp, lsl #2
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800e224:	ebaa 0a00 	sub.w	sl, sl, r0
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e228:	9b01      	ldr	r3, [sp, #4]
	temp = (long long)a_q30 * b_q30;
 800e22a:	fb84 0b05 	smull	r0, fp, r4, r5
	result = (long)(temp >> 30);
 800e22e:	0f80      	lsrs	r0, r0, #30
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800e230:	1a59      	subs	r1, r3, r1
	result = (long)(temp >> 30);
 800e232:	ea40 008b 	orr.w	r0, r0, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e236:	9b05      	ldr	r3, [sp, #20]
 800e238:	fb86 5b05 	smull	r5, fp, r6, r5
	result = (long)(temp >> 30);
 800e23c:	0fad      	lsrs	r5, r5, #30
    invQuat_q30[1] = -quat_q30[1];
 800e23e:	4277      	negs	r7, r6
	result = (long)(temp >> 30);
 800e240:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e244:	fb86 6b03 	smull	r6, fp, r6, r3
	result = (long)(temp >> 30);
 800e248:	0fb6      	lsrs	r6, r6, #30
 800e24a:	ea46 068b 	orr.w	r6, r6, fp, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e24e:	1b86      	subs	r6, r0, r6
	temp = (long long)a_q30 * b_q30;
 800e250:	fb84 3003 	smull	r3, r0, r4, r3
	result = (long)(temp >> 30);
 800e254:	0f9b      	lsrs	r3, r3, #30
 800e256:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e25a:	442b      	add	r3, r5
 800e25c:	eba3 0e0e 	sub.w	lr, r3, lr
	temp = (long long)a_q30 * b_q30;
 800e260:	fb81 3507 	smull	r3, r5, r1, r7
	result = (long)(temp >> 30);
 800e264:	0f98      	lsrs	r0, r3, #30
 800e266:	ea40 0085 	orr.w	r0, r0, r5, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e26a:	fb8a 3504 	smull	r3, r5, sl, r4
	result = (long)(temp >> 30);
 800e26e:	0f9b      	lsrs	r3, r3, #30
 800e270:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e274:	4403      	add	r3, r0
	temp = (long long)a_q30 * b_q30;
 800e276:	fb81 5008 	smull	r5, r0, r1, r8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800e27a:	44b4      	add	ip, r6
	result = (long)(temp >> 30);
 800e27c:	0fae      	lsrs	r6, r5, #30
 800e27e:	ea46 0680 	orr.w	r6, r6, r0, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e282:	fb81 1009 	smull	r1, r0, r1, r9
 800e286:	fb8a 5b09 	smull	r5, fp, sl, r9
	result = (long)(temp >> 30);
 800e28a:	0f89      	lsrs	r1, r1, #30
 800e28c:	ea41 0180 	orr.w	r1, r1, r0, lsl #2
 800e290:	0fa8      	lsrs	r0, r5, #30
 800e292:	ea40 008b 	orr.w	r0, r0, fp, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e296:	1a35      	subs	r5, r6, r0
	temp = (long long)a_q30 * b_q30;
 800e298:	fb8a a008 	smull	sl, r0, sl, r8
	result = (long)(temp >> 30);
 800e29c:	ea4f 769a 	mov.w	r6, sl, lsr #30
 800e2a0:	ea46 0680 	orr.w	r6, r6, r0, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e2a4:	fb8c 9009 	smull	r9, r0, ip, r9
	result = (long)(temp >> 30);
 800e2a8:	ea4f 7999 	mov.w	r9, r9, lsr #30
 800e2ac:	ea49 0980 	orr.w	r9, r9, r0, lsl #2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800e2b0:	4499      	add	r9, r3
	temp = (long long)a_q30 * b_q30;
 800e2b2:	fb88 830e 	smull	r8, r3, r8, lr
	result = (long)(temp >> 30);
 800e2b6:	ea4f 7898 	mov.w	r8, r8, lsr #30
 800e2ba:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e2be:	fb8c 3004 	smull	r3, r0, ip, r4
	result = (long)(temp >> 30);
 800e2c2:	0f9b      	lsrs	r3, r3, #30
 800e2c4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e2c8:	4431      	add	r1, r6
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800e2ca:	eba9 0908 	sub.w	r9, r9, r8
	temp = (long long)a_q30 * b_q30;
 800e2ce:	fb87 c60c 	smull	ip, r6, r7, ip
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800e2d2:	441d      	add	r5, r3
    values[0] = out[0] * scale;
 800e2d4:	ee07 9a90 	vmov	s15, r9
	result = (long)(temp >> 30);
 800e2d8:	ea4f 739c 	mov.w	r3, ip, lsr #30
 800e2dc:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800e2e0:	1ac9      	subs	r1, r1, r3
    values[0] = out[0] * scale;
 800e2e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	temp = (long long)a_q30 * b_q30;
 800e2e6:	fb87 730e 	smull	r7, r3, r7, lr
 800e2ea:	fb8e e404 	smull	lr, r4, lr, r4
	result = (long)(temp >> 30);
 800e2ee:	0fbf      	lsrs	r7, r7, #30
 800e2f0:	ea4f 7e9e 	mov.w	lr, lr, lsr #30
    values[0] = out[0] * scale;
 800e2f4:	ee67 7a80 	vmul.f32	s15, s15, s0
	result = (long)(temp >> 30);
 800e2f8:	ea47 0783 	orr.w	r7, r7, r3, lsl #2
 800e2fc:	ea4e 0e84 	orr.w	lr, lr, r4, lsl #2
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800e300:	19eb      	adds	r3, r5, r7
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800e302:	4471      	add	r1, lr
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800e304:	ee07 3a10 	vmov	s14, r3
    values[0] = out[0] * scale;
 800e308:	edc2 7a00 	vstr	s15, [r2]
    values[2] = out[2] * scale;
 800e30c:	ee07 1a90 	vmov	s15, r1
    values[1] = out[1] * scale;
 800e310:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    values[2] = out[2] * scale;
 800e314:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    values[1] = out[1] * scale;
 800e318:	ee27 7a00 	vmul.f32	s14, s14, s0
    values[2] = out[2] * scale;
 800e31c:	ee27 0a80 	vmul.f32	s0, s15, s0
    values[1] = out[1] * scale;
 800e320:	ed82 7a01 	vstr	s14, [r2, #4]
    values[2] = out[2] * scale;
 800e324:	ed82 0a02 	vstr	s0, [r2, #8]
}
 800e328:	b007      	add	sp, #28
 800e32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e32e:	bf00      	nop

0800e330 <inv_icm20948_convert_mult_q30_fxp>:
	temp = (long long)a_q30 * b_q30;
 800e330:	fb80 1001 	smull	r1, r0, r0, r1
	result = (long)(temp >> 30);
 800e334:	0f89      	lsrs	r1, r1, #30
}
 800e336:	ea41 0080 	orr.w	r0, r1, r0, lsl #2
 800e33a:	4770      	bx	lr

0800e33c <inv_icm20948_convert_compute_scalar_part_fxp>:
{
 800e33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 800e340:	e9d0 2500 	ldrd	r2, r5, [r0]
	temp = (long long)a_q30 * b_q30;
 800e344:	fb82 2302 	smull	r2, r3, r2, r2
	result = (long)(temp >> 30);
 800e348:	ea4f 7c92 	mov.w	ip, r2, lsr #30
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 800e34c:	6884      	ldr	r4, [r0, #8]
	temp = (long long)a_q30 * b_q30;
 800e34e:	fb85 5205 	smull	r5, r2, r5, r5
	result = (long)(temp >> 30);
 800e352:	ea4c 0c83 	orr.w	ip, ip, r3, lsl #2
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800e356:	f1cc 4380 	rsb	r3, ip, #1073741824	; 0x40000000
	result = (long)(temp >> 30);
 800e35a:	ea4f 7c95 	mov.w	ip, r5, lsr #30
	temp = (long long)a_q30 * b_q30;
 800e35e:	fb84 4504 	smull	r4, r5, r4, r4
	result = (long)(temp >> 30);
 800e362:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
 800e366:	0fa2      	lsrs	r2, r4, #30
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 800e368:	eba3 030c 	sub.w	r3, r3, ip
	result = (long)(temp >> 30);
 800e36c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800e370:	1a9b      	subs	r3, r3, r2
	if (x0_q30 <= 0L) {
 800e372:	2b00      	cmp	r3, #0
 800e374:	f340 809c 	ble.w	800e4b0 <inv_icm20948_convert_compute_scalar_part_fxp+0x174>
	if (*x0_q30 > upperlimit) {
 800e378:	4a7c      	ldr	r2, [pc, #496]	; (800e56c <inv_icm20948_convert_compute_scalar_part_fxp+0x230>)
 800e37a:	4293      	cmp	r3, r2
 800e37c:	dd3a      	ble.n	800e3f4 <inv_icm20948_convert_compute_scalar_part_fxp+0xb8>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e37e:	4a7c      	ldr	r2, [pc, #496]	; (800e570 <inv_icm20948_convert_compute_scalar_part_fxp+0x234>)
		*x0_q30 = *x0_q30>>1;
 800e380:	105b      	asrs	r3, r3, #1
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e382:	4293      	cmp	r3, r2
 800e384:	f04f 34ff 	mov.w	r4, #4294967295
 800e388:	dd40      	ble.n	800e40c <inv_icm20948_convert_compute_scalar_part_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800e38a:	4a7a      	ldr	r2, [pc, #488]	; (800e574 <inv_icm20948_convert_compute_scalar_part_fxp+0x238>)
 800e38c:	4293      	cmp	r3, r2
 800e38e:	f340 80de 	ble.w	800e54e <inv_icm20948_convert_compute_scalar_part_fxp+0x212>
 800e392:	4a79      	ldr	r2, [pc, #484]	; (800e578 <inv_icm20948_convert_compute_scalar_part_fxp+0x23c>)
 800e394:	4293      	cmp	r3, r2
 800e396:	f300 80c8 	bgt.w	800e52a <inv_icm20948_convert_compute_scalar_part_fxp+0x1ee>
    return 1; // 1 NR iteration
 800e39a:	f04f 0e01 	mov.w	lr, #1
	cc = x0_q30 - (1L<<30);
 800e39e:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
	if (pow2 > 0) 
 800e3a2:	2c00      	cmp	r4, #0
	temp = (long long)a_q30 * b_q30;
 800e3a4:	fb83 270c 	smull	r2, r7, r3, ip
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 800e3a8:	bfc8      	it	gt
 800e3aa:	f004 0501 	andgt.w	r5, r4, #1
	result = (long)(temp >> 30);
 800e3ae:	ea4f 7292 	mov.w	r2, r2, lsr #30
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800e3b2:	bfcc      	ite	gt
 800e3b4:	1b64      	subgt	r4, r4, r5
	sq2scale = 0;
 800e3b6:	2500      	movle	r5, #0
	result = (long)(temp >> 30);
 800e3b8:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
 	if ( nr_iters>=2 ) {
 800e3bc:	f1be 0f01 	cmp.w	lr, #1
	temp = (long long)a_q30 * b_q30;
 800e3c0:	ea4f 76ec 	mov.w	r6, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e3c4:	eba3 0362 	sub.w	r3, r3, r2, asr #1
 	if ( nr_iters>=2 ) {
 800e3c8:	d12e      	bne.n	800e428 <inv_icm20948_convert_compute_scalar_part_fxp+0xec>
	if (sq2scale)
 800e3ca:	b12d      	cbz	r5, 800e3d8 <inv_icm20948_convert_compute_scalar_part_fxp+0x9c>
	temp = (long long)a_q30 * b_q30;
 800e3cc:	4a6b      	ldr	r2, [pc, #428]	; (800e57c <inv_icm20948_convert_compute_scalar_part_fxp+0x240>)
 800e3ce:	fb83 2302 	smull	r2, r3, r3, r2
	result = (long)(temp >> 30);
 800e3d2:	0f92      	lsrs	r2, r2, #30
 800e3d4:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
	if (pow2>0)
 800e3d8:	2c00      	cmp	r4, #0
 800e3da:	dd6b      	ble.n	800e4b4 <inv_icm20948_convert_compute_scalar_part_fxp+0x178>
		xx = (xx >> (pow2>>1)); 
 800e3dc:	1064      	asrs	r4, r4, #1
 800e3de:	4123      	asrs	r3, r4
    outQuat_q30[0] = scalarPart;
 800e3e0:	600b      	str	r3, [r1, #0]
    outQuat_q30[1] = inQuat_q30[0];
 800e3e2:	6803      	ldr	r3, [r0, #0]
 800e3e4:	604b      	str	r3, [r1, #4]
    outQuat_q30[2] = inQuat_q30[1];
 800e3e6:	6843      	ldr	r3, [r0, #4]
 800e3e8:	608b      	str	r3, [r1, #8]
    outQuat_q30[3] = inQuat_q30[2];
 800e3ea:	6883      	ldr	r3, [r0, #8]
 800e3ec:	60cb      	str	r3, [r1, #12]
}
 800e3ee:	2000      	movs	r0, #0
 800e3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (*x0_q30 < lowerlimit) {
 800e3f4:	4a62      	ldr	r2, [pc, #392]	; (800e580 <inv_icm20948_convert_compute_scalar_part_fxp+0x244>)
 800e3f6:	4293      	cmp	r3, r2
 800e3f8:	dd65      	ble.n	800e4c6 <inv_icm20948_convert_compute_scalar_part_fxp+0x18a>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e3fa:	4a5d      	ldr	r2, [pc, #372]	; (800e570 <inv_icm20948_convert_compute_scalar_part_fxp+0x234>)
 800e3fc:	4293      	cmp	r3, r2
 800e3fe:	f340 8097 	ble.w	800e530 <inv_icm20948_convert_compute_scalar_part_fxp+0x1f4>
 800e402:	4a60      	ldr	r2, [pc, #384]	; (800e584 <inv_icm20948_convert_compute_scalar_part_fxp+0x248>)
 800e404:	4293      	cmp	r3, r2
 800e406:	f04f 0400 	mov.w	r4, #0
 800e40a:	ddbe      	ble.n	800e38a <inv_icm20948_convert_compute_scalar_part_fxp+0x4e>
	cc = x0_q30 - (1L<<30);
 800e40c:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e410:	ea4f 76ec 	mov.w	r6, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e414:	f04f 0e03 	mov.w	lr, #3
	temp = (long long)a_q30 * b_q30;
 800e418:	fb8c 2703 	smull	r2, r7, ip, r3
	result = (long)(temp >> 30);
 800e41c:	0f92      	lsrs	r2, r2, #30
 800e41e:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
	sq2scale = 0;
 800e422:	2500      	movs	r5, #0
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e424:	eba3 0362 	sub.w	r3, r3, r2, asr #1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e428:	ea4f 026c 	mov.w	r2, ip, asr #1
 800e42c:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
	temp = (long long)a_q30 * b_q30;
 800e430:	fb02 f706 	mul.w	r7, r2, r6
 800e434:	ea4f 78e2 	mov.w	r8, r2, asr #31
 800e438:	fb0c 7708 	mla	r7, ip, r8, r7
 800e43c:	fba2 280c 	umull	r2, r8, r2, ip
 800e440:	4447      	add	r7, r8
	result = (long)(temp >> 30);
 800e442:	0f92      	lsrs	r2, r2, #30
 800e444:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e448:	fb02 f606 	mul.w	r6, r2, r6
	result = (long)(temp >> 30);
 800e44c:	17bf      	asrs	r7, r7, #30
	temp = (long long)a_q30 * b_q30;
 800e44e:	fb0c 6707 	mla	r7, ip, r7, r6
 800e452:	fba2 2c0c 	umull	r2, ip, r2, ip
 800e456:	4467      	add	r7, ip
	result = (long)(temp >> 30);
 800e458:	0f92      	lsrs	r2, r2, #30
 800e45a:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e45e:	1057      	asrs	r7, r2, #1
	temp = (long long)a_q30 * b_q30;
 800e460:	fb83 6807 	smull	r6, r8, r3, r7
	result = (long)(temp >> 30);
 800e464:	0fb6      	lsrs	r6, r6, #30
 800e466:	ea46 0688 	orr.w	r6, r6, r8, lsl #2
		if ( nr_iters==3 ) {
 800e46a:	f1be 0f03 	cmp.w	lr, #3
	temp = (long long)a_q30 * b_q30;
 800e46e:	ea4f 7ce2 	mov.w	ip, r2, asr #31
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800e472:	eba3 0366 	sub.w	r3, r3, r6, asr #1
		if ( nr_iters==3 ) {
 800e476:	d1a8      	bne.n	800e3ca <inv_icm20948_convert_compute_scalar_part_fxp+0x8e>
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e478:	1092      	asrs	r2, r2, #2
 800e47a:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
	temp = (long long)a_q30 * b_q30;
 800e47e:	fb82 2607 	smull	r2, r6, r2, r7
	result = (long)(temp >> 30);
 800e482:	0f92      	lsrs	r2, r2, #30
 800e484:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e488:	fb02 fc0c 	mul.w	ip, r2, ip
	result = (long)(temp >> 30);
 800e48c:	17b6      	asrs	r6, r6, #30
	temp = (long long)a_q30 * b_q30;
 800e48e:	fb07 cc06 	mla	ip, r7, r6, ip
 800e492:	fba2 2707 	umull	r2, r7, r2, r7
 800e496:	4467      	add	r7, ip
	result = (long)(temp >> 30);
 800e498:	0f92      	lsrs	r2, r2, #30
 800e49a:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e49e:	1052      	asrs	r2, r2, #1
	temp = (long long)a_q30 * b_q30;
 800e4a0:	fb82 2603 	smull	r2, r6, r2, r3
	result = (long)(temp >> 30);
 800e4a4:	0f92      	lsrs	r2, r2, #30
 800e4a6:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800e4aa:	eba3 0362 	sub.w	r3, r3, r2, asr #1
 800e4ae:	e78c      	b.n	800e3ca <inv_icm20948_convert_compute_scalar_part_fxp+0x8e>
		return 0L;
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	e795      	b.n	800e3e0 <inv_icm20948_convert_compute_scalar_part_fxp+0xa4>
	else if (pow2 == -1)
 800e4b4:	3401      	adds	r4, #1
 800e4b6:	d193      	bne.n	800e3e0 <inv_icm20948_convert_compute_scalar_part_fxp+0xa4>
	temp = (long long)a_q30 * b_q30;
 800e4b8:	4a33      	ldr	r2, [pc, #204]	; (800e588 <inv_icm20948_convert_compute_scalar_part_fxp+0x24c>)
 800e4ba:	fb83 2302 	smull	r2, r3, r3, r2
	result = (long)(temp >> 30);
 800e4be:	0f92      	lsrs	r2, r2, #30
 800e4c0:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
	return result;
 800e4c4:	e78c      	b.n	800e3e0 <inv_icm20948_convert_compute_scalar_part_fxp+0xa4>
    if ((*value & 0xFFFF0000) == 0) {
 800e4c6:	0c1c      	lsrs	r4, r3, #16
 800e4c8:	0424      	lsls	r4, r4, #16
    if (*value == 0) return 0;
 800e4ca:	461a      	mov	r2, r3
    if ((*value & 0xFFFF0000) == 0) {
 800e4cc:	2c00      	cmp	r4, #0
 800e4ce:	d037      	beq.n	800e540 <inv_icm20948_convert_compute_scalar_part_fxp+0x204>
 800e4d0:	2608      	movs	r6, #8
 800e4d2:	2500      	movs	r5, #0
 800e4d4:	4637      	mov	r7, r6
    position = 0;
 800e4d6:	462c      	mov	r4, r5
    if ((*value & 0xFF000000) == 0) {
 800e4d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e4dc:	d103      	bne.n	800e4e6 <inv_icm20948_convert_compute_scalar_part_fxp+0x1aa>
        *value=*value<<8;
 800e4de:	021a      	lsls	r2, r3, #8
 800e4e0:	463d      	mov	r5, r7
        position += 8;
 800e4e2:	4634      	mov	r4, r6
        *value=*value<<8;
 800e4e4:	4613      	mov	r3, r2
    if ((*value & 0xF0000000) == 0) {
 800e4e6:	f012 4f70 	tst.w	r2, #4026531840	; 0xf0000000
 800e4ea:	d104      	bne.n	800e4f6 <inv_icm20948_convert_compute_scalar_part_fxp+0x1ba>
        position += 4;
 800e4ec:	1d2c      	adds	r4, r5, #4
        *value=*value<<4;
 800e4ee:	0112      	lsls	r2, r2, #4
        position += 4;
 800e4f0:	b2a5      	uxth	r5, r4
        *value=*value<<4;
 800e4f2:	4613      	mov	r3, r2
        position += 4;
 800e4f4:	b224      	sxth	r4, r4
    if ((*value & 0xC0000000) == 0) {
 800e4f6:	f012 4f40 	tst.w	r2, #3221225472	; 0xc0000000
 800e4fa:	d104      	bne.n	800e506 <inv_icm20948_convert_compute_scalar_part_fxp+0x1ca>
        position += 2;
 800e4fc:	1cac      	adds	r4, r5, #2
        *value=*value<<2;
 800e4fe:	0092      	lsls	r2, r2, #2
        position += 2;
 800e500:	b2a5      	uxth	r5, r4
        *value=*value<<2;
 800e502:	4613      	mov	r3, r2
        position += 2;
 800e504:	b224      	sxth	r4, r4
    if ((*value & 0x80000000)) { 
 800e506:	2b00      	cmp	r3, #0
 800e508:	da02      	bge.n	800e510 <inv_icm20948_convert_compute_scalar_part_fxp+0x1d4>
        position -= 1;
 800e50a:	1e6c      	subs	r4, r5, #1
 800e50c:	b224      	sxth	r4, r4
        *value=*value>>1;
 800e50e:	0853      	lsrs	r3, r2, #1
		if (*x0_q30 >= upperlimit) {
 800e510:	4a1e      	ldr	r2, [pc, #120]	; (800e58c <inv_icm20948_convert_compute_scalar_part_fxp+0x250>)
 800e512:	4293      	cmp	r3, r2
 800e514:	dd22      	ble.n	800e55c <inv_icm20948_convert_compute_scalar_part_fxp+0x220>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e516:	4a16      	ldr	r2, [pc, #88]	; (800e570 <inv_icm20948_convert_compute_scalar_part_fxp+0x234>)
			*x0_q30 = *x0_q30>>1;
 800e518:	105b      	asrs	r3, r3, #1
			*pow=*pow-1;
 800e51a:	3c01      	subs	r4, #1
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e51c:	4293      	cmp	r3, r2
			*pow=*pow-1;
 800e51e:	b224      	sxth	r4, r4
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e520:	dd20      	ble.n	800e564 <inv_icm20948_convert_compute_scalar_part_fxp+0x228>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800e522:	4a14      	ldr	r2, [pc, #80]	; (800e574 <inv_icm20948_convert_compute_scalar_part_fxp+0x238>)
 800e524:	4293      	cmp	r3, r2
 800e526:	f73f af38 	bgt.w	800e39a <inv_icm20948_convert_compute_scalar_part_fxp+0x5e>
        return 2; // 2 NR iteration
 800e52a:	f04f 0e02 	mov.w	lr, #2
 800e52e:	e736      	b.n	800e39e <inv_icm20948_convert_compute_scalar_part_fxp+0x62>
	cc = x0_q30 - (1L<<30);
 800e530:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e534:	ea4f 76ec 	mov.w	r6, ip, asr #31
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800e538:	2400      	movs	r4, #0
        return 3; // 3 NR iterations
 800e53a:	f04f 0e03 	mov.w	lr, #3
 800e53e:	e76b      	b.n	800e418 <inv_icm20948_convert_compute_scalar_part_fxp+0xdc>
        *value=*value<<16;
 800e540:	041b      	lsls	r3, r3, #16
 800e542:	2618      	movs	r6, #24
 800e544:	2510      	movs	r5, #16
 800e546:	461a      	mov	r2, r3
 800e548:	4637      	mov	r7, r6
        position += 16;
 800e54a:	462c      	mov	r4, r5
 800e54c:	e7c4      	b.n	800e4d8 <inv_icm20948_convert_compute_scalar_part_fxp+0x19c>
	cc = x0_q30 - (1L<<30);
 800e54e:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e552:	ea4f 76ec 	mov.w	r6, ip, asr #31
        return 2; // 2 NR iteration
 800e556:	f04f 0e02 	mov.w	lr, #2
 800e55a:	e75d      	b.n	800e418 <inv_icm20948_convert_compute_scalar_part_fxp+0xdc>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e55c:	4a09      	ldr	r2, [pc, #36]	; (800e584 <inv_icm20948_convert_compute_scalar_part_fxp+0x248>)
 800e55e:	4293      	cmp	r3, r2
 800e560:	f77f af17 	ble.w	800e392 <inv_icm20948_convert_compute_scalar_part_fxp+0x56>
        return 3; // 3 NR iterations
 800e564:	f04f 0e03 	mov.w	lr, #3
 800e568:	e719      	b.n	800e39e <inv_icm20948_convert_compute_scalar_part_fxp+0x62>
 800e56a:	bf00      	nop
 800e56c:	58b90bfc 	.word	0x58b90bfc
 800e570:	39999999 	.word	0x39999999
 800e574:	3f5c28f5 	.word	0x3f5c28f5
 800e578:	40a3d70a 	.word	0x40a3d70a
 800e57c:	2d413ccd 	.word	0x2d413ccd
 800e580:	2c5c85fd 	.word	0x2c5c85fd
 800e584:	46666666 	.word	0x46666666
 800e588:	5a82799a 	.word	0x5a82799a
 800e58c:	58b90bfb 	.word	0x58b90bfb

0800e590 <inv_icm20948_convert_fast_sqrt_fxp>:
	if (x0_q30 <= 0L) {
 800e590:	2800      	cmp	r0, #0
 800e592:	f340 8090 	ble.w	800e6b6 <inv_icm20948_convert_fast_sqrt_fxp+0x126>
	if (*x0_q30 > upperlimit) {
 800e596:	4b7c      	ldr	r3, [pc, #496]	; (800e788 <inv_icm20948_convert_fast_sqrt_fxp+0x1f8>)
 800e598:	4298      	cmp	r0, r3
{
 800e59a:	b570      	push	{r4, r5, r6, lr}
	if (*x0_q30 > upperlimit) {
 800e59c:	dd2f      	ble.n	800e5fe <inv_icm20948_convert_fast_sqrt_fxp+0x6e>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e59e:	4b7b      	ldr	r3, [pc, #492]	; (800e78c <inv_icm20948_convert_fast_sqrt_fxp+0x1fc>)
		*x0_q30 = *x0_q30>>1;
 800e5a0:	1040      	asrs	r0, r0, #1
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e5a2:	4298      	cmp	r0, r3
 800e5a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e5a8:	dd35      	ble.n	800e616 <inv_icm20948_convert_fast_sqrt_fxp+0x86>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800e5aa:	4b79      	ldr	r3, [pc, #484]	; (800e790 <inv_icm20948_convert_fast_sqrt_fxp+0x200>)
 800e5ac:	4298      	cmp	r0, r3
 800e5ae:	f340 80d7 	ble.w	800e760 <inv_icm20948_convert_fast_sqrt_fxp+0x1d0>
 800e5b2:	4b78      	ldr	r3, [pc, #480]	; (800e794 <inv_icm20948_convert_fast_sqrt_fxp+0x204>)
 800e5b4:	4298      	cmp	r0, r3
 800e5b6:	f300 80bb 	bgt.w	800e730 <inv_icm20948_convert_fast_sqrt_fxp+0x1a0>
    return 1; // 1 NR iteration
 800e5ba:	2501      	movs	r5, #1
	cc = x0_q30 - (1L<<30);
 800e5bc:	f100 4c40 	add.w	ip, r0, #3221225472	; 0xc0000000
	if (pow2 > 0) 
 800e5c0:	2a00      	cmp	r2, #0
	temp = (long long)a_q30 * b_q30;
 800e5c2:	fb8c 3400 	smull	r3, r4, ip, r0
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 800e5c6:	bfc8      	it	gt
 800e5c8:	f002 0101 	andgt.w	r1, r2, #1
	result = (long)(temp >> 30);
 800e5cc:	ea4f 7393 	mov.w	r3, r3, lsr #30
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800e5d0:	bfcc      	ite	gt
 800e5d2:	1a52      	subgt	r2, r2, r1
	sq2scale = 0;
 800e5d4:	2100      	movle	r1, #0
	result = (long)(temp >> 30);
 800e5d6:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 	if ( nr_iters>=2 ) {
 800e5da:	2d01      	cmp	r5, #1
	temp = (long long)a_q30 * b_q30;
 800e5dc:	ea4f 7eec 	mov.w	lr, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e5e0:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 	if ( nr_iters>=2 ) {
 800e5e4:	d124      	bne.n	800e630 <inv_icm20948_convert_fast_sqrt_fxp+0xa0>
	if (sq2scale)
 800e5e6:	b129      	cbz	r1, 800e5f4 <inv_icm20948_convert_fast_sqrt_fxp+0x64>
	temp = (long long)a_q30 * b_q30;
 800e5e8:	4b6b      	ldr	r3, [pc, #428]	; (800e798 <inv_icm20948_convert_fast_sqrt_fxp+0x208>)
 800e5ea:	fb80 3003 	smull	r3, r0, r0, r3
	result = (long)(temp >> 30);
 800e5ee:	0f9b      	lsrs	r3, r3, #30
 800e5f0:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
	if (pow2>0)
 800e5f4:	2a00      	cmp	r2, #0
 800e5f6:	dd60      	ble.n	800e6ba <inv_icm20948_convert_fast_sqrt_fxp+0x12a>
		xx = (xx >> (pow2>>1)); 
 800e5f8:	1052      	asrs	r2, r2, #1
 800e5fa:	4110      	asrs	r0, r2
}
 800e5fc:	bd70      	pop	{r4, r5, r6, pc}
	} else if (*x0_q30 < lowerlimit) {
 800e5fe:	4b67      	ldr	r3, [pc, #412]	; (800e79c <inv_icm20948_convert_fast_sqrt_fxp+0x20c>)
 800e600:	4298      	cmp	r0, r3
 800e602:	dd63      	ble.n	800e6cc <inv_icm20948_convert_fast_sqrt_fxp+0x13c>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e604:	4b61      	ldr	r3, [pc, #388]	; (800e78c <inv_icm20948_convert_fast_sqrt_fxp+0x1fc>)
 800e606:	4298      	cmp	r0, r3
 800e608:	f340 8094 	ble.w	800e734 <inv_icm20948_convert_fast_sqrt_fxp+0x1a4>
 800e60c:	4b64      	ldr	r3, [pc, #400]	; (800e7a0 <inv_icm20948_convert_fast_sqrt_fxp+0x210>)
 800e60e:	4298      	cmp	r0, r3
 800e610:	f04f 0200 	mov.w	r2, #0
 800e614:	ddc9      	ble.n	800e5aa <inv_icm20948_convert_fast_sqrt_fxp+0x1a>
	cc = x0_q30 - (1L<<30);
 800e616:	f100 4c40 	add.w	ip, r0, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e61a:	fb8c 3100 	smull	r3, r1, ip, r0
	result = (long)(temp >> 30);
 800e61e:	0f9b      	lsrs	r3, r3, #30
 800e620:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e624:	ea4f 7eec 	mov.w	lr, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e628:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 800e62c:	2503      	movs	r5, #3
 800e62e:	2100      	movs	r1, #0
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e630:	ea4f 036c 	mov.w	r3, ip, asr #1
 800e634:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
	temp = (long long)a_q30 * b_q30;
 800e638:	fb03 f40e 	mul.w	r4, r3, lr
 800e63c:	17de      	asrs	r6, r3, #31
 800e63e:	fb0c 4406 	mla	r4, ip, r6, r4
 800e642:	fba3 360c 	umull	r3, r6, r3, ip
 800e646:	4434      	add	r4, r6
	result = (long)(temp >> 30);
 800e648:	0f9b      	lsrs	r3, r3, #30
 800e64a:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e64e:	fb03 fe0e 	mul.w	lr, r3, lr
	result = (long)(temp >> 30);
 800e652:	17a4      	asrs	r4, r4, #30
	temp = (long long)a_q30 * b_q30;
 800e654:	fb0c e404 	mla	r4, ip, r4, lr
 800e658:	fba3 3c0c 	umull	r3, ip, r3, ip
 800e65c:	4464      	add	r4, ip
	result = (long)(temp >> 30);
 800e65e:	0f9b      	lsrs	r3, r3, #30
 800e660:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e664:	ea4f 0c63 	mov.w	ip, r3, asr #1
	temp = (long long)a_q30 * b_q30;
 800e668:	fb8c 4600 	smull	r4, r6, ip, r0
	result = (long)(temp >> 30);
 800e66c:	0fa4      	lsrs	r4, r4, #30
 800e66e:	ea44 0486 	orr.w	r4, r4, r6, lsl #2
		if ( nr_iters==3 ) {
 800e672:	2d03      	cmp	r5, #3
	temp = (long long)a_q30 * b_q30;
 800e674:	ea4f 7ee3 	mov.w	lr, r3, asr #31
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800e678:	eba0 0064 	sub.w	r0, r0, r4, asr #1
		if ( nr_iters==3 ) {
 800e67c:	d1b3      	bne.n	800e5e6 <inv_icm20948_convert_fast_sqrt_fxp+0x56>
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e67e:	109b      	asrs	r3, r3, #2
 800e680:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
	temp = (long long)a_q30 * b_q30;
 800e684:	fb83 340c 	smull	r3, r4, r3, ip
	result = (long)(temp >> 30);
 800e688:	0f9b      	lsrs	r3, r3, #30
 800e68a:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e68e:	fb03 fe0e 	mul.w	lr, r3, lr
	result = (long)(temp >> 30);
 800e692:	17a4      	asrs	r4, r4, #30
	temp = (long long)a_q30 * b_q30;
 800e694:	fb0c ee04 	mla	lr, ip, r4, lr
 800e698:	fba3 3c0c 	umull	r3, ip, r3, ip
 800e69c:	44f4      	add	ip, lr
	result = (long)(temp >> 30);
 800e69e:	0f9b      	lsrs	r3, r3, #30
 800e6a0:	ea43 038c 	orr.w	r3, r3, ip, lsl #2
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800e6a4:	105b      	asrs	r3, r3, #1
	temp = (long long)a_q30 * b_q30;
 800e6a6:	fb83 3400 	smull	r3, r4, r3, r0
	result = (long)(temp >> 30);
 800e6aa:	0f9b      	lsrs	r3, r3, #30
 800e6ac:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800e6b0:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 800e6b4:	e797      	b.n	800e5e6 <inv_icm20948_convert_fast_sqrt_fxp+0x56>
		return 0L;
 800e6b6:	2000      	movs	r0, #0
}
 800e6b8:	4770      	bx	lr
	else if (pow2 == -1)
 800e6ba:	3201      	adds	r2, #1
 800e6bc:	d19e      	bne.n	800e5fc <inv_icm20948_convert_fast_sqrt_fxp+0x6c>
	temp = (long long)a_q30 * b_q30;
 800e6be:	4b39      	ldr	r3, [pc, #228]	; (800e7a4 <inv_icm20948_convert_fast_sqrt_fxp+0x214>)
 800e6c0:	fb80 3003 	smull	r3, r0, r0, r3
	result = (long)(temp >> 30);
 800e6c4:	0f9b      	lsrs	r3, r3, #30
 800e6c6:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
}
 800e6ca:	bd70      	pop	{r4, r5, r6, pc}
    if ((*value & 0xFFFF0000) == 0) {
 800e6cc:	0c02      	lsrs	r2, r0, #16
 800e6ce:	0412      	lsls	r2, r2, #16
    if (*value == 0) return 0;
 800e6d0:	4603      	mov	r3, r0
    if ((*value & 0xFFFF0000) == 0) {
 800e6d2:	2a00      	cmp	r2, #0
 800e6d4:	d03d      	beq.n	800e752 <inv_icm20948_convert_fast_sqrt_fxp+0x1c2>
 800e6d6:	2408      	movs	r4, #8
 800e6d8:	2100      	movs	r1, #0
 800e6da:	4625      	mov	r5, r4
    position = 0;
 800e6dc:	460a      	mov	r2, r1
    if ((*value & 0xFF000000) == 0) {
 800e6de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e6e2:	d103      	bne.n	800e6ec <inv_icm20948_convert_fast_sqrt_fxp+0x15c>
        *value=*value<<8;
 800e6e4:	0203      	lsls	r3, r0, #8
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	4629      	mov	r1, r5
        position += 8;
 800e6ea:	4622      	mov	r2, r4
    if ((*value & 0xF0000000) == 0) {
 800e6ec:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e6f0:	d104      	bne.n	800e6fc <inv_icm20948_convert_fast_sqrt_fxp+0x16c>
        position += 4;
 800e6f2:	1d0a      	adds	r2, r1, #4
        *value=*value<<4;
 800e6f4:	011b      	lsls	r3, r3, #4
        position += 4;
 800e6f6:	b291      	uxth	r1, r2
        *value=*value<<4;
 800e6f8:	4618      	mov	r0, r3
        position += 4;
 800e6fa:	b212      	sxth	r2, r2
    if ((*value & 0xC0000000) == 0) {
 800e6fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e700:	d104      	bne.n	800e70c <inv_icm20948_convert_fast_sqrt_fxp+0x17c>
        position += 2;
 800e702:	1c8a      	adds	r2, r1, #2
        *value=*value<<2;
 800e704:	009b      	lsls	r3, r3, #2
        position += 2;
 800e706:	b291      	uxth	r1, r2
        *value=*value<<2;
 800e708:	4618      	mov	r0, r3
        position += 2;
 800e70a:	b212      	sxth	r2, r2
    if ((*value & 0x80000000)) { 
 800e70c:	2800      	cmp	r0, #0
 800e70e:	da02      	bge.n	800e716 <inv_icm20948_convert_fast_sqrt_fxp+0x186>
        position -= 1;
 800e710:	1e4a      	subs	r2, r1, #1
 800e712:	b212      	sxth	r2, r2
        *value=*value>>1;
 800e714:	0858      	lsrs	r0, r3, #1
		if (*x0_q30 >= upperlimit) {
 800e716:	4b24      	ldr	r3, [pc, #144]	; (800e7a8 <inv_icm20948_convert_fast_sqrt_fxp+0x218>)
 800e718:	4298      	cmp	r0, r3
 800e71a:	dd2f      	ble.n	800e77c <inv_icm20948_convert_fast_sqrt_fxp+0x1ec>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e71c:	4b1b      	ldr	r3, [pc, #108]	; (800e78c <inv_icm20948_convert_fast_sqrt_fxp+0x1fc>)
			*x0_q30 = *x0_q30>>1;
 800e71e:	1040      	asrs	r0, r0, #1
			*pow=*pow-1;
 800e720:	3a01      	subs	r2, #1
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e722:	4298      	cmp	r0, r3
			*pow=*pow-1;
 800e724:	b212      	sxth	r2, r2
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e726:	dd2d      	ble.n	800e784 <inv_icm20948_convert_fast_sqrt_fxp+0x1f4>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800e728:	4b19      	ldr	r3, [pc, #100]	; (800e790 <inv_icm20948_convert_fast_sqrt_fxp+0x200>)
 800e72a:	4298      	cmp	r0, r3
 800e72c:	f73f af45 	bgt.w	800e5ba <inv_icm20948_convert_fast_sqrt_fxp+0x2a>
        return 2; // 2 NR iteration
 800e730:	2502      	movs	r5, #2
 800e732:	e743      	b.n	800e5bc <inv_icm20948_convert_fast_sqrt_fxp+0x2c>
	cc = x0_q30 - (1L<<30);
 800e734:	f100 4c40 	add.w	ip, r0, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e738:	fb80 320c 	smull	r3, r2, r0, ip
	result = (long)(temp >> 30);
 800e73c:	0f9b      	lsrs	r3, r3, #30
 800e73e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
	sq2scale = 0;
 800e742:	2100      	movs	r1, #0
	temp = (long long)a_q30 * b_q30;
 800e744:	ea4f 7eec 	mov.w	lr, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e748:	eba0 0063 	sub.w	r0, r0, r3, asr #1
        return 3; // 3 NR iterations
 800e74c:	2503      	movs	r5, #3
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800e74e:	460a      	mov	r2, r1
 800e750:	e76e      	b.n	800e630 <inv_icm20948_convert_fast_sqrt_fxp+0xa0>
        *value=*value<<16;
 800e752:	0400      	lsls	r0, r0, #16
 800e754:	2418      	movs	r4, #24
 800e756:	2110      	movs	r1, #16
 800e758:	4603      	mov	r3, r0
 800e75a:	4625      	mov	r5, r4
        position += 16;
 800e75c:	460a      	mov	r2, r1
 800e75e:	e7be      	b.n	800e6de <inv_icm20948_convert_fast_sqrt_fxp+0x14e>
	cc = x0_q30 - (1L<<30);
 800e760:	f100 4c40 	add.w	ip, r0, #3221225472	; 0xc0000000
	temp = (long long)a_q30 * b_q30;
 800e764:	fb8c 3100 	smull	r3, r1, ip, r0
	result = (long)(temp >> 30);
 800e768:	0f9b      	lsrs	r3, r3, #30
 800e76a:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e76e:	ea4f 7eec 	mov.w	lr, ip, asr #31
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800e772:	eba0 0063 	sub.w	r0, r0, r3, asr #1
        return 2; // 2 NR iteration
 800e776:	2502      	movs	r5, #2
	sq2scale = 0;
 800e778:	2100      	movs	r1, #0
 800e77a:	e759      	b.n	800e630 <inv_icm20948_convert_fast_sqrt_fxp+0xa0>
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800e77c:	4b08      	ldr	r3, [pc, #32]	; (800e7a0 <inv_icm20948_convert_fast_sqrt_fxp+0x210>)
 800e77e:	4298      	cmp	r0, r3
 800e780:	f77f af17 	ble.w	800e5b2 <inv_icm20948_convert_fast_sqrt_fxp+0x22>
        return 3; // 3 NR iterations
 800e784:	2503      	movs	r5, #3
 800e786:	e719      	b.n	800e5bc <inv_icm20948_convert_fast_sqrt_fxp+0x2c>
 800e788:	58b90bfc 	.word	0x58b90bfc
 800e78c:	39999999 	.word	0x39999999
 800e790:	3f5c28f5 	.word	0x3f5c28f5
 800e794:	40a3d70a 	.word	0x40a3d70a
 800e798:	2d413ccd 	.word	0x2d413ccd
 800e79c:	2c5c85fd 	.word	0x2c5c85fd
 800e7a0:	46666666 	.word	0x46666666
 800e7a4:	5a82799a 	.word	0x5a82799a
 800e7a8:	58b90bfb 	.word	0x58b90bfb

0800e7ac <inv_icm20948_convert_rotation_vector>:
{
 800e7ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 800e7b0:	e9d1 5400 	ldrd	r5, r4, [r1]
{
 800e7b4:	4616      	mov	r6, r2
	temp = (long long)a_q30 * b_q30;
 800e7b6:	fb85 3205 	smull	r3, r2, r5, r5
	result = (long)(temp >> 30);
 800e7ba:	0f9b      	lsrs	r3, r3, #30
{
 800e7bc:	4681      	mov	r9, r0
	result = (long)(temp >> 30);
 800e7be:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e7c2:	fb84 0204 	smull	r0, r2, r4, r4
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 800e7c6:	688f      	ldr	r7, [r1, #8]
	result = (long)(temp >> 30);
 800e7c8:	0f80      	lsrs	r0, r0, #30
 800e7ca:	ea40 0082 	orr.w	r0, r0, r2, lsl #2
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800e7ce:	f1c3 4380 	rsb	r3, r3, #1073741824	; 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 800e7d2:	1a1b      	subs	r3, r3, r0
	temp = (long long)a_q30 * b_q30;
 800e7d4:	fb87 0207 	smull	r0, r2, r7, r7
	result = (long)(temp >> 30);
 800e7d8:	0f80      	lsrs	r0, r0, #30
 800e7da:	ea40 0082 	orr.w	r0, r0, r2, lsl #2
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800e7de:	1a18      	subs	r0, r3, r0
 800e7e0:	f7ff fed6 	bl	800e590 <inv_icm20948_convert_fast_sqrt_fxp>
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 800e7e4:	f8d9 80b4 	ldr.w	r8, [r9, #180]	; 0xb4
 800e7e8:	f8d9 10b0 	ldr.w	r1, [r9, #176]	; 0xb0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800e7ec:	e9d9 c32a 	ldrd	ip, r3, [r9, #168]	; 0xa8
	temp = (long long)a_q30 * b_q30;
 800e7f0:	fb80 e208 	smull	lr, r2, r0, r8
	result = (long)(temp >> 30);
 800e7f4:	ea4f 7e9e 	mov.w	lr, lr, lsr #30
 800e7f8:	ea4e 0e82 	orr.w	lr, lr, r2, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e7fc:	fb80 290c 	smull	r2, r9, r0, ip
	result = (long)(temp >> 30);
 800e800:	0f92      	lsrs	r2, r2, #30
 800e802:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e806:	fb83 9a05 	smull	r9, sl, r3, r5
	result = (long)(temp >> 30);
 800e80a:	ea4f 7999 	mov.w	r9, r9, lsr #30
 800e80e:	ea49 098a 	orr.w	r9, r9, sl, lsl #2
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800e812:	444a      	add	r2, r9
	temp = (long long)a_q30 * b_q30;
 800e814:	fb8c 9b05 	smull	r9, fp, ip, r5
	result = (long)(temp >> 30);
 800e818:	ea4f 7a99 	mov.w	sl, r9, lsr #30
 800e81c:	ea4a 0a8b 	orr.w	sl, sl, fp, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e820:	fb80 9b03 	smull	r9, fp, r0, r3
	result = (long)(temp >> 30);
 800e824:	ea4f 7999 	mov.w	r9, r9, lsr #30
 800e828:	ea49 098b 	orr.w	r9, r9, fp, lsl #2
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800e82c:	ebaa 0909 	sub.w	r9, sl, r9
	temp = (long long)a_q30 * b_q30;
 800e830:	fb80 0a01 	smull	r0, sl, r0, r1
	result = (long)(temp >> 30);
 800e834:	0f80      	lsrs	r0, r0, #30
 800e836:	ea40 008a 	orr.w	r0, r0, sl, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e83a:	fb81 ab05 	smull	sl, fp, r1, r5
	result = (long)(temp >> 30);
 800e83e:	ea4f 7a9a 	mov.w	sl, sl, lsr #30
 800e842:	ea4a 0a8b 	orr.w	sl, sl, fp, lsl #2
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800e846:	f1ce 0e00 	rsb	lr, lr, #0
 800e84a:	ebae 0e0a 	sub.w	lr, lr, sl
	temp = (long long)a_q30 * b_q30;
 800e84e:	fb88 5a05 	smull	r5, sl, r8, r5
	result = (long)(temp >> 30);
 800e852:	0fad      	lsrs	r5, r5, #30
 800e854:	ea45 058a 	orr.w	r5, r5, sl, lsl #2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800e858:	1a2d      	subs	r5, r5, r0
	temp = (long long)a_q30 * b_q30;
 800e85a:	fb81 0a04 	smull	r0, sl, r1, r4
	result = (long)(temp >> 30);
 800e85e:	0f80      	lsrs	r0, r0, #30
 800e860:	ea40 008a 	orr.w	r0, r0, sl, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e864:	fb81 1a07 	smull	r1, sl, r1, r7
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800e868:	4402      	add	r2, r0
	result = (long)(temp >> 30);
 800e86a:	0f88      	lsrs	r0, r1, #30
 800e86c:	ea40 008a 	orr.w	r0, r0, sl, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e870:	fb88 1a04 	smull	r1, sl, r8, r4
	result = (long)(temp >> 30);
 800e874:	0f89      	lsrs	r1, r1, #30
 800e876:	ea41 018a 	orr.w	r1, r1, sl, lsl #2
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800e87a:	eba9 0101 	sub.w	r1, r9, r1
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 800e87e:	4401      	add	r1, r0
	temp = (long long)a_q30 * b_q30;
 800e880:	fb88 0807 	smull	r0, r8, r8, r7
	result = (long)(temp >> 30);
 800e884:	0f80      	lsrs	r0, r0, #30
 800e886:	ea40 0088 	orr.w	r0, r0, r8, lsl #2
	temp = (long long)a_q30 * b_q30;
 800e88a:	fb83 8904 	smull	r8, r9, r3, r4
	result = (long)(temp >> 30);
 800e88e:	ea4f 7898 	mov.w	r8, r8, lsr #30
 800e892:	ea48 0889 	orr.w	r8, r8, r9, lsl #2
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800e896:	44c6      	add	lr, r8
	temp = (long long)a_q30 * b_q30;
 800e898:	fb8c 4804 	smull	r4, r8, ip, r4
	result = (long)(temp >> 30);
 800e89c:	0fa4      	lsrs	r4, r4, #30
 800e89e:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800e8a2:	442c      	add	r4, r5
	temp = (long long)a_q30 * b_q30;
 800e8a4:	fb8c c507 	smull	ip, r5, ip, r7
	result = (long)(temp >> 30);
 800e8a8:	ea4f 7c9c 	mov.w	ip, ip, lsr #30
	temp = (long long)a_q30 * b_q30;
 800e8ac:	fb83 3707 	smull	r3, r7, r3, r7
	result = (long)(temp >> 30);
 800e8b0:	ea4c 0c85 	orr.w	ip, ip, r5, lsl #2
 800e8b4:	0f9b      	lsrs	r3, r3, #30
    if (quat_body_to_world[0] >= 0) {
 800e8b6:	1812      	adds	r2, r2, r0
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 800e8b8:	44f4      	add	ip, lr
	result = (long)(temp >> 30);
 800e8ba:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    if (quat_body_to_world[0] >= 0) {
 800e8be:	d424      	bmi.n	800e90a <inv_icm20948_convert_rotation_vector+0x15e>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e8c0:	ee07 1a10 	vmov	s14, r1
 800e8c4:	eef8 5ac7 	vcvt.f32.s32	s11, s14
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e8c8:	ee07 ca10 	vmov	s14, ip
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800e8cc:	1ae3      	subs	r3, r4, r3
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e8ce:	eef8 6ac7 	vcvt.f32.s32	s13, s14
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800e8d2:	ee07 3a90 	vmov	s15, r3
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e8d6:	ee07 2a10 	vmov	s14, r2
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e8da:	ed9f 6a20 	vldr	s12, [pc, #128]	; 800e95c <inv_icm20948_convert_rotation_vector+0x1b0>
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e8de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e8e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e8e6:	ee65 5a86 	vmul.f32	s11, s11, s12
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e8ea:	ee67 7a86 	vmul.f32	s15, s15, s12
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e8ee:	ee66 6a86 	vmul.f32	s13, s13, s12
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e8f2:	ee27 7a06 	vmul.f32	s14, s14, s12
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e8f6:	edc6 5a00 	vstr	s11, [r6]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e8fa:	edc6 7a01 	vstr	s15, [r6, #4]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e8fe:	edc6 6a02 	vstr	s13, [r6, #8]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e902:	ed86 7a03 	vstr	s14, [r6, #12]
}
 800e906:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e90a:	f1cc 0c00 	rsb	ip, ip, #0
 800e90e:	ee07 ca10 	vmov	s14, ip
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e912:	1b1b      	subs	r3, r3, r4
 800e914:	ee07 3a90 	vmov	s15, r3
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e918:	4252      	negs	r2, r2
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e91a:	424b      	negs	r3, r1
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e91c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e920:	ee06 3a10 	vmov	s12, r3
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e924:	ee07 2a10 	vmov	s14, r2
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e928:	eddf 5a0c 	vldr	s11, [pc, #48]	; 800e95c <inv_icm20948_convert_rotation_vector+0x1b0>
 800e92c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e934:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e938:	ee26 6a25 	vmul.f32	s12, s12, s11
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e93c:	ee67 7aa5 	vmul.f32	s15, s15, s11
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e940:	ee66 6aa5 	vmul.f32	s13, s13, s11
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e944:	ee27 7a25 	vmul.f32	s14, s14, s11
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800e948:	ed86 6a00 	vstr	s12, [r6]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800e94c:	edc6 7a01 	vstr	s15, [r6, #4]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800e950:	edc6 6a02 	vstr	s13, [r6, #8]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800e954:	ed86 7a03 	vstr	s14, [r6, #12]
}
 800e958:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e95c:	30800000 	.word	0x30800000

0800e960 <inv_icm20948_convert_matrix_to_quat_flt>:
	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 800e960:	edd0 6a00 	vldr	s13, [r0]
	r22 = R[4];
 800e964:	edd0 7a04 	vldr	s15, [r0, #16]
	r33 = R[8];
 800e968:	ed90 5a08 	vldr	s10, [r0, #32]
	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800e96c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e970:	ee36 0a87 	vadd.f32	s0, s13, s14
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 800e974:	ee37 7a66 	vsub.f32	s14, s14, s13
	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800e978:	ee70 6a27 	vadd.f32	s13, s0, s15
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 800e97c:	ee30 0a67 	vsub.f32	s0, s0, s15
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 800e980:	ee37 6a27 	vadd.f32	s12, s14, s15
	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800e984:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e988:	eef5 5a00 	vmov.f32	s11, #80	; 0x3e800000  0.250
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800e98c:	ee77 7a67 	vsub.f32	s15, s14, s15
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 800e990:	ee30 7a45 	vsub.f32	s14, s0, s10
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 800e994:	ee36 6a45 	vsub.f32	s12, s12, s10
	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800e998:	ee26 0aa5 	vmul.f32	s0, s13, s11
{
 800e99c:	b500      	push	{lr}
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 800e99e:	ee27 7a25 	vmul.f32	s14, s14, s11
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800e9a2:	ee77 7a85 	vadd.f32	s15, s15, s10
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 800e9a6:	ee66 6a25 	vmul.f32	s13, s12, s11
	if(q[0] < 0.0f) q[0] = 0.0f;
 800e9aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800e9ae:	ee67 7aa5 	vmul.f32	s15, s15, s11
	if(q[0] < 0.0f) q[0] = 0.0f;
 800e9b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if(q[1] < 0.0f) q[1] = 0.0f;
 800e9b6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
	if(q[0] < 0.0f) q[0] = 0.0f;
 800e9ba:	bf48      	it	mi
 800e9bc:	ed9f 0a8e 	vldrmi	s0, [pc, #568]	; 800ebf8 <inv_icm20948_convert_matrix_to_quat_flt+0x298>
	if(q[1] < 0.0f) q[1] = 0.0f;
 800e9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if(q[2] < 0.0f) q[2] = 0.0f;
 800e9c4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
	if(q[1] < 0.0f) q[1] = 0.0f;
 800e9c8:	bf48      	it	mi
 800e9ca:	ed9f 7a8b 	vldrmi	s14, [pc, #556]	; 800ebf8 <inv_icm20948_convert_matrix_to_quat_flt+0x298>
	if(q[2] < 0.0f) q[2] = 0.0f;
 800e9ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if(q[3] < 0.0f) q[3] = 0.0f;
 800e9d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
{
 800e9d6:	ed2d 8b06 	vpush	{d8-d10}
	if(q[2] < 0.0f) q[2] = 0.0f;
 800e9da:	bf48      	it	mi
 800e9dc:	eddf 6a86 	vldrmi	s13, [pc, #536]	; 800ebf8 <inv_icm20948_convert_matrix_to_quat_flt+0x298>
	r12 = R[1];
 800e9e0:	edd0 aa01 	vldr	s21, [r0, #4]
	r13 = R[2];
 800e9e4:	ed90 aa02 	vldr	s20, [r0, #8]
	r21 = R[3];
 800e9e8:	ed90 9a03 	vldr	s18, [r0, #12]
	r23 = R[5];
 800e9ec:	edd0 9a05 	vldr	s19, [r0, #20]
	r31 = R[6];
 800e9f0:	edd0 8a06 	vldr	s17, [r0, #24]
	r32 = R[7];
 800e9f4:	ed90 8a07 	vldr	s16, [r0, #28]
	if(q[0] < 0.0f) q[0] = 0.0f;
 800e9f8:	ed81 0a00 	vstr	s0, [r1]
	if(q[3] < 0.0f) q[3] = 0.0f;
 800e9fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea00:	bf48      	it	mi
 800ea02:	eddf 7a7d 	vldrmi	s15, [pc, #500]	; 800ebf8 <inv_icm20948_convert_matrix_to_quat_flt+0x298>
 800ea06:	ed81 7a01 	vstr	s14, [r1, #4]
	if(q[2] < 0.0f) q[2] = 0.0f;
 800ea0a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ea0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 800ea12:	b083      	sub	sp, #12
 800ea14:	edc1 6a02 	vstr	s13, [r1, #8]
	if(q[3] < 0.0f) q[3] = 0.0f;
 800ea18:	edc1 7a03 	vstr	s15, [r1, #12]
	q[0] = sqrtf(q[0]);
 800ea1c:	f100 80ca 	bmi.w	800ebb4 <inv_icm20948_convert_matrix_to_quat_flt+0x254>
 800ea20:	eef1 7ac0 	vsqrt.f32	s15, s0
 800ea24:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ea28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea2c:	edc1 7a00 	vstr	s15, [r1]
	q[1] = sqrtf(q[1]);
 800ea30:	f100 80d9 	bmi.w	800ebe6 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800ea34:	eef1 7ac7 	vsqrt.f32	s15, s14
	q[2] = sqrtf(q[2]);
 800ea38:	ed91 0a02 	vldr	s0, [r1, #8]
	q[1] = sqrtf(q[1]);
 800ea3c:	edc1 7a01 	vstr	s15, [r1, #4]
	q[2] = sqrtf(q[2]);
 800ea40:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ea44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea48:	f100 80c6 	bmi.w	800ebd8 <inv_icm20948_convert_matrix_to_quat_flt+0x278>
 800ea4c:	eeb1 7ac0 	vsqrt.f32	s14, s0
	q[3] = sqrtf(q[3]);
 800ea50:	ed91 0a03 	vldr	s0, [r1, #12]
	q[2] = sqrtf(q[2]);
 800ea54:	ed81 7a02 	vstr	s14, [r1, #8]
	q[3] = sqrtf(q[3]);
 800ea58:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ea5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea60:	f100 80b1 	bmi.w	800ebc6 <inv_icm20948_convert_matrix_to_quat_flt+0x266>
 800ea64:	eeb1 6ac0 	vsqrt.f32	s12, s0
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800ea68:	edd1 7a00 	vldr	s15, [r1]
 800ea6c:	edd1 6a01 	vldr	s13, [r1, #4]
	q[3] = sqrtf(q[3]);
 800ea70:	ed81 6a03 	vstr	s12, [r1, #12]
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800ea74:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ea78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea7c:	db24      	blt.n	800eac8 <inv_icm20948_convert_matrix_to_quat_flt+0x168>
 800ea7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ea82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea86:	db1f      	blt.n	800eac8 <inv_icm20948_convert_matrix_to_quat_flt+0x168>
 800ea88:	eef4 7ac6 	vcmpe.f32	s15, s12
 800ea8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea90:	db1a      	blt.n	800eac8 <inv_icm20948_convert_matrix_to_quat_flt+0x168>
		 q[1] = (r23 - r32)/(4.f*q[0]);
 800ea92:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800ea96:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ea9a:	ee39 8ac8 	vsub.f32	s16, s19, s16
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800ea9e:	ee78 8aca 	vsub.f32	s17, s17, s20
		 q[3] = (r12 - r21)/(4.f*q[0]);
 800eaa2:	ee7a 5ac9 	vsub.f32	s11, s21, s18
		 q[1] = (r23 - r32)/(4.f*q[0]);
 800eaa6:	ee88 6a27 	vdiv.f32	s12, s16, s15
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800eaaa:	eec8 6aa7 	vdiv.f32	s13, s17, s15
		 q[3] = (r12 - r21)/(4.f*q[0]);
 800eaae:	ee85 7aa7 	vdiv.f32	s14, s11, s15
		 q[1] = (r23 - r32)/(4.f*q[0]);
 800eab2:	ed81 6a01 	vstr	s12, [r1, #4]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800eab6:	edc1 6a02 	vstr	s13, [r1, #8]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 800eaba:	ed81 7a03 	vstr	s14, [r1, #12]
}
 800eabe:	b003      	add	sp, #12
 800eac0:	ecbd 8b06 	vpop	{d8-d10}
 800eac4:	f85d fb04 	ldr.w	pc, [sp], #4
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 800eac8:	eef4 7ae6 	vcmpe.f32	s15, s13
 800eacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ead0:	d824      	bhi.n	800eb1c <inv_icm20948_convert_matrix_to_quat_flt+0x1bc>
 800ead2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ead6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eada:	db1f      	blt.n	800eb1c <inv_icm20948_convert_matrix_to_quat_flt+0x1bc>
 800eadc:	eef4 6ac6 	vcmpe.f32	s13, s12
 800eae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eae4:	db1a      	blt.n	800eb1c <inv_icm20948_convert_matrix_to_quat_flt+0x1bc>
		 q[0] = (r23 - r32)/(4.f*q[1]);
 800eae6:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 800eaea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800eaee:	ee39 8ac8 	vsub.f32	s16, s19, s16
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800eaf2:	ee7a 7a89 	vadd.f32	s15, s21, s18
		 q[3] = (r31 + r13)/(4.f*q[1]);
 800eaf6:	ee7a 8a28 	vadd.f32	s17, s20, s17
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800eafa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		 q[0] = (r23 - r32)/(4.f*q[1]);
 800eafe:	ee88 6a26 	vdiv.f32	s12, s16, s13
		 q[3] = (r31 + r13)/(4.f*q[1]);
 800eb02:	eec8 7aa6 	vdiv.f32	s15, s17, s13
		 q[0] = (r23 - r32)/(4.f*q[1]);
 800eb06:	ed81 6a00 	vstr	s12, [r1]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800eb0a:	ed81 7a02 	vstr	s14, [r1, #8]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 800eb0e:	edc1 7a03 	vstr	s15, [r1, #12]
}
 800eb12:	b003      	add	sp, #12
 800eb14:	ecbd 8b06 	vpop	{d8-d10}
 800eb18:	f85d fb04 	ldr.w	pc, [sp], #4
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 800eb1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb24:	d820      	bhi.n	800eb68 <inv_icm20948_convert_matrix_to_quat_flt+0x208>
 800eb26:	eef4 6ac7 	vcmpe.f32	s13, s14
 800eb2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb2e:	d81b      	bhi.n	800eb68 <inv_icm20948_convert_matrix_to_quat_flt+0x208>
 800eb30:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800eb34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb38:	db16      	blt.n	800eb68 <inv_icm20948_convert_matrix_to_quat_flt+0x208>
		 q[0] = (r31 - r13)/(4.f*q[2]);
 800eb3a:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 800eb3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eb42:	ee78 8aca 	vsub.f32	s17, s17, s20
		 q[1] = (r12 + r21)/(4.f*q[2]);
 800eb46:	ee7a 7a89 	vadd.f32	s15, s21, s18
		 q[3] = (r23 + r32)/(4.f*q[2]);
 800eb4a:	ee39 8a88 	vadd.f32	s16, s19, s16
		 q[1] = (r12 + r21)/(4.f*q[2]);
 800eb4e:	eec7 6a87 	vdiv.f32	s13, s15, s14
		 q[0] = (r31 - r13)/(4.f*q[2]);
 800eb52:	ee88 6a87 	vdiv.f32	s12, s17, s14
		 q[3] = (r23 + r32)/(4.f*q[2]);
 800eb56:	eec8 7a07 	vdiv.f32	s15, s16, s14
		 q[0] = (r31 - r13)/(4.f*q[2]);
 800eb5a:	ed81 6a00 	vstr	s12, [r1]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 800eb5e:	edc1 6a01 	vstr	s13, [r1, #4]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 800eb62:	edc1 7a03 	vstr	s15, [r1, #12]
 800eb66:	e7aa      	b.n	800eabe <inv_icm20948_convert_matrix_to_quat_flt+0x15e>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800eb68:	eef4 7ac6 	vcmpe.f32	s15, s12
 800eb6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb70:	d8a5      	bhi.n	800eabe <inv_icm20948_convert_matrix_to_quat_flt+0x15e>
 800eb72:	eef4 6ac6 	vcmpe.f32	s13, s12
 800eb76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb7a:	d8a0      	bhi.n	800eabe <inv_icm20948_convert_matrix_to_quat_flt+0x15e>
 800eb7c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800eb80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb84:	d89b      	bhi.n	800eabe <inv_icm20948_convert_matrix_to_quat_flt+0x15e>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 800eb86:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 800eb8a:	ee26 6a27 	vmul.f32	s12, s12, s15
		 q[1] = (r31 + r13)/(4.f*q[3]);
 800eb8e:	ee7a 8a28 	vadd.f32	s17, s20, s17
		 q[0] = (r12 - r21)/(4.f*q[3]);
 800eb92:	ee7a 7ac9 	vsub.f32	s15, s21, s18
		 q[2] = (r23 + r32)/(4.f*q[3]);
 800eb96:	ee39 8a88 	vadd.f32	s16, s19, s16
		 q[0] = (r12 - r21)/(4.f*q[3]);
 800eb9a:	eec7 6a86 	vdiv.f32	s13, s15, s12
		 q[1] = (r31 + r13)/(4.f*q[3]);
 800eb9e:	ee88 7a86 	vdiv.f32	s14, s17, s12
		 q[2] = (r23 + r32)/(4.f*q[3]);
 800eba2:	eec8 7a06 	vdiv.f32	s15, s16, s12
		 q[0] = (r12 - r21)/(4.f*q[3]);
 800eba6:	edc1 6a00 	vstr	s13, [r1]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 800ebaa:	ed81 7a01 	vstr	s14, [r1, #4]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 800ebae:	edc1 7a02 	vstr	s15, [r1, #8]
}
 800ebb2:	e784      	b.n	800eabe <inv_icm20948_convert_matrix_to_quat_flt+0x15e>
 800ebb4:	9101      	str	r1, [sp, #4]
	q[0] = sqrtf(q[0]);
 800ebb6:	f00b fc25 	bl	801a404 <sqrtf>
	q[1] = sqrtf(q[1]);
 800ebba:	9901      	ldr	r1, [sp, #4]
	q[0] = sqrtf(q[0]);
 800ebbc:	eef0 7a40 	vmov.f32	s15, s0
	q[1] = sqrtf(q[1]);
 800ebc0:	ed91 7a01 	vldr	s14, [r1, #4]
 800ebc4:	e72e      	b.n	800ea24 <inv_icm20948_convert_matrix_to_quat_flt+0xc4>
 800ebc6:	9101      	str	r1, [sp, #4]
	q[3] = sqrtf(q[3]);
 800ebc8:	f00b fc1c 	bl	801a404 <sqrtf>
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800ebcc:	9901      	ldr	r1, [sp, #4]
	q[3] = sqrtf(q[3]);
 800ebce:	eeb0 6a40 	vmov.f32	s12, s0
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800ebd2:	ed91 7a02 	vldr	s14, [r1, #8]
 800ebd6:	e747      	b.n	800ea68 <inv_icm20948_convert_matrix_to_quat_flt+0x108>
 800ebd8:	9101      	str	r1, [sp, #4]
	q[2] = sqrtf(q[2]);
 800ebda:	f00b fc13 	bl	801a404 <sqrtf>
 800ebde:	9901      	ldr	r1, [sp, #4]
 800ebe0:	eeb0 7a40 	vmov.f32	s14, s0
 800ebe4:	e734      	b.n	800ea50 <inv_icm20948_convert_matrix_to_quat_flt+0xf0>
	q[1] = sqrtf(q[1]);
 800ebe6:	eeb0 0a47 	vmov.f32	s0, s14
 800ebea:	9101      	str	r1, [sp, #4]
 800ebec:	f00b fc0a 	bl	801a404 <sqrtf>
 800ebf0:	9901      	ldr	r1, [sp, #4]
 800ebf2:	eef0 7a40 	vmov.f32	s15, s0
 800ebf6:	e71f      	b.n	800ea38 <inv_icm20948_convert_matrix_to_quat_flt+0xd8>
 800ebf8:	00000000 	.word	0x00000000

0800ebfc <inv_icm20948_set_chip_to_body_axis_quaternion>:
{
 800ebfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec00:	ed2d 8b02 	vpush	{d8}
        rot[i] = (float)accel_gyro_matrix[i];
 800ec04:	f991 3000 	ldrsb.w	r3, [r1]
 800ec08:	ee03 3a90 	vmov	s7, r3
 800ec0c:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800ec10:	ee04 3a10 	vmov	s8, r3
 800ec14:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800ec18:	ee04 3a90 	vmov	s9, r3
 800ec1c:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800ec20:	ee05 3a10 	vmov	s10, r3
 800ec24:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800ec28:	ee05 3a90 	vmov	s11, r3
 800ec2c:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800ec30:	ee06 3a10 	vmov	s12, r3
 800ec34:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800ec38:	ee06 3a90 	vmov	s13, r3
 800ec3c:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800ec40:	ee07 3a10 	vmov	s14, r3
 800ec44:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800ec48:	ee07 3a90 	vmov	s15, r3
{
 800ec4c:	b08f      	sub	sp, #60	; 0x3c
        rot[i] = (float)accel_gyro_matrix[i];
 800ec4e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 800ec52:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 800ec56:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 800ec5a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 800ec5e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800ec62:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800ec66:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ec6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ec6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 800ec72:	4607      	mov	r7, r0
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 800ec74:	a901      	add	r1, sp, #4
 800ec76:	a805      	add	r0, sp, #20
{
 800ec78:	eeb0 8a40 	vmov.f32	s16, s0
        rot[i] = (float)accel_gyro_matrix[i];
 800ec7c:	edcd 3a05 	vstr	s7, [sp, #20]
 800ec80:	ed8d 4a06 	vstr	s8, [sp, #24]
 800ec84:	edcd 4a07 	vstr	s9, [sp, #28]
 800ec88:	ed8d 5a08 	vstr	s10, [sp, #32]
 800ec8c:	edcd 5a09 	vstr	s11, [sp, #36]	; 0x24
 800ec90:	ed8d 6a0a 	vstr	s12, [sp, #40]	; 0x28
 800ec94:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 800ec98:	ed8d 7a0c 	vstr	s14, [sp, #48]	; 0x30
 800ec9c:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 800eca0:	f7ff fe5e 	bl	800e960 <inv_icm20948_convert_matrix_to_quat_flt>
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800eca4:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ee14 <inv_icm20948_set_chip_to_body_axis_quaternion+0x218>
 800eca8:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 800ee18 <inv_icm20948_set_chip_to_body_axis_quaternion+0x21c>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ecac:	eddf 4a5b 	vldr	s9, [pc, #364]	; 800ee1c <inv_icm20948_set_chip_to_body_axis_quaternion+0x220>
 800ecb0:	ed9d 6a02 	vldr	s12, [sp, #8]
 800ecb4:	eddd 6a03 	vldr	s13, [sp, #12]
 800ecb8:	ed9d 5a04 	vldr	s10, [sp, #16]
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ecbc:	ee68 7a67 	vnmul.f32	s15, s16, s15
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ecc0:	ed9f 8a57 	vldr	s16, [pc, #348]	; 800ee20 <inv_icm20948_set_chip_to_body_axis_quaternion+0x224>
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ecc4:	eec7 8a87 	vdiv.f32	s17, s15, s14
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ecc8:	eddd 7a01 	vldr	s15, [sp, #4]
 800eccc:	eef4 7ae4 	vcmpe.f32	s15, s9
 800ecd0:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800ecd4:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800ecd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecdc:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800ece0:	bfb4      	ite	lt
 800ece2:	eeb0 4a47 	vmovlt.f32	s8, s14
 800ece6:	eeb0 4a65 	vmovge.f32	s8, s11
 800ecea:	ee26 6a08 	vmul.f32	s12, s12, s16
 800ecee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecf2:	bfb4      	ite	lt
 800ecf4:	eef0 3a47 	vmovlt.f32	s7, s14
 800ecf8:	eef0 3a65 	vmovge.f32	s7, s11
 800ecfc:	eef4 6ae4 	vcmpe.f32	s13, s9
 800ed00:	ee36 6a23 	vadd.f32	s12, s12, s7
 800ed04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed08:	ee66 6a88 	vmul.f32	s13, s13, s16
 800ed0c:	eeb4 5ae4 	vcmpe.f32	s10, s9
 800ed10:	bfb4      	ite	lt
 800ed12:	eef0 4a47 	vmovlt.f32	s9, s14
 800ed16:	eef0 4a65 	vmovge.f32	s9, s11
 800ed1a:	ee25 5a08 	vmul.f32	s10, s10, s16
 800ed1e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800ed22:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 800ed26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed2a:	bfa8      	it	ge
 800ed2c:	eeb0 7a65 	vmovge.f32	s14, s11
    qcb[1] = -qcb[1];
 800ed30:	ee16 3a10 	vmov	r3, s12
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ed34:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ed38:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800ed3c:	ee67 7a88 	vmul.f32	s15, s15, s16
 800ed40:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800ed44:	ee77 7a84 	vadd.f32	s15, s15, s8
    qcb[1] = -qcb[1];
 800ed48:	f1c3 0800 	rsb	r8, r3, #0
    qcb[2] = -qcb[2];
 800ed4c:	ee16 3a90 	vmov	r3, s13
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ed50:	ee68 8aa5 	vmul.f32	s17, s17, s11
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ed54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    qcb[2] = -qcb[2];
 800ed58:	425d      	negs	r5, r3
    qcb[3] = -qcb[3];
 800ed5a:	ee17 3a10 	vmov	r3, s14
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ed5e:	eeb0 0a68 	vmov.f32	s0, s17
    qcb[3] = -qcb[3];
 800ed62:	425c      	negs	r4, r3
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800ed64:	ee17 6a90 	vmov	r6, s15
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ed68:	f00b fa94 	bl	801a294 <cosf>
 800ed6c:	eef0 7a40 	vmov.f32	s15, s0
 800ed70:	ee67 7a88 	vmul.f32	s15, s15, s16
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 800ed74:	eeb0 0a68 	vmov.f32	s0, s17
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800ed78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed7c:	ee17 9a90 	vmov	r9, s15
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 800ed80:	f00b facc 	bl	801a31c <sinf>
 800ed84:	ee20 0a08 	vmul.f32	s0, s0, s16
	temp = (long long)a_q30 * b_q30;
 800ed88:	fb89 2306 	smull	r2, r3, r9, r6
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 800ed8c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
	result = (long)(temp >> 30);
 800ed90:	0f92      	lsrs	r2, r2, #30
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 800ed92:	ee17 1a90 	vmov	r1, s15
	result = (long)(temp >> 30);
 800ed96:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800ed9a:	fb86 3601 	smull	r3, r6, r6, r1
	result = (long)(temp >> 30);
 800ed9e:	0f9b      	lsrs	r3, r3, #30
 800eda0:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
	temp = (long long)a_q30 * b_q30;
 800eda4:	fb81 0605 	smull	r0, r6, r1, r5
	result = (long)(temp >> 30);
 800eda8:	0f80      	lsrs	r0, r0, #30
 800edaa:	ea40 0086 	orr.w	r0, r0, r6, lsl #2
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800edae:	1a12      	subs	r2, r2, r0
 800edb0:	9201      	str	r2, [sp, #4]
	temp = (long long)a_q30 * b_q30;
 800edb2:	fb89 2505 	smull	r2, r5, r9, r5
	result = (long)(temp >> 30);
 800edb6:	0f92      	lsrs	r2, r2, #30
 800edb8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800edbc:	441a      	add	r2, r3
	temp = (long long)a_q30 * b_q30;
 800edbe:	fb89 5308 	smull	r5, r3, r9, r8
	result = (long)(temp >> 30);
 800edc2:	0fad      	lsrs	r5, r5, #30
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800edc4:	9203      	str	r2, [sp, #12]
	result = (long)(temp >> 30);
 800edc6:	ea45 0583 	orr.w	r5, r5, r3, lsl #2
	temp = (long long)a_q30 * b_q30;
 800edca:	fb89 3904 	smull	r3, r9, r9, r4
 800edce:	fb81 0404 	smull	r0, r4, r1, r4
 800edd2:	fb88 2101 	smull	r2, r1, r8, r1
	result = (long)(temp >> 30);
 800edd6:	0f9b      	lsrs	r3, r3, #30
 800edd8:	0f80      	lsrs	r0, r0, #30
 800edda:	0f92      	lsrs	r2, r2, #30
 800eddc:	ea43 0389 	orr.w	r3, r3, r9, lsl #2
 800ede0:	ea40 0084 	orr.w	r0, r0, r4, lsl #2
 800ede4:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800ede8:	4428      	add	r0, r5
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800edea:	1a9b      	subs	r3, r3, r2
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 800edec:	f10d 0c04 	add.w	ip, sp, #4
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800edf0:	9002      	str	r0, [sp, #8]
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800edf2:	9304      	str	r3, [sp, #16]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 800edf4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800edf8:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 800edfc:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 800ee00:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 800ee04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
}
 800ee08:	b00f      	add	sp, #60	; 0x3c
 800ee0a:	ecbd 8b02 	vpop	{d8}
 800ee0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee12:	bf00      	nop
 800ee14:	40490fdb 	.word	0x40490fdb
 800ee18:	43340000 	.word	0x43340000
 800ee1c:	00000000 	.word	0x00000000
 800ee20:	4e800000 	.word	0x4e800000

0800ee24 <inv_icm20948_convert_mult_qfix_fxp>:
    temp = (long long)a * b;
 800ee24:	fb80 0101 	smull	r0, r1, r0, r1
    result = (long)(temp >> qfix);
 800ee28:	f1c2 0320 	rsb	r3, r2, #32
 800ee2c:	40d0      	lsrs	r0, r2
 800ee2e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee32:	3a20      	subs	r2, #32
 800ee34:	ea40 0003 	orr.w	r0, r0, r3
 800ee38:	bf5c      	itt	pl
 800ee3a:	fa41 f202 	asrpl.w	r2, r1, r2
 800ee3e:	4310      	orrpl	r0, r2
}
 800ee40:	4770      	bx	lr
 800ee42:	bf00      	nop

0800ee44 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:
{
 800ee44:	b410      	push	{r4}
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800ee46:	e9d0 3400 	ldrd	r3, r4, [r0]
	temp = (long long)a_q29 * b_q29;
 800ee4a:	fb83 3c03 	smull	r3, ip, r3, r3
	result = (long)(temp >> 29);
 800ee4e:	0f5a      	lsrs	r2, r3, #29
 800ee50:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
	temp = (long long)a_q29 * b_q29;
 800ee54:	fb84 4c04 	smull	r4, ip, r4, r4
	result = (long)(temp >> 29);
 800ee58:	0f63      	lsrs	r3, r4, #29
 800ee5a:	ea43 03cc 	orr.w	r3, r3, ip, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800ee5e:	441a      	add	r2, r3
 800ee60:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot_q30[0] =
 800ee64:	600a      	str	r2, [r1, #0]
	temp = (long long)a_q29 * b_q29;
 800ee66:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 800ee6a:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800ee6e:	0f5b      	lsrs	r3, r3, #29
	temp = (long long)a_q29 * b_q29;
 800ee70:	68c2      	ldr	r2, [r0, #12]
	result = (long)(temp >> 29);
 800ee72:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800ee76:	6804      	ldr	r4, [r0, #0]
 800ee78:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800ee7c:	0f52      	lsrs	r2, r2, #29
 800ee7e:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800ee82:	1a9b      	subs	r3, r3, r2
    rot_q30[1] =
 800ee84:	604b      	str	r3, [r1, #4]
	temp = (long long)a_q29 * b_q29;
 800ee86:	e9d0 4200 	ldrd	r4, r2, [r0]
 800ee8a:	6883      	ldr	r3, [r0, #8]
 800ee8c:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800ee90:	0f5b      	lsrs	r3, r3, #29
 800ee92:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800ee96:	68c4      	ldr	r4, [r0, #12]
 800ee98:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800ee9c:	0f52      	lsrs	r2, r2, #29
 800ee9e:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800eea2:	4413      	add	r3, r2
    rot_q30[2] =
 800eea4:	608b      	str	r3, [r1, #8]
	temp = (long long)a_q29 * b_q29;
 800eea6:	e9d0 4200 	ldrd	r4, r2, [r0]
 800eeaa:	68c3      	ldr	r3, [r0, #12]
 800eeac:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800eeb0:	0f5b      	lsrs	r3, r3, #29
 800eeb2:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800eeb6:	6884      	ldr	r4, [r0, #8]
 800eeb8:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800eebc:	0f52      	lsrs	r2, r2, #29
 800eebe:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800eec2:	4413      	add	r3, r2
    rot_q30[3] =
 800eec4:	60cb      	str	r3, [r1, #12]
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800eec6:	6803      	ldr	r3, [r0, #0]
 800eec8:	6884      	ldr	r4, [r0, #8]
	temp = (long long)a_q29 * b_q29;
 800eeca:	fb83 3c03 	smull	r3, ip, r3, r3
	result = (long)(temp >> 29);
 800eece:	0f5a      	lsrs	r2, r3, #29
 800eed0:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
	temp = (long long)a_q29 * b_q29;
 800eed4:	fb84 4c04 	smull	r4, ip, r4, r4
	result = (long)(temp >> 29);
 800eed8:	0f63      	lsrs	r3, r4, #29
 800eeda:	ea43 03cc 	orr.w	r3, r3, ip, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800eede:	441a      	add	r2, r3
 800eee0:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot_q30[4] =
 800eee4:	610a      	str	r2, [r1, #16]
	temp = (long long)a_q29 * b_q29;
 800eee6:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
 800eeea:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800eeee:	0f5b      	lsrs	r3, r3, #29
	temp = (long long)a_q29 * b_q29;
 800eef0:	6842      	ldr	r2, [r0, #4]
	result = (long)(temp >> 29);
 800eef2:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800eef6:	6804      	ldr	r4, [r0, #0]
 800eef8:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800eefc:	0f52      	lsrs	r2, r2, #29
 800eefe:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800ef02:	1a9b      	subs	r3, r3, r2
    rot_q30[5] =
 800ef04:	614b      	str	r3, [r1, #20]
	temp = (long long)a_q29 * b_q29;
 800ef06:	e9d0 2402 	ldrd	r2, r4, [r0, #8]
 800ef0a:	6843      	ldr	r3, [r0, #4]
 800ef0c:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800ef10:	0f5b      	lsrs	r3, r3, #29
 800ef12:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800ef16:	6804      	ldr	r4, [r0, #0]
 800ef18:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800ef1c:	0f52      	lsrs	r2, r2, #29
 800ef1e:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800ef22:	1a9b      	subs	r3, r3, r2
    rot_q30[6] =
 800ef24:	618b      	str	r3, [r1, #24]
	temp = (long long)a_q29 * b_q29;
 800ef26:	e9d0 3400 	ldrd	r3, r4, [r0]
 800ef2a:	fb83 3404 	smull	r3, r4, r3, r4
	result = (long)(temp >> 29);
 800ef2e:	0f5b      	lsrs	r3, r3, #29
	temp = (long long)a_q29 * b_q29;
 800ef30:	68c2      	ldr	r2, [r0, #12]
	result = (long)(temp >> 29);
 800ef32:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
	temp = (long long)a_q29 * b_q29;
 800ef36:	6884      	ldr	r4, [r0, #8]
 800ef38:	fb82 2404 	smull	r2, r4, r2, r4
	result = (long)(temp >> 29);
 800ef3c:	0f52      	lsrs	r2, r2, #29
 800ef3e:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800ef42:	4413      	add	r3, r2
    rot_q30[7] =
 800ef44:	61cb      	str	r3, [r1, #28]
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800ef46:	68c3      	ldr	r3, [r0, #12]
 800ef48:	6800      	ldr	r0, [r0, #0]
	temp = (long long)a_q29 * b_q29;
 800ef4a:	fb83 3c03 	smull	r3, ip, r3, r3
 800ef4e:	fb80 0400 	smull	r0, r4, r0, r0
	result = (long)(temp >> 29);
 800ef52:	0f5a      	lsrs	r2, r3, #29
 800ef54:	0f40      	lsrs	r0, r0, #29
 800ef56:	ea40 00c4 	orr.w	r0, r0, r4, lsl #3
 800ef5a:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800ef5e:	4402      	add	r2, r0
 800ef60:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
}
 800ef64:	f85d 4b04 	ldr.w	r4, [sp], #4
    rot_q30[8] =
 800ef68:	620a      	str	r2, [r1, #32]
}
 800ef6a:	4770      	bx	lr

0800ef6c <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 800ef6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 800ef6e:	ea81 74e1 	eor.w	r4, r1, r1, asr #31
    absy=ABS(y_q15);
 800ef72:	ea80 77e0 	eor.w	r7, r0, r0, asr #31
    absx=ABS(x_q15);
 800ef76:	eba4 74e1 	sub.w	r4, r4, r1, asr #31
    absy=ABS(y_q15);
 800ef7a:	eba7 77e0 	sub.w	r7, r7, r0, asr #31

    maxABS=MAX(absx, absy);
 800ef7e:	42bc      	cmp	r4, r7
 800ef80:	4623      	mov	r3, r4
 800ef82:	bfb8      	it	lt
 800ef84:	463b      	movlt	r3, r7
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 800ef86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
{
 800ef8a:	4606      	mov	r6, r0
 800ef8c:	460d      	mov	r5, r1
    while ( maxABS > 8192L) {
 800ef8e:	dd07      	ble.n	800efa0 <inv_icm20948_math_atan2_q15_fxp+0x34>
            maxABS=maxABS/2;
 800ef90:	105b      	asrs	r3, r3, #1
    while ( maxABS > 8192L) {
 800ef92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
            absx=absx/2;
 800ef96:	ea4f 0464 	mov.w	r4, r4, asr #1
            absy=absy/2;
 800ef9a:	ea4f 0767 	mov.w	r7, r7, asr #1
    while ( maxABS > 8192L) {
 800ef9e:	dcf7      	bgt.n	800ef90 <inv_icm20948_math_atan2_q15_fxp+0x24>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 800efa0:	42bc      	cmp	r4, r7
 800efa2:	db32      	blt.n	800f00a <inv_icm20948_math_atan2_q15_fxp+0x9e>
	if (x_q15 == 0) {
 800efa4:	b354      	cbz	r4, 800effc <inv_icm20948_math_atan2_q15_fxp+0x90>
 800efa6:	4620      	mov	r0, r4
 800efa8:	f7fe ff10 	bl	800ddcc <invn_convert_inverse_q15_fxp.part.0>
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800efac:	fb87 4000 	smull	r4, r0, r7, r0
 800efb0:	0be4      	lsrs	r4, r4, #15
 800efb2:	ea44 4440 	orr.w	r4, r4, r0, lsl #17
 800efb6:	fb84 3104 	smull	r3, r1, r4, r4
 800efba:	0bda      	lsrs	r2, r3, #15
 800efbc:	4b30      	ldr	r3, [pc, #192]	; (800f080 <inv_icm20948_math_atan2_q15_fxp+0x114>)
 800efbe:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800efc2:	fb82 3103 	smull	r3, r1, r2, r3
 800efc6:	0bdb      	lsrs	r3, r3, #15
 800efc8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 800efcc:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 800efd0:	330f      	adds	r3, #15
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800efd2:	fb83 3102 	smull	r3, r1, r3, r2
 800efd6:	0bdb      	lsrs	r3, r3, #15
 800efd8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 800efdc:	f5a3 5324 	sub.w	r3, r3, #10496	; 0x2900
 800efe0:	3b07      	subs	r3, #7
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800efe2:	fb83 3202 	smull	r3, r2, r3, r2
 800efe6:	0bdb      	lsrs	r3, r3, #15
 800efe8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 800efec:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800eff0:	3364      	adds	r3, #100	; 0x64
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800eff2:	fb83 4304 	smull	r4, r3, r3, r4
 800eff6:	0be4      	lsrs	r4, r4, #15
 800eff8:	ea44 4443 	orr.w	r4, r4, r3, lsl #17

        if (absx < absy)
            Z = PI15/2 - Z;

        if (x_q15 < 0) { // second and third quadrant
 800effc:	2d00      	cmp	r5, #0
 800effe:	db35      	blt.n	800f06c <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
            else
                Z = PI15 - Z;
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 800f000:	2e00      	cmp	r6, #0
                Z = -Z;
 800f002:	bfb8      	it	lt
 800f004:	4264      	neglt	r4, r4
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
    }
    return angle;
}
 800f006:	4620      	mov	r0, r4
 800f008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (x_q15 == 0) {
 800f00a:	4638      	mov	r0, r7
 800f00c:	f7fe fede 	bl	800ddcc <invn_convert_inverse_q15_fxp.part.0>
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800f010:	fb80 4204 	smull	r4, r2, r0, r4
 800f014:	0be4      	lsrs	r4, r4, #15
 800f016:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
 800f01a:	fb84 3104 	smull	r3, r1, r4, r4
 800f01e:	0bda      	lsrs	r2, r3, #15
 800f020:	4b17      	ldr	r3, [pc, #92]	; (800f080 <inv_icm20948_math_atan2_q15_fxp+0x114>)
 800f022:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800f026:	fb82 3103 	smull	r3, r1, r2, r3
 800f02a:	0bdb      	lsrs	r3, r3, #15
 800f02c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 800f030:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 800f034:	330f      	adds	r3, #15
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800f036:	fb83 3102 	smull	r3, r1, r3, r2
 800f03a:	0bdb      	lsrs	r3, r3, #15
 800f03c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 800f040:	f5a3 5324 	sub.w	r3, r3, #10496	; 0x2900
 800f044:	3b07      	subs	r3, #7
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800f046:	fb83 3202 	smull	r3, r2, r3, r2
 800f04a:	0bdb      	lsrs	r3, r3, #15
 800f04c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 800f050:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800f054:	3364      	adds	r3, #100	; 0x64
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800f056:	fb83 4304 	smull	r4, r3, r3, r4
 800f05a:	0be4      	lsrs	r4, r4, #15
 800f05c:	ea44 4443 	orr.w	r4, r4, r3, lsl #17
            Z = PI15/2 - Z;
 800f060:	f5c4 4449 	rsb	r4, r4, #51456	; 0xc900
        if (x_q15 < 0) { // second and third quadrant
 800f064:	2d00      	cmp	r5, #0
            Z = PI15/2 - Z;
 800f066:	f104 0410 	add.w	r4, r4, #16
        if (x_q15 < 0) { // second and third quadrant
 800f06a:	dac9      	bge.n	800f000 <inv_icm20948_math_atan2_q15_fxp+0x94>
            if (y_q15 < 0)
 800f06c:	2e00      	cmp	r6, #0
                Z = -PI15 + Z;
 800f06e:	bfb5      	itete	lt
 800f070:	f5a4 34c9 	sublt.w	r4, r4, #102912	; 0x19200
                Z = PI15 - Z;
 800f074:	f5c4 34c9 	rsbge	r4, r4, #102912	; 0x19200
                Z = -PI15 + Z;
 800f078:	3c20      	sublt	r4, #32
                Z = PI15 - Z;
 800f07a:	3420      	addge	r4, #32
}
 800f07c:	4620      	mov	r0, r4
 800f07e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f080:	fffffb1a 	.word	0xfffffb1a

0800f084 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 800f084:	1203      	asrs	r3, r0, #8
    big8[1] = (uint8_t)(x & 0xff);
 800f086:	7048      	strb	r0, [r1, #1]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 800f088:	700b      	strb	r3, [r1, #0]
    return big8;
}
 800f08a:	4608      	mov	r0, r1
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop

0800f090 <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 800f090:	ea4f 6c20 	mov.w	ip, r0, asr #24
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 800f094:	1402      	asrs	r2, r0, #16
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 800f096:	1203      	asrs	r3, r0, #8
    big8[3] = (uint8_t)(x & 0xff);
 800f098:	70c8      	strb	r0, [r1, #3]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 800f09a:	f881 c000 	strb.w	ip, [r1]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 800f09e:	704a      	strb	r2, [r1, #1]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 800f0a0:	708b      	strb	r3, [r1, #2]
    return big8;
}
 800f0a2:	4608      	mov	r0, r1
 800f0a4:	4770      	bx	lr
 800f0a6:	bf00      	nop

0800f0a8 <inv_icm20948_convert_big8_to_int32>:
int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
        | ((int32_t)big8[3]);
    return x;
 800f0a8:	6800      	ldr	r0, [r0, #0]
}
 800f0aa:	ba00      	rev	r0, r0
 800f0ac:	4770      	bx	lr
 800f0ae:	bf00      	nop

0800f0b0 <inv_icm20948_load_firmware>:
/** Loads the dmp firmware for the icm20948 part.
 * @param[in] dmp_image_sram Load DMP3 image from SRAM.
 */
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
    return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 800f0b0:	2390      	movs	r3, #144	; 0x90
 800f0b2:	b292      	uxth	r2, r2
 800f0b4:	f000 bc32 	b.w	800f91c <inv_icm20948_firmware_load>

0800f0b8 <inv_icm20948_get_dmp_start_address>:
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{

    (void)s;

    *dmp_cnfg = DMP_START_ADDRESS;
 800f0b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f0bc:	800b      	strh	r3, [r1, #0]
}
 800f0be:	4770      	bx	lr

0800f0c0 <dmp_icm20948_set_data_output_control1>:
 *	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
 *	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
 *	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
 */
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 800f0c0:	b500      	push	{lr}
 800f0c2:	b083      	sub	sp, #12

    int result;
    unsigned char data_output_control_reg1[2];

    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 800f0c4:	ea4f 2c21 	mov.w	ip, r1, asr #8
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 800f0c8:	f88d 1005 	strb.w	r1, [sp, #5]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 800f0cc:	ab01      	add	r3, sp, #4
 800f0ce:	2202      	movs	r2, #2
 800f0d0:	2140      	movs	r1, #64	; 0x40
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 800f0d2:	f88d c004 	strb.w	ip, [sp, #4]
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 800f0d6:	f003 f9f9 	bl	80124cc <inv_icm20948_write_mems>

    return result;
}
 800f0da:	b003      	add	sp, #12
 800f0dc:	f85d fb04 	ldr.w	pc, [sp], #4

0800f0e0 <dmp_icm20948_set_data_output_control2>:
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
    int result;
    static unsigned char data_output_control_reg2[2]={0};

    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 800f0e0:	4b03      	ldr	r3, [pc, #12]	; (800f0f0 <dmp_icm20948_set_data_output_control2+0x10>)
 800f0e2:	ba49      	rev16	r1, r1
 800f0e4:	8019      	strh	r1, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 800f0e6:	2202      	movs	r2, #2
 800f0e8:	2142      	movs	r1, #66	; 0x42
 800f0ea:	f003 b9ef 	b.w	80124cc <inv_icm20948_write_mems>
 800f0ee:	bf00      	nop
 800f0f0:	2000d43c 	.word	0x2000d43c

0800f0f4 <dmp_icm20948_reset_control_registers>:
/**
 * Clears all output control registers:
 *	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
 */
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 800f0f4:	b570      	push	{r4, r5, r6, lr}
 800f0f6:	b082      	sub	sp, #8
    int result;
    unsigned char data[4]={0};
 800f0f8:	2100      	movs	r1, #0

    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800f0fa:	ab01      	add	r3, sp, #4
    unsigned char data[4]={0};
 800f0fc:	9101      	str	r1, [sp, #4]
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800f0fe:	2202      	movs	r2, #2
 800f100:	2140      	movs	r1, #64	; 0x40
{
 800f102:	4606      	mov	r6, r0
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800f104:	f003 f9e2 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 800f108:	ab01      	add	r3, sp, #4
 800f10a:	2202      	movs	r2, #2
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800f10c:	4605      	mov	r5, r0
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 800f10e:	2142      	movs	r1, #66	; 0x42
 800f110:	4630      	mov	r0, r6
 800f112:	f003 f9db 	bl	80124cc <inv_icm20948_write_mems>

    //reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800f116:	ab01      	add	r3, sp, #4
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 800f118:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800f11a:	2202      	movs	r2, #2
 800f11c:	214c      	movs	r1, #76	; 0x4c
 800f11e:	4630      	mov	r0, r6
 800f120:	f003 f9d4 	bl	80124cc <inv_icm20948_write_mems>

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800f124:	ab01      	add	r3, sp, #4
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800f126:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800f128:	2202      	movs	r2, #2
 800f12a:	214e      	movs	r1, #78	; 0x4e
 800f12c:	4630      	mov	r0, r6
 800f12e:	f003 f9cd 	bl	80124cc <inv_icm20948_write_mems>

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 800f132:	ab01      	add	r3, sp, #4
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800f134:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 800f136:	2202      	movs	r2, #2
 800f138:	4630      	mov	r0, r6
 800f13a:	218a      	movs	r1, #138	; 0x8a
 800f13c:	f003 f9c6 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800f140:	442c      	add	r4, r5

    if (result) 
        return result;

    return 0;
}
 800f142:	4420      	add	r0, r4
 800f144:	b002      	add	sp, #8
 800f146:	bd70      	pop	{r4, r5, r6, pc}

0800f148 <dmp_icm20948_set_data_interrupt_control>:
 *	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
 *	HEADER2_SET			0x0008 - data output defined in data output control register 2
 *	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
 */
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 800f148:	b510      	push	{r4, lr}
 800f14a:	460a      	mov	r2, r1
 800f14c:	b082      	sub	sp, #8
 800f14e:	4604      	mov	r4, r0
    int result;
    unsigned char big8[2]={0};

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 800f150:	a901      	add	r1, sp, #4
    unsigned char big8[2]={0};
 800f152:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 800f154:	b210      	sxth	r0, r2
    unsigned char big8[2]={0};
 800f156:	f8ad 3004 	strh.w	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 800f15a:	f7ff ff93 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f15e:	2202      	movs	r2, #2
 800f160:	4603      	mov	r3, r0
 800f162:	214c      	movs	r1, #76	; 0x4c
 800f164:	4620      	mov	r0, r4
 800f166:	f003 f9b1 	bl	80124cc <inv_icm20948_write_mems>

    if (result) 
        return result;

    return 0;
}
 800f16a:	b002      	add	sp, #8
 800f16c:	bd10      	pop	{r4, pc}
 800f16e:	bf00      	nop

0800f170 <dmp_icm20948_set_FIFO_watermark>:
/**
 * Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
 * @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
 */
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 800f170:	b510      	push	{r4, lr}
 800f172:	460a      	mov	r2, r1
 800f174:	b082      	sub	sp, #8
 800f176:	4604      	mov	r4, r0
    int result;
    unsigned char big8[2]={0};

    result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 800f178:	a901      	add	r1, sp, #4
    unsigned char big8[2]={0};
 800f17a:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 800f17c:	b210      	sxth	r0, r2
    unsigned char big8[2]={0};
 800f17e:	f8ad 3004 	strh.w	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 800f182:	f7ff ff7f 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f186:	2202      	movs	r2, #2
 800f188:	4603      	mov	r3, r0
 800f18a:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 800f18e:	4620      	mov	r0, r4
 800f190:	f003 f99c 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f194:	b002      	add	sp, #8
 800f196:	bd10      	pop	{r4, pc}

0800f198 <dmp_icm20948_set_data_rdy_status>:
 *	gyro samples available		0x1
 *	accel samples available		0x2
 *	secondary samples available	0x8
 */
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 800f198:	b510      	push	{r4, lr}
 800f19a:	460a      	mov	r2, r1
 800f19c:	b082      	sub	sp, #8
 800f19e:	4604      	mov	r4, r0
    int result;
    unsigned char big8[2]={0};

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 800f1a0:	a901      	add	r1, sp, #4
    unsigned char big8[2]={0};
 800f1a2:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 800f1a4:	b210      	sxth	r0, r2
    unsigned char big8[2]={0};
 800f1a6:	f8ad 3004 	strh.w	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 800f1aa:	f7ff ff6b 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f1ae:	2202      	movs	r2, #2
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	218a      	movs	r1, #138	; 0x8a
 800f1b4:	4620      	mov	r0, r4
 800f1b6:	f003 f989 	bl	80124cc <inv_icm20948_write_mems>

    if (result) 
        return result;

    return 0;
}
 800f1ba:	b002      	add	sp, #8
 800f1bc:	bd10      	pop	{r4, pc}
 800f1be:	bf00      	nop

0800f1c0 <dmp_icm20948_set_motion_event_control>:
 *	GEOMAG_EN			0x0008 - Geomag algorithm execution
 *	BTS_LTS_EN          0x0004 - bring & look to see
 *	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
 */
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 800f1c0:	b500      	push	{lr}
 800f1c2:	b083      	sub	sp, #12
    int result;
    unsigned char motion_event_control_reg[2];

    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 800f1c4:	ea4f 2c11 	mov.w	ip, r1, lsr #8
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 800f1c8:	f88d 1005 	strb.w	r1, [sp, #5]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 800f1cc:	ab01      	add	r3, sp, #4
 800f1ce:	2202      	movs	r2, #2
 800f1d0:	214e      	movs	r1, #78	; 0x4e
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 800f1d2:	f88d c004 	strb.w	ip, [sp, #4]
    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 800f1d6:	f003 f979 	bl	80124cc <inv_icm20948_write_mems>

    return result;
}
 800f1da:	b003      	add	sp, #12
 800f1dc:	f85d fb04 	ldr.w	pc, [sp], #4

0800f1e0 <dmp_icm20948_set_sensor_rate>:
 *		INV_SENSOR_INVALID,
 *	};
 * @param[in] divider	desired ODR = base engine rate/(divider + 1)
 */
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 800f1e0:	b530      	push	{r4, r5, lr}
 800f1e2:	b083      	sub	sp, #12
 800f1e4:	290b      	cmp	r1, #11
    int result;
    unsigned char big8[2]={0};
 800f1e6:	f04f 0300 	mov.w	r3, #0
 800f1ea:	f8ad 3004 	strh.w	r3, [sp, #4]
        case INV_SENSOR_STEP_COUNTER:
            //odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
            break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800f1ee:	bf98      	it	ls
 800f1f0:	4b09      	ldrls	r3, [pc, #36]	; (800f218 <dmp_icm20948_set_sensor_rate+0x38>)
{
 800f1f2:	4605      	mov	r5, r0
    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800f1f4:	bf98      	it	ls
 800f1f6:	f833 4021 	ldrhls.w	r4, [r3, r1, lsl #2]
{
 800f1fa:	4610      	mov	r0, r2
    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800f1fc:	a901      	add	r1, sp, #4
    unsigned char big8[2]={0};
 800f1fe:	bf88      	it	hi
 800f200:	461c      	movhi	r4, r3
    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800f202:	f7ff ff3f 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f206:	2202      	movs	r2, #2
 800f208:	4603      	mov	r3, r0
 800f20a:	4621      	mov	r1, r4
 800f20c:	4628      	mov	r0, r5
 800f20e:	f003 f95d 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f212:	b003      	add	sp, #12
 800f214:	bd30      	pop	{r4, r5, pc}
 800f216:	bf00      	nop
 800f218:	0801f6d8 	.word	0x0801f6d8

0800f21c <dmp_icm20948_set_batchmode_params>:
 *	BIT 1 set: 2 - tie to accel
 *	BIT 2 set: 4 - tie to pressure in Diamond
 *	BIT 3 set: 8 - tie to secondary
 */
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 800f21c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f21e:	b083      	sub	sp, #12
    int result;
    unsigned char big8[4]={0};
 800f220:	2300      	movs	r3, #0
{
 800f222:	4616      	mov	r6, r2
    unsigned char data[2]={0};

    result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800f224:	2204      	movs	r2, #4
{
 800f226:	460f      	mov	r7, r1
    unsigned char big8[4]={0};
 800f228:	9301      	str	r3, [sp, #4]
    unsigned char data[2]={0};
 800f22a:	f8ad 3000 	strh.w	r3, [sp]
    result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800f22e:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800f232:	eb0d 0302 	add.w	r3, sp, r2
{
 800f236:	4605      	mov	r5, r0
    result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800f238:	f003 f948 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800f23c:	a901      	add	r1, sp, #4
    result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800f23e:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800f240:	4638      	mov	r0, r7
 800f242:	f7ff ff25 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f246:	2204      	movs	r2, #4
 800f248:	4603      	mov	r3, r0
 800f24a:	f44f 719e 	mov.w	r1, #316	; 0x13c
 800f24e:	4628      	mov	r0, r5
 800f250:	f003 f93c 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800f254:	4669      	mov	r1, sp
    result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800f256:	4603      	mov	r3, r0
    result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800f258:	4630      	mov	r0, r6
    result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800f25a:	441c      	add	r4, r3
    result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800f25c:	f7ff ff12 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f260:	2202      	movs	r2, #2
 800f262:	4603      	mov	r3, r0
 800f264:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800f268:	4628      	mov	r0, r5
 800f26a:	f003 f92f 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f26e:	4420      	add	r0, r4
 800f270:	b003      	add	sp, #12
 800f272:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f274 <dmp_icm20948_set_bias_acc>:
 *	[0] accel_x
 *	[1] accel_y
 *	[2] accel_z
 */
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800f274:	b570      	push	{r4, r5, r6, lr}
 800f276:	460e      	mov	r6, r1
 800f278:	b082      	sub	sp, #8
 800f27a:	4605      	mov	r5, r0
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f27c:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f27e:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f280:	6830      	ldr	r0, [r6, #0]
    unsigned char big8[4]={0};
 800f282:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f284:	f7ff ff04 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f288:	2204      	movs	r2, #4
 800f28a:	4603      	mov	r3, r0
 800f28c:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800f290:	4628      	mov	r0, r5
 800f292:	f003 f91b 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f296:	a901      	add	r1, sp, #4
    result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f298:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f29a:	6870      	ldr	r0, [r6, #4]
 800f29c:	f7ff fef8 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f2a0:	2204      	movs	r2, #4
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	f44f 61dd 	mov.w	r1, #1768	; 0x6e8
 800f2a8:	4628      	mov	r0, r5
 800f2aa:	f003 f90f 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f2ae:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f2b0:	4603      	mov	r3, r0
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f2b2:	68b0      	ldr	r0, [r6, #8]
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f2b4:	441c      	add	r4, r3
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f2b6:	f7ff feeb 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f2ba:	2204      	movs	r2, #4
 800f2bc:	4603      	mov	r3, r0
 800f2be:	f240 61ec 	movw	r1, #1772	; 0x6ec
 800f2c2:	4628      	mov	r0, r5
 800f2c4:	f003 f902 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f2c8:	4420      	add	r0, r4
 800f2ca:	b002      	add	sp, #8
 800f2cc:	bd70      	pop	{r4, r5, r6, pc}
 800f2ce:	bf00      	nop

0800f2d0 <dmp_icm20948_set_bias_gyr>:
 *	[0] gyro_x
 *	[1] gyro_y
 *	[2] gyro_z
 */
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800f2d0:	b570      	push	{r4, r5, r6, lr}
 800f2d2:	460e      	mov	r6, r1
 800f2d4:	b082      	sub	sp, #8
 800f2d6:	4605      	mov	r5, r0
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f2d8:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f2da:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f2dc:	6830      	ldr	r0, [r6, #0]
    unsigned char big8[4]={0};
 800f2de:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f2e0:	f7ff fed6 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f2e4:	2204      	movs	r2, #4
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	f640 01b4 	movw	r1, #2228	; 0x8b4
 800f2ec:	4628      	mov	r0, r5
 800f2ee:	f003 f8ed 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f2f2:	a901      	add	r1, sp, #4
    result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f2f4:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f2f6:	6870      	ldr	r0, [r6, #4]
 800f2f8:	f7ff feca 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f2fc:	2204      	movs	r2, #4
 800f2fe:	4603      	mov	r3, r0
 800f300:	f640 01b8 	movw	r1, #2232	; 0x8b8
 800f304:	4628      	mov	r0, r5
 800f306:	f003 f8e1 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f30a:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f30c:	4603      	mov	r3, r0
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f30e:	68b0      	ldr	r0, [r6, #8]
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f310:	441c      	add	r4, r3
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f312:	f7ff febd 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f316:	2204      	movs	r2, #4
 800f318:	4603      	mov	r3, r0
 800f31a:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800f31e:	4628      	mov	r0, r5
 800f320:	f003 f8d4 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f324:	4420      	add	r0, r4
 800f326:	b002      	add	sp, #8
 800f328:	bd70      	pop	{r4, r5, r6, pc}
 800f32a:	bf00      	nop

0800f32c <dmp_icm20948_set_bias_cmp>:
 *	[0] compass_x
 *	[1] compass_y
 *	[2] compass_z
 */
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800f32c:	b570      	push	{r4, r5, r6, lr}
 800f32e:	460e      	mov	r6, r1
 800f330:	b082      	sub	sp, #8
 800f332:	4605      	mov	r5, r0
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f334:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f336:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f338:	6830      	ldr	r0, [r6, #0]
    unsigned char big8[4]={0};
 800f33a:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f33c:	f7ff fea8 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f340:	2204      	movs	r2, #4
 800f342:	4603      	mov	r3, r0
 800f344:	f240 71e4 	movw	r1, #2020	; 0x7e4
 800f348:	4628      	mov	r0, r5
 800f34a:	f003 f8bf 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f34e:	a901      	add	r1, sp, #4
    result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800f350:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f352:	6870      	ldr	r0, [r6, #4]
 800f354:	f7ff fe9c 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f358:	2204      	movs	r2, #4
 800f35a:	4603      	mov	r3, r0
 800f35c:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
 800f360:	4628      	mov	r0, r5
 800f362:	f003 f8b3 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f366:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f368:	4603      	mov	r3, r0
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f36a:	68b0      	ldr	r0, [r6, #8]
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800f36c:	441c      	add	r4, r3
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800f36e:	f7ff fe8f 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f372:	2204      	movs	r2, #4
 800f374:	4603      	mov	r3, r0
 800f376:	f240 71ec 	movw	r1, #2028	; 0x7ec
 800f37a:	4628      	mov	r0, r5
 800f37c:	f003 f8a6 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f380:	4420      	add	r0, r4
 800f382:	b002      	add	sp, #8
 800f384:	bd70      	pop	{r4, r5, r6, pc}
 800f386:	bf00      	nop

0800f388 <dmp_icm20948_get_bias_acc>:
 *	[0] accel_x
 *	[1] accel_y
 *	[2] accel_z
 */
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800f388:	b570      	push	{r4, r5, r6, lr}
 800f38a:	b082      	sub	sp, #8
 800f38c:	460d      	mov	r5, r1
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 800f38e:	ab01      	add	r3, sp, #4
 800f390:	2204      	movs	r2, #4
 800f392:	f240 61e4 	movw	r1, #1764	; 0x6e4
    unsigned char big8[4]={0};
 800f396:	2400      	movs	r4, #0
{
 800f398:	4606      	mov	r6, r0
    unsigned char big8[4]={0};
 800f39a:	9401      	str	r4, [sp, #4]
    result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 800f39c:	f002 fefa 	bl	8012194 <inv_icm20948_read_mems>
 800f3a0:	4604      	mov	r4, r0
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f3a2:	a801      	add	r0, sp, #4
 800f3a4:	f7ff fe80 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800f3a8:	ab01      	add	r3, sp, #4
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f3aa:	6028      	str	r0, [r5, #0]
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800f3ac:	2204      	movs	r2, #4
 800f3ae:	f44f 61dd 	mov.w	r1, #1768	; 0x6e8
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	f002 feee 	bl	8012194 <inv_icm20948_read_mems>
 800f3b8:	4404      	add	r4, r0
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f3ba:	a801      	add	r0, sp, #4
 800f3bc:	f7ff fe74 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800f3c0:	ab01      	add	r3, sp, #4
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f3c2:	6068      	str	r0, [r5, #4]
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800f3c4:	2204      	movs	r2, #4
 800f3c6:	f240 61ec 	movw	r1, #1772	; 0x6ec
 800f3ca:	4630      	mov	r0, r6
 800f3cc:	f002 fee2 	bl	8012194 <inv_icm20948_read_mems>
 800f3d0:	4603      	mov	r3, r0
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f3d2:	a801      	add	r0, sp, #4
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800f3d4:	441c      	add	r4, r3
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f3d6:	f7ff fe67 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
 800f3da:	60a8      	str	r0, [r5, #8]

    if (result)
        return result;

    return 0;
}
 800f3dc:	4620      	mov	r0, r4
 800f3de:	b002      	add	sp, #8
 800f3e0:	bd70      	pop	{r4, r5, r6, pc}
 800f3e2:	bf00      	nop

0800f3e4 <dmp_icm20948_get_bias_gyr>:
 *	[0] gyro_x
 *	[1] gyro_y
 *	[2] gyro_z
 */
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800f3e4:	b570      	push	{r4, r5, r6, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	460d      	mov	r5, r1
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 800f3ea:	ab01      	add	r3, sp, #4
 800f3ec:	2204      	movs	r2, #4
 800f3ee:	f640 01b4 	movw	r1, #2228	; 0x8b4
    unsigned char big8[4]={0};
 800f3f2:	2400      	movs	r4, #0
{
 800f3f4:	4606      	mov	r6, r0
    unsigned char big8[4]={0};
 800f3f6:	9401      	str	r4, [sp, #4]
    result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 800f3f8:	f002 fecc 	bl	8012194 <inv_icm20948_read_mems>
 800f3fc:	4604      	mov	r4, r0
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f3fe:	a801      	add	r0, sp, #4
 800f400:	f7ff fe52 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 800f404:	ab01      	add	r3, sp, #4
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f406:	6028      	str	r0, [r5, #0]
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 800f408:	2204      	movs	r2, #4
 800f40a:	f640 01b8 	movw	r1, #2232	; 0x8b8
 800f40e:	4630      	mov	r0, r6
 800f410:	f002 fec0 	bl	8012194 <inv_icm20948_read_mems>
 800f414:	4404      	add	r4, r0
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f416:	a801      	add	r0, sp, #4
 800f418:	f7ff fe46 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800f41c:	ab01      	add	r3, sp, #4
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f41e:	6068      	str	r0, [r5, #4]
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800f420:	2204      	movs	r2, #4
 800f422:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800f426:	4630      	mov	r0, r6
 800f428:	f002 feb4 	bl	8012194 <inv_icm20948_read_mems>
 800f42c:	4603      	mov	r3, r0
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f42e:	a801      	add	r0, sp, #4
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800f430:	441c      	add	r4, r3
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f432:	f7ff fe39 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
 800f436:	60a8      	str	r0, [r5, #8]

    if (result)
        return result;

    return 0;
}
 800f438:	4620      	mov	r0, r4
 800f43a:	b002      	add	sp, #8
 800f43c:	bd70      	pop	{r4, r5, r6, pc}
 800f43e:	bf00      	nop

0800f440 <dmp_icm20948_get_bias_cmp>:
 *	[0] compass_x
 *	[1] compass_y
 *	[2] compass_z
 */
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800f440:	b570      	push	{r4, r5, r6, lr}
 800f442:	b082      	sub	sp, #8
 800f444:	460d      	mov	r5, r1
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800f446:	ab01      	add	r3, sp, #4
 800f448:	2204      	movs	r2, #4
 800f44a:	f240 71e4 	movw	r1, #2020	; 0x7e4
    unsigned char big8[4]={0};
 800f44e:	2400      	movs	r4, #0
{
 800f450:	4606      	mov	r6, r0
    unsigned char big8[4]={0};
 800f452:	9401      	str	r4, [sp, #4]
    result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800f454:	f002 fe9e 	bl	8012194 <inv_icm20948_read_mems>
 800f458:	4604      	mov	r4, r0
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f45a:	a801      	add	r0, sp, #4
 800f45c:	f7ff fe24 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 800f460:	ab01      	add	r3, sp, #4
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800f462:	6028      	str	r0, [r5, #0]
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 800f464:	2204      	movs	r2, #4
 800f466:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
 800f46a:	4630      	mov	r0, r6
 800f46c:	f002 fe92 	bl	8012194 <inv_icm20948_read_mems>
 800f470:	4404      	add	r4, r0
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f472:	a801      	add	r0, sp, #4
 800f474:	f7ff fe18 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800f478:	ab01      	add	r3, sp, #4
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800f47a:	6068      	str	r0, [r5, #4]
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800f47c:	2204      	movs	r2, #4
 800f47e:	f240 71ec 	movw	r1, #2028	; 0x7ec
 800f482:	4630      	mov	r0, r6
 800f484:	f002 fe86 	bl	8012194 <inv_icm20948_read_mems>
 800f488:	4603      	mov	r3, r0
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f48a:	a801      	add	r0, sp, #4
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800f48c:	441c      	add	r4, r3
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800f48e:	f7ff fe0b 	bl	800f0a8 <inv_icm20948_convert_big8_to_int32>
 800f492:	60a8      	str	r0, [r5, #8]

    if (result)
        return result;

    return 0;
}
 800f494:	4620      	mov	r0, r4
 800f496:	b002      	add	sp, #8
 800f498:	bd70      	pop	{r4, r5, r6, pc}
 800f49a:	bf00      	nop

0800f49c <dmp_icm20948_set_gyro_sf>:
/**
 * Sets the gyro_sf used by quaternions on the DMP.
 * @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
 */
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 800f49c:	b510      	push	{r4, lr}
 800f49e:	b082      	sub	sp, #8
 800f4a0:	4604      	mov	r4, r0
 800f4a2:	4608      	mov	r0, r1
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 800f4a4:	a901      	add	r1, sp, #4
 800f4a6:	f7ff fdf3 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f4aa:	2204      	movs	r2, #4
 800f4ac:	4603      	mov	r3, r0
 800f4ae:	f44f 7198 	mov.w	r1, #304	; 0x130
 800f4b2:	4620      	mov	r0, r4
 800f4b4:	f003 f80a 	bl	80124cc <inv_icm20948_write_mems>

    return result;
}
 800f4b8:	b002      	add	sp, #8
 800f4ba:	bd10      	pop	{r4, pc}

0800f4bc <dmp_icm20948_set_accel_feedback_gain>:
/**
 * Sets the accel gain used by accel quaternion on the DMP.
 * @param[in] accel_gain		value changes with accel engine rate
 */
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 800f4bc:	b510      	push	{r4, lr}
 800f4be:	b082      	sub	sp, #8
 800f4c0:	4604      	mov	r4, r0
    int result;
    unsigned char big8[4]={0};
 800f4c2:	2300      	movs	r3, #0
{
 800f4c4:	4608      	mov	r0, r1

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 800f4c6:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f4c8:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 800f4ca:	f7ff fde1 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f4ce:	2204      	movs	r2, #4
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800f4d6:	4620      	mov	r0, r4
 800f4d8:	f002 fff8 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f4dc:	b002      	add	sp, #8
 800f4de:	bd10      	pop	{r4, pc}

0800f4e0 <dmp_icm20948_set_accel_cal_params>:
 *	[0] = ACCEL_CAL_ALPHA_VAR
 *	[1] = ACCEL_CAL_A_VAR
 *   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
 */
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 800f4e0:	b570      	push	{r4, r5, r6, lr}
 800f4e2:	460e      	mov	r6, r1
 800f4e4:	b082      	sub	sp, #8
 800f4e6:	4605      	mov	r5, r0
    int result;
    unsigned char big8[4]={0};

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800f4e8:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f4ea:	2300      	movs	r3, #0
    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800f4ec:	6830      	ldr	r0, [r6, #0]
    unsigned char big8[4]={0};
 800f4ee:	9301      	str	r3, [sp, #4]
    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800f4f0:	f7ff fdce 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f4f4:	2204      	movs	r2, #4
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	f44f 61b6 	mov.w	r1, #1456	; 0x5b0
 800f4fc:	4628      	mov	r0, r5
 800f4fe:	f002 ffe5 	bl	80124cc <inv_icm20948_write_mems>
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800f502:	a901      	add	r1, sp, #4
    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800f504:	4604      	mov	r4, r0
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800f506:	6870      	ldr	r0, [r6, #4]
 800f508:	f7ff fdc2 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f50c:	2204      	movs	r2, #4
 800f50e:	4603      	mov	r3, r0
 800f510:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 800f514:	4628      	mov	r0, r5
 800f516:	f002 ffd9 	bl	80124cc <inv_icm20948_write_mems>
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800f51a:	a901      	add	r1, sp, #4
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800f51c:	4603      	mov	r3, r0
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800f51e:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800f522:	431c      	orrs	r4, r3
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800f524:	f7ff fdae 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f528:	2202      	movs	r2, #2
 800f52a:	4603      	mov	r3, r0
 800f52c:	f240 51e4 	movw	r1, #1508	; 0x5e4
 800f530:	4628      	mov	r0, r5
 800f532:	f002 ffcb 	bl	80124cc <inv_icm20948_write_mems>

    if (result)
        return result;

    return 0;
}
 800f536:	4320      	orrs	r0, r4
 800f538:	b002      	add	sp, #8
 800f53a:	bd70      	pop	{r4, r5, r6, pc}

0800f53c <dmp_icm20948_set_compass_matrix>:
/**
 * Sets compass orientation matrix to DMP.
 * @param[in] compass_mtx
 */
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 800f53c:	e92d 4630 	stmdb	sp!, {r4, r5, r9, sl, lr}
 800f540:	468a      	mov	sl, r1
 800f542:	b083      	sub	sp, #12
 800f544:	4681      	mov	r9, r0
    int result;
    unsigned char big8[4]={0};

    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800f546:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f548:	2300      	movs	r3, #0
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800f54a:	f8da 0000 	ldr.w	r0, [sl]
    unsigned char big8[4]={0};
 800f54e:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800f550:	f7ff fd9e 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f554:	2204      	movs	r2, #4
 800f556:	4603      	mov	r3, r0
 800f558:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800f55c:	4648      	mov	r0, r9
 800f55e:	f002 ffb5 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800f562:	a901      	add	r1, sp, #4
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800f564:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800f566:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f56a:	f7ff fd91 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f56e:	2204      	movs	r2, #4
 800f570:	4603      	mov	r3, r0
 800f572:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800f576:	4648      	mov	r0, r9
 800f578:	f002 ffa8 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800f57c:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800f57e:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800f580:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f584:	f7ff fd84 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f588:	2204      	movs	r2, #4
 800f58a:	4603      	mov	r3, r0
 800f58c:	f44f 71bc 	mov.w	r1, #376	; 0x178
 800f590:	4648      	mov	r0, r9
 800f592:	f002 ff9b 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800f596:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800f598:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800f59a:	f8da 000c 	ldr.w	r0, [sl, #12]
 800f59e:	f7ff fd77 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f5a2:	2204      	movs	r2, #4
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800f5aa:	4648      	mov	r0, r9
 800f5ac:	f002 ff8e 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800f5b0:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800f5b2:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800f5b4:	f8da 0010 	ldr.w	r0, [sl, #16]
 800f5b8:	f7ff fd6a 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f5bc:	2204      	movs	r2, #4
 800f5be:	4603      	mov	r3, r0
 800f5c0:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800f5c4:	4648      	mov	r0, r9
 800f5c6:	f002 ff81 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800f5ca:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800f5cc:	1825      	adds	r5, r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800f5ce:	f8da 0014 	ldr.w	r0, [sl, #20]
 800f5d2:	f7ff fd5d 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f5d6:	2204      	movs	r2, #4
 800f5d8:	4603      	mov	r3, r0
 800f5da:	f44f 71c2 	mov.w	r1, #388	; 0x184
 800f5de:	4648      	mov	r0, r9
 800f5e0:	f002 ff74 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800f5e4:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800f5e6:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800f5e8:	f8da 0018 	ldr.w	r0, [sl, #24]
 800f5ec:	f7ff fd50 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f5f0:	2204      	movs	r2, #4
 800f5f2:	4603      	mov	r3, r0
 800f5f4:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800f5f8:	4648      	mov	r0, r9
 800f5fa:	f002 ff67 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800f5fe:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800f600:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800f602:	f8da 001c 	ldr.w	r0, [sl, #28]
 800f606:	f7ff fd43 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f60a:	2204      	movs	r2, #4
 800f60c:	4603      	mov	r3, r0
 800f60e:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800f612:	4648      	mov	r0, r9
 800f614:	f002 ff5a 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800f618:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800f61a:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800f61c:	f8da 0020 	ldr.w	r0, [sl, #32]
 800f620:	f7ff fd36 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f624:	2204      	movs	r2, #4
 800f626:	4603      	mov	r3, r0
 800f628:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f62c:	4648      	mov	r0, r9
 800f62e:	f002 ff4d 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800f632:	442c      	add	r4, r5

    if (result)
        return result;

    return 0;
}
 800f634:	4420      	add	r0, r4
 800f636:	b003      	add	sp, #12
 800f638:	e8bd 8630 	ldmia.w	sp!, {r4, r5, r9, sl, pc}

0800f63c <dmp_icm20948_get_pedometer_num_of_steps>:
 * Gets pedometer step count.
 * @param[in] steps
 * @param[out] steps
 */
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 800f63c:	b530      	push	{r4, r5, lr}
 800f63e:	b083      	sub	sp, #12
    int result;
    unsigned char big8[4]={0};
 800f640:	2500      	movs	r5, #0
{
 800f642:	460c      	mov	r4, r1
    (void)s;
    result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800f644:	ab01      	add	r3, sp, #4
 800f646:	2204      	movs	r2, #4
 800f648:	f44f 7158 	mov.w	r1, #864	; 0x360
    unsigned char big8[4]={0};
 800f64c:	9501      	str	r5, [sp, #4]
    result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800f64e:	f002 fda1 	bl	8012194 <inv_icm20948_read_mems>
    if (result) 
 800f652:	b970      	cbnz	r0, 800f672 <dmp_icm20948_get_pedometer_num_of_steps+0x36>
        return result;
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 800f654:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800f658:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f65c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f660:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 800f664:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 800f668:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f66c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800f670:	6023      	str	r3, [r4, #0]

    return 0;
}
 800f672:	b003      	add	sp, #12
 800f674:	bd30      	pop	{r4, r5, pc}
 800f676:	bf00      	nop

0800f678 <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
 */
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 800f678:	b510      	push	{r4, lr}
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800f67a:	3902      	subs	r1, #2
{
 800f67c:	b082      	sub	sp, #8
 800f67e:	4604      	mov	r4, r0
    switch (accel_fsr) {
 800f680:	291e      	cmp	r1, #30
 800f682:	d811      	bhi.n	800f6a8 <dmp_icm20948_set_accel_fsr+0x30>
 800f684:	e8df f001 	tbb	[pc, r1]
 800f688:	102b1028 	.word	0x102b1028
 800f68c:	10221010 	.word	0x10221010
 800f690:	10101010 	.word	0x10101010
 800f694:	10251010 	.word	0x10251010
 800f698:	10101010 	.word	0x10101010
 800f69c:	10101010 	.word	0x10101010
 800f6a0:	10101010 	.word	0x10101010
 800f6a4:	1010      	.short	0x1010
 800f6a6:	14          	.byte	0x14
 800f6a7:	00          	.byte	0x00
 800f6a8:	f04f 30ff 	mov.w	r0, #4294967295
    if (result) {
        return result;
    } else {
        return 0;
    }
}
 800f6ac:	b002      	add	sp, #8
 800f6ae:	bd10      	pop	{r4, pc}
            scale = 536870912L;  // 2^29
 800f6b0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800f6b4:	a901      	add	r1, sp, #4
 800f6b6:	f7ff fceb 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f6ba:	2204      	movs	r2, #4
 800f6bc:	4603      	mov	r3, r0
 800f6be:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800f6c2:	4620      	mov	r0, r4
 800f6c4:	f002 ff02 	bl	80124cc <inv_icm20948_write_mems>
}
 800f6c8:	b002      	add	sp, #8
 800f6ca:	bd10      	pop	{r4, pc}
            scale = 134217728L;  // 2^27
 800f6cc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
            break;
 800f6d0:	e7f0      	b.n	800f6b4 <dmp_icm20948_set_accel_fsr+0x3c>
            scale = 268435456L;  // 2^28
 800f6d2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
            break;
 800f6d6:	e7ed      	b.n	800f6b4 <dmp_icm20948_set_accel_fsr+0x3c>
            scale =  33554432L;  // 2^25
 800f6d8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800f6dc:	e7ea      	b.n	800f6b4 <dmp_icm20948_set_accel_fsr+0x3c>
    switch (accel_fsr) {
 800f6de:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800f6e2:	e7e7      	b.n	800f6b4 <dmp_icm20948_set_accel_fsr+0x3c>

0800f6e4 <dmp_icm20948_set_accel_scale2>:
 * It is a reverse scaling of the scale factor written to ACC_SCALE.
 * @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
 */
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 800f6e4:	b510      	push	{r4, lr}
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800f6e6:	3902      	subs	r1, #2
{
 800f6e8:	b082      	sub	sp, #8
 800f6ea:	4604      	mov	r4, r0
    switch (accel_fsr) {
 800f6ec:	291e      	cmp	r1, #30
 800f6ee:	d811      	bhi.n	800f714 <dmp_icm20948_set_accel_scale2+0x30>
 800f6f0:	e8df f001 	tbb	[pc, r1]
 800f6f4:	102b1028 	.word	0x102b1028
 800f6f8:	10221010 	.word	0x10221010
 800f6fc:	10101010 	.word	0x10101010
 800f700:	10251010 	.word	0x10251010
 800f704:	10101010 	.word	0x10101010
 800f708:	10101010 	.word	0x10101010
 800f70c:	10101010 	.word	0x10101010
 800f710:	1010      	.short	0x1010
 800f712:	14          	.byte	0x14
 800f713:	00          	.byte	0x00
 800f714:	f04f 30ff 	mov.w	r0, #4294967295
    if (result) {
        return result;
    } else {
        return 0;
    }
}
 800f718:	b002      	add	sp, #8
 800f71a:	bd10      	pop	{r4, pc}
            scale = 32768L;  // 2^15
 800f71c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800f720:	a901      	add	r1, sp, #4
 800f722:	f7ff fcb5 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f726:	2204      	movs	r2, #4
 800f728:	4603      	mov	r3, r0
 800f72a:	f240 41f4 	movw	r1, #1268	; 0x4f4
 800f72e:	4620      	mov	r0, r4
 800f730:	f002 fecc 	bl	80124cc <inv_icm20948_write_mems>
}
 800f734:	b002      	add	sp, #8
 800f736:	bd10      	pop	{r4, pc}
            scale = 131072L;  // 2^17
 800f738:	f44f 3000 	mov.w	r0, #131072	; 0x20000
            break;
 800f73c:	e7f0      	b.n	800f720 <dmp_icm20948_set_accel_scale2+0x3c>
            scale = 65536L;  // 2^16
 800f73e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
            break;
 800f742:	e7ed      	b.n	800f720 <dmp_icm20948_set_accel_scale2+0x3c>
            scale = 524288L;  // 2^19
 800f744:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800f748:	e7ea      	b.n	800f720 <dmp_icm20948_set_accel_scale2+0x3c>
    switch (accel_fsr) {
 800f74a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800f74e:	e7e7      	b.n	800f720 <dmp_icm20948_set_accel_scale2+0x3c>

0800f750 <dmp_icm20948_set_bac_rate>:
/**
 * BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
 * @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
 */
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 800f750:	b510      	push	{r4, lr}
 800f752:	b082      	sub	sp, #8
    unsigned char reg[4]={0,0,0,0};
 800f754:	2300      	movs	r3, #0
    int result;
    short odr;

    switch (bac_odr) {
 800f756:	29e1      	cmp	r1, #225	; 0xe1
    unsigned char reg[4]={0,0,0,0};
 800f758:	9301      	str	r3, [sp, #4]
{
 800f75a:	4604      	mov	r4, r0
    switch (bac_odr) {
 800f75c:	d020      	beq.n	800f7a0 <dmp_icm20948_set_bac_rate+0x50>
 800f75e:	dd12      	ble.n	800f786 <dmp_icm20948_set_bac_rate+0x36>
 800f760:	f5b1 7fe1 	cmp.w	r1, #450	; 0x1c2
 800f764:	d018      	beq.n	800f798 <dmp_icm20948_set_bac_rate+0x48>
 800f766:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 800f76a:	d112      	bne.n	800f792 <dmp_icm20948_set_bac_rate+0x42>
            break;
        case DMP_ALGO_FREQ_450:
            odr = 7;
            break;
        case DMP_ALGO_FREQ_900:
            odr = 15;
 800f76c:	200f      	movs	r0, #15
            break;
        default:
            return -1;
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800f76e:	a901      	add	r1, sp, #4
 800f770:	f7ff fc88 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f774:	2202      	movs	r2, #2
 800f776:	4603      	mov	r3, r0
 800f778:	f240 310a 	movw	r1, #778	; 0x30a
 800f77c:	4620      	mov	r0, r4
 800f77e:	f002 fea5 	bl	80124cc <inv_icm20948_write_mems>
    if (result) {
        return result;
    } else {
        return 0;
    }
}
 800f782:	b002      	add	sp, #8
 800f784:	bd10      	pop	{r4, pc}
    switch (bac_odr) {
 800f786:	2938      	cmp	r1, #56	; 0x38
 800f788:	d008      	beq.n	800f79c <dmp_icm20948_set_bac_rate+0x4c>
 800f78a:	2970      	cmp	r1, #112	; 0x70
 800f78c:	bf08      	it	eq
 800f78e:	2001      	moveq	r0, #1
 800f790:	d0ed      	beq.n	800f76e <dmp_icm20948_set_bac_rate+0x1e>
 800f792:	f04f 30ff 	mov.w	r0, #4294967295
 800f796:	e7f4      	b.n	800f782 <dmp_icm20948_set_bac_rate+0x32>
            odr = 7;
 800f798:	2007      	movs	r0, #7
 800f79a:	e7e8      	b.n	800f76e <dmp_icm20948_set_bac_rate+0x1e>
            odr = 0;
 800f79c:	4618      	mov	r0, r3
 800f79e:	e7e6      	b.n	800f76e <dmp_icm20948_set_bac_rate+0x1e>
            odr = 3;
 800f7a0:	2003      	movs	r0, #3
 800f7a2:	e7e4      	b.n	800f76e <dmp_icm20948_set_bac_rate+0x1e>

0800f7a4 <dmp_icm20948_set_b2s_rate>:
/**
 * B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
 * @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
 */
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 800f7a4:	b510      	push	{r4, lr}
 800f7a6:	b082      	sub	sp, #8
    unsigned char reg[4]={0,0,0,0};
 800f7a8:	2300      	movs	r3, #0
    int result;
    short odr;

    switch (accel_odr) {
 800f7aa:	29e1      	cmp	r1, #225	; 0xe1
    unsigned char reg[4]={0,0,0,0};
 800f7ac:	9301      	str	r3, [sp, #4]
{
 800f7ae:	4604      	mov	r4, r0
    switch (accel_odr) {
 800f7b0:	d020      	beq.n	800f7f4 <dmp_icm20948_set_b2s_rate+0x50>
 800f7b2:	dd12      	ble.n	800f7da <dmp_icm20948_set_b2s_rate+0x36>
 800f7b4:	f5b1 7fe1 	cmp.w	r1, #450	; 0x1c2
 800f7b8:	d018      	beq.n	800f7ec <dmp_icm20948_set_b2s_rate+0x48>
 800f7ba:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 800f7be:	d112      	bne.n	800f7e6 <dmp_icm20948_set_b2s_rate+0x42>
            break;
        case DMP_ALGO_FREQ_450:
            odr = 7;
            break;
        case DMP_ALGO_FREQ_900:
            odr = 15;
 800f7c0:	200f      	movs	r0, #15
            break;
        default:
            return -1;
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800f7c2:	a901      	add	r1, sp, #4
 800f7c4:	f7ff fc5e 	bl	800f084 <inv_icm20948_convert_int16_to_big8>
 800f7c8:	2202      	movs	r2, #2
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	f44f 7142 	mov.w	r1, #776	; 0x308
 800f7d0:	4620      	mov	r0, r4
 800f7d2:	f002 fe7b 	bl	80124cc <inv_icm20948_write_mems>
    if (result) {
        return result;
    } else {
        return 0;
    }
}
 800f7d6:	b002      	add	sp, #8
 800f7d8:	bd10      	pop	{r4, pc}
    switch (accel_odr) {
 800f7da:	2938      	cmp	r1, #56	; 0x38
 800f7dc:	d008      	beq.n	800f7f0 <dmp_icm20948_set_b2s_rate+0x4c>
 800f7de:	2970      	cmp	r1, #112	; 0x70
 800f7e0:	bf08      	it	eq
 800f7e2:	2001      	moveq	r0, #1
 800f7e4:	d0ed      	beq.n	800f7c2 <dmp_icm20948_set_b2s_rate+0x1e>
 800f7e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f7ea:	e7f4      	b.n	800f7d6 <dmp_icm20948_set_b2s_rate+0x32>
            odr = 7;
 800f7ec:	2007      	movs	r0, #7
 800f7ee:	e7e8      	b.n	800f7c2 <dmp_icm20948_set_b2s_rate+0x1e>
            odr = 0;
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	e7e6      	b.n	800f7c2 <dmp_icm20948_set_b2s_rate+0x1e>
            odr = 3;
 800f7f4:	2003      	movs	r0, #3
 800f7f6:	e7e4      	b.n	800f7c2 <dmp_icm20948_set_b2s_rate+0x1e>

0800f7f8 <dmp_icm20948_set_B2S_matrix>:
/**
 * Sets B2S accel orientation matrix to DMP.
 * @param[in] b2s_mtx. Unit: 1 = 2^30.
 */
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 800f7f8:	e92d 4630 	stmdb	sp!, {r4, r5, r9, sl, lr}
 800f7fc:	468a      	mov	sl, r1
 800f7fe:	b083      	sub	sp, #12
 800f800:	4681      	mov	r9, r0
    int result;
    unsigned char big8[4]={0};

    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800f802:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0};
 800f804:	2300      	movs	r3, #0
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800f806:	f8da 0000 	ldr.w	r0, [sl]
    unsigned char big8[4]={0};
 800f80a:	9301      	str	r3, [sp, #4]
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800f80c:	f7ff fc40 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f810:	2204      	movs	r2, #4
 800f812:	4603      	mov	r3, r0
 800f814:	f44f 6150 	mov.w	r1, #3328	; 0xd00
 800f818:	4648      	mov	r0, r9
 800f81a:	f002 fe57 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800f81e:	a901      	add	r1, sp, #4
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800f820:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800f822:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f826:	f7ff fc33 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f82a:	2204      	movs	r2, #4
 800f82c:	4603      	mov	r3, r0
 800f82e:	f640 5104 	movw	r1, #3332	; 0xd04
 800f832:	4648      	mov	r0, r9
 800f834:	f002 fe4a 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800f838:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800f83a:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800f83c:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f840:	f7ff fc26 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f844:	2204      	movs	r2, #4
 800f846:	4603      	mov	r3, r0
 800f848:	f640 5108 	movw	r1, #3336	; 0xd08
 800f84c:	4648      	mov	r0, r9
 800f84e:	f002 fe3d 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800f852:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800f854:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800f856:	f8da 000c 	ldr.w	r0, [sl, #12]
 800f85a:	f7ff fc19 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f85e:	2204      	movs	r2, #4
 800f860:	4603      	mov	r3, r0
 800f862:	f640 510c 	movw	r1, #3340	; 0xd0c
 800f866:	4648      	mov	r0, r9
 800f868:	f002 fe30 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800f86c:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800f86e:	4404      	add	r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800f870:	f8da 0010 	ldr.w	r0, [sl, #16]
 800f874:	f7ff fc0c 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f878:	2204      	movs	r2, #4
 800f87a:	4603      	mov	r3, r0
 800f87c:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 800f880:	4648      	mov	r0, r9
 800f882:	f002 fe23 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800f886:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800f888:	1825      	adds	r5, r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800f88a:	f8da 0014 	ldr.w	r0, [sl, #20]
 800f88e:	f7ff fbff 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f892:	2204      	movs	r2, #4
 800f894:	4603      	mov	r3, r0
 800f896:	f640 5114 	movw	r1, #3348	; 0xd14
 800f89a:	4648      	mov	r0, r9
 800f89c:	f002 fe16 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800f8a0:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800f8a2:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800f8a4:	f8da 0018 	ldr.w	r0, [sl, #24]
 800f8a8:	f7ff fbf2 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f8ac:	2204      	movs	r2, #4
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	f640 5118 	movw	r1, #3352	; 0xd18
 800f8b4:	4648      	mov	r0, r9
 800f8b6:	f002 fe09 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800f8ba:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800f8bc:	4405      	add	r5, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800f8be:	f8da 001c 	ldr.w	r0, [sl, #28]
 800f8c2:	f7ff fbe5 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f8c6:	2204      	movs	r2, #4
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	f640 511c 	movw	r1, #3356	; 0xd1c
 800f8ce:	4648      	mov	r0, r9
 800f8d0:	f002 fdfc 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 800f8d4:	a901      	add	r1, sp, #4
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800f8d6:	4604      	mov	r4, r0
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 800f8d8:	f8da 0020 	ldr.w	r0, [sl, #32]
 800f8dc:	f7ff fbd8 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f8e0:	2204      	movs	r2, #4
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	f44f 6152 	mov.w	r1, #3360	; 0xd20
 800f8e8:	4648      	mov	r0, r9
 800f8ea:	f002 fdef 	bl	80124cc <inv_icm20948_write_mems>
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800f8ee:	442c      	add	r4, r5

    if (result)
        return result;

    return 0;
}
 800f8f0:	4420      	add	r0, r4
 800f8f2:	b003      	add	sp, #12
 800f8f4:	e8bd 8630 	ldmia.w	sp!, {r4, r5, r9, sl, pc}

0800f8f8 <dmp_icm20948_set_ped_y_ratio>:
/**
 * Set BAC ped y ration
 * @param[in] ped_y_ratio: value will influence pedometer result
 */
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	b082      	sub	sp, #8
 800f8fc:	4604      	mov	r4, r0
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 800f8fe:	2300      	movs	r3, #0
{
 800f900:	4608      	mov	r0, r1

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 800f902:	a901      	add	r1, sp, #4
    unsigned char big8[4]={0, 0, 0, 0};
 800f904:	9301      	str	r3, [sp, #4]
    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 800f906:	f7ff fbc3 	bl	800f090 <inv_icm20948_convert_int32_to_big8>
 800f90a:	2204      	movs	r2, #4
 800f90c:	4603      	mov	r3, r0
 800f90e:	f44f 7188 	mov.w	r1, #272	; 0x110
 800f912:	4620      	mov	r0, r4
 800f914:	f002 fdda 	bl	80124cc <inv_icm20948_write_mems>

    return result;
}
 800f918:	b002      	add	sp, #8
 800f91a:	bd10      	pop	{r4, pc}

0800f91c <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 800f91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f920:	4682      	mov	sl, r0
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;

	if(s->base_state.firmware_loaded)
 800f922:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 800f926:	0780      	lsls	r0, r0, #30
{ 
 800f928:	b085      	sub	sp, #20
	if(s->base_state.firmware_loaded)
 800f92a:	d44a      	bmi.n	800f9c2 <inv_icm20948_firmware_load+0xa6>
		
    // Write DMP memory
    data = data_start;
    size = size_start;
    memaddr = load_addr;
    while (size > 0) {
 800f92c:	4617      	mov	r7, r2
 800f92e:	2a00      	cmp	r2, #0
 800f930:	d047      	beq.n	800f9c2 <inv_icm20948_firmware_load+0xa6>
 800f932:	468b      	mov	fp, r1
 800f934:	4699      	mov	r9, r3
 800f936:	4614      	mov	r4, r2
    data = data_start;
 800f938:	4688      	mov	r8, r1
    memaddr = load_addr;
 800f93a:	461e      	mov	r6, r3
 800f93c:	e002      	b.n	800f944 <inv_icm20948_firmware_load+0x28>
            write_size = (memaddr & 0xff) + write_size - 0x100;
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
        if (result)  
            return result;
        data += write_size;
 800f93e:	44a8      	add	r8, r5
        size -= write_size;
        memaddr += write_size;
 800f940:	b2b6      	uxth	r6, r6
    while (size > 0) {
 800f942:	b1ec      	cbz	r4, 800f980 <inv_icm20948_firmware_load+0x64>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 800f944:	2c10      	cmp	r4, #16
 800f946:	4625      	mov	r5, r4
 800f948:	bf28      	it	cs
 800f94a:	2510      	movcs	r5, #16
        if ((memaddr & 0xff) + write_size > 0x100) {
 800f94c:	fa55 f286 	uxtab	r2, r5, r6
 800f950:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800f954:	bfc8      	it	gt
 800f956:	f5a2 7580 	subgt.w	r5, r2, #256	; 0x100
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 800f95a:	4643      	mov	r3, r8
 800f95c:	4631      	mov	r1, r6
 800f95e:	4650      	mov	r0, sl
 800f960:	462a      	mov	r2, r5
 800f962:	f002 fdb3 	bl	80124cc <inv_icm20948_write_mems>
        size -= write_size;
 800f966:	b2ab      	uxth	r3, r5
 800f968:	1ae4      	subs	r4, r4, r3
        memaddr += write_size;
 800f96a:	441e      	add	r6, r3
        size -= write_size;
 800f96c:	b2a4      	uxth	r4, r4
        if (result)  
 800f96e:	2800      	cmp	r0, #0
 800f970:	d0e5      	beq.n	800f93e <inv_icm20948_firmware_load+0x22>
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
}
 800f972:	b005      	add	sp, #20
 800f974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        data += write_size;
 800f978:	44a3      	add	fp, r4
        memaddr += write_size;
 800f97a:	fa1f f989 	uxth.w	r9, r9
    while (size > 0) {
 800f97e:	b307      	cbz	r7, 800f9c2 <inv_icm20948_firmware_load+0xa6>
        write_size = min(size, INV_MAX_SERIAL_READ);
 800f980:	2f10      	cmp	r7, #16
 800f982:	463c      	mov	r4, r7
 800f984:	bf28      	it	cs
 800f986:	2410      	movcs	r4, #16
        if ((memaddr & 0xff) + write_size > 0x100) {
 800f988:	fa54 f289 	uxtab	r2, r4, r9
 800f98c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800f990:	bfc8      	it	gt
 800f992:	f5a2 7480 	subgt.w	r4, r2, #256	; 0x100
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 800f996:	466b      	mov	r3, sp
 800f998:	4649      	mov	r1, r9
 800f99a:	4622      	mov	r2, r4
 800f99c:	4650      	mov	r0, sl
 800f99e:	f002 fbf9 	bl	8012194 <inv_icm20948_read_mems>
        if (memcmp(data_cmp, data, write_size))
 800f9a2:	4622      	mov	r2, r4
 800f9a4:	4659      	mov	r1, fp
 800f9a6:	4668      	mov	r0, sp
 800f9a8:	f004 fef6 	bl	8014798 <memcmp>
        size -= write_size;
 800f9ac:	b2a3      	uxth	r3, r4
 800f9ae:	1aff      	subs	r7, r7, r3
        memaddr += write_size;
 800f9b0:	4499      	add	r9, r3
        size -= write_size;
 800f9b2:	b2bf      	uxth	r7, r7
        if (memcmp(data_cmp, data, write_size))
 800f9b4:	2800      	cmp	r0, #0
 800f9b6:	d0df      	beq.n	800f978 <inv_icm20948_firmware_load+0x5c>
            return -1;
 800f9b8:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f9bc:	b005      	add	sp, #20
 800f9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return 0;
 800f9c2:	2000      	movs	r0, #0
}
 800f9c4:	b005      	add	sp, #20
 800f9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ca:	bf00      	nop

0800f9cc <dmp_reset_fifo.isra.0>:
*  @brief  Clears the FIFO status and its content.
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
 800f9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9d0:	4605      	mov	r5, r0
 800f9d2:	b082      	sub	sp, #8
 800f9d4:	2606      	movs	r6, #6
	int result = 0;
    
	while (len != 0 && tries < 6) 
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800f9d6:	7f2a      	ldrb	r2, [r5, #28]
 800f9d8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800f9dc:	2103      	movs	r1, #3
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800f9de:	772a      	strb	r2, [r5, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800f9e0:	4628      	mov	r0, r5
 800f9e2:	f002 fa01 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800f9e6:	ab01      	add	r3, sp, #4
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800f9e8:	4607      	mov	r7, r0
	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800f9ea:	2201      	movs	r2, #1
 800f9ec:	2168      	movs	r1, #104	; 0x68
 800f9ee:	4628      	mov	r0, r5
 800f9f0:	f002 fa72 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	reg &= 0xe0;
 800f9f4:	f89d c004 	ldrb.w	ip, [sp, #4]
 800f9f8:	f02c 0c1f 	bic.w	ip, ip, #31
	reg |= value;
 800f9fc:	f04c 0c1f 	orr.w	ip, ip, #31
	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa00:	4680      	mov	r8, r0
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa02:	ab01      	add	r3, sp, #4
 800fa04:	2201      	movs	r2, #1
 800fa06:	2168      	movs	r1, #104	; 0x68
 800fa08:	4628      	mov	r0, r5
	reg |= value;
 800fa0a:	f88d c004 	strb.w	ip, [sp, #4]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa0e:	f002 f94f 	bl	8011cb0 <inv_icm20948_write_mems_reg>
 800fa12:	ea47 0e08 	orr.w	lr, r7, r8
 800fa16:	4684      	mov	ip, r0
	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa18:	ab01      	add	r3, sp, #4
 800fa1a:	2201      	movs	r2, #1
 800fa1c:	2168      	movs	r1, #104	; 0x68
 800fa1e:	4628      	mov	r0, r5
 800fa20:	ea4e 070c 	orr.w	r7, lr, ip
 800fa24:	f002 fa58 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	reg &= 0xe0;
 800fa28:	f89d c004 	ldrb.w	ip, [sp, #4]
 800fa2c:	f02c 0c1f 	bic.w	ip, ip, #31
	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa30:	4604      	mov	r4, r0
	reg |= value;
 800fa32:	f04c 0c1e 	orr.w	ip, ip, #30
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa36:	ab01      	add	r3, sp, #4
 800fa38:	2201      	movs	r2, #1
 800fa3a:	2168      	movs	r1, #104	; 0x68
 800fa3c:	4628      	mov	r0, r5
	reg |= value;
 800fa3e:	f88d c004 	strb.w	ip, [sp, #4]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa42:	f002 f935 	bl	8011cb0 <inv_icm20948_write_mems_reg>
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800fa46:	2300      	movs	r3, #0
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800fa48:	4686      	mov	lr, r0
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800fa4a:	ea47 0c04 	orr.w	ip, r7, r4
		s->fifo_info.fifo_overflow = 0;
 800fa4e:	f885 309c 	strb.w	r3, [r5, #156]	; 0x9c
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800fa52:	2202      	movs	r2, #2
 800fa54:	ab01      	add	r3, sp, #4
 800fa56:	2170      	movs	r1, #112	; 0x70
 800fa58:	4628      	mov	r0, r5
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800fa5a:	ea4c 040e 	orr.w	r4, ip, lr
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800fa5e:	f002 fa3b 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	while (len != 0 && tries < 6) 
 800fa62:	3e01      	subs	r6, #1
	if (result) 
 800fa64:	b9a8      	cbnz	r0, 800fa92 <dmp_reset_fifo.isra.0+0xc6>
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800fa66:	f89d 2004 	ldrb.w	r2, [sp, #4]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800fa6a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800fa6e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
        
		result |= dmp_get_fifo_length(s, &len);
		if (result) 
 800fa72:	b9ac      	cbnz	r4, 800faa0 <dmp_reset_fifo.isra.0+0xd4>
	while (len != 0 && tries < 6) 
 800fa74:	b113      	cbz	r3, 800fa7c <dmp_reset_fifo.isra.0+0xb0>
 800fa76:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
 800fa7a:	d1ac      	bne.n	800f9d6 <dmp_reset_fifo.isra.0+0xa>
        
		tries++;
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800fa7c:	7f2a      	ldrb	r2, [r5, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800fa7e:	2103      	movs	r1, #3
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800fa80:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800fa84:	4628      	mov	r0, r5
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800fa86:	772a      	strb	r2, [r5, #28]
    
	return result;
}
 800fa88:	b002      	add	sp, #8
 800fa8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800fa8e:	f002 b9ab 	b.w	8011de8 <inv_icm20948_write_single_mems_reg>
		s->fifo_info.fifoError = -1;
 800fa92:	f04f 33ff 	mov.w	r3, #4294967295
 800fa96:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
		if (result) 
 800fa9a:	ea54 0300 	orrs.w	r3, r4, r0
 800fa9e:	d0ed      	beq.n	800fa7c <dmp_reset_fifo.isra.0+0xb0>
}
 800faa0:	b002      	add	sp, #8
 800faa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faa6:	bf00      	nop

0800faa8 <dmp_get_fifo_all.constprop.0>:
*              Max number of bytes to read from the FIFO that buffer is still able to sustain.
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
 800faa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
{
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
		*reset = 0;
 800faac:	2500      	movs	r5, #0
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
 800faae:	b083      	sub	sp, #12
		*reset = 0;
 800fab0:	601d      	str	r5, [r3, #0]
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
 800fab2:	461e      	mov	r6, r3
 800fab4:	4689      	mov	r9, r1
 800fab6:	4690      	mov	r8, r2
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800fab8:	ab01      	add	r3, sp, #4
 800faba:	2202      	movs	r2, #2
 800fabc:	2170      	movs	r1, #112	; 0x70
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
 800fabe:	4607      	mov	r7, r0
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800fac0:	f002 fa0a 	bl	8011ed8 <inv_icm20948_read_mems_reg>
	if (result) 
 800fac4:	4604      	mov	r4, r0
 800fac6:	b9d8      	cbnz	r0, 800fb00 <dmp_get_fifo_all.constprop.0+0x58>
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800fac8:	f89d 3004 	ldrb.w	r3, [sp, #4]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800facc:	f89d 5005 	ldrb.w	r5, [sp, #5]
		s->fifo_info.fifoError = result;
		return 0;
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800fad0:	eb15 2503 	adds.w	r5, r5, r3, lsl #8
 800fad4:	d010      	beq.n	800faf8 <dmp_get_fifo_all.constprop.0+0x50>
		return 0;
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800fad6:	45a9      	cmp	r9, r5
 800fad8:	d318      	bcc.n	800fb0c <dmp_get_fifo_all.constprop.0+0x64>
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800fada:	1b2a      	subs	r2, r5, r4
 800fadc:	2a10      	cmp	r2, #16
 800fade:	bf28      	it	cs
 800fae0:	2210      	movcs	r2, #16
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800fae2:	eb08 0304 	add.w	r3, r8, r4
 800fae6:	2172      	movs	r1, #114	; 0x72
 800fae8:	4638      	mov	r0, r7
        bytesRead += thisLen;
 800faea:	4414      	add	r4, r2
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800faec:	f002 f9f4 	bl	8011ed8 <inv_icm20948_read_mems_reg>
        if (result)
 800faf0:	4606      	mov	r6, r0
 800faf2:	b9c8      	cbnz	r0, 800fb28 <dmp_get_fifo_all.constprop.0+0x80>
    while (bytesRead<len) 
 800faf4:	42a5      	cmp	r5, r4
 800faf6:	d8f0      	bhi.n	800fada <dmp_get_fifo_all.constprop.0+0x32>
	if (result) {
		s->fifo_info.fifoError = result;
		return 0;
	}
	return in_fifo;
}
 800faf8:	4628      	mov	r0, r5
 800fafa:	b003      	add	sp, #12
 800fafc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		s->fifo_info.fifoError = result;
 800fb00:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
}
 800fb04:	4628      	mov	r0, r5
 800fb06:	b003      	add	sp, #12
 800fb08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dmp_reset_fifo(s);
 800fb0c:	4638      	mov	r0, r7
 800fb0e:	f7ff ff5d 	bl	800f9cc <dmp_reset_fifo.isra.0>
			*reset = 1;
 800fb12:	4625      	mov	r5, r4
		s->fifo_info.fifoError = -1;
 800fb14:	f04f 32ff 	mov.w	r2, #4294967295
			*reset = 1;
 800fb18:	2301      	movs	r3, #1
}
 800fb1a:	4628      	mov	r0, r5
		s->fifo_info.fifoError = -1;
 800fb1c:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
			*reset = 1;
 800fb20:	6033      	str	r3, [r6, #0]
}
 800fb22:	b003      	add	sp, #12
 800fb24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			dmp_reset_fifo(s);
 800fb28:	4638      	mov	r0, r7
 800fb2a:	f7ff ff4f 	bl	800f9cc <dmp_reset_fifo.isra.0>
		return 0;
 800fb2e:	2500      	movs	r5, #0
}
 800fb30:	4628      	mov	r0, r5
		s->fifo_info.fifoError = result;
 800fb32:	f8c7 6098 	str.w	r6, [r7, #152]	; 0x98
}
 800fb36:	b003      	add	sp, #12
 800fb38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800fb3c <inv_icm20948_identify_interrupt>:
{
 800fb3c:	b530      	push	{r4, r5, lr}
 800fb3e:	4605      	mov	r5, r0
 800fb40:	b083      	sub	sp, #12
    if(int_read)
 800fb42:	b1d1      	cbz	r1, 800fb7a <inv_icm20948_identify_interrupt+0x3e>
        *int_read = 0;
 800fb44:	2300      	movs	r3, #0
 800fb46:	460c      	mov	r4, r1
 800fb48:	800b      	strh	r3, [r1, #0]
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800fb4a:	2201      	movs	r2, #1
 800fb4c:	f10d 0307 	add.w	r3, sp, #7
 800fb50:	2119      	movs	r1, #25
 800fb52:	f002 f9c1 	bl	8011ed8 <inv_icm20948_read_mems_reg>
        *int_read = int_status;
 800fb56:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fb5a:	8023      	strh	r3, [r4, #0]
    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800fb5c:	2201      	movs	r2, #1
 800fb5e:	f10d 0307 	add.w	r3, sp, #7
 800fb62:	2118      	movs	r1, #24
 800fb64:	4628      	mov	r0, r5
 800fb66:	f002 f9b7 	bl	8011ed8 <inv_icm20948_read_mems_reg>
		*int_read |= (int_status << 8);
 800fb6a:	8823      	ldrh	r3, [r4, #0]
 800fb6c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fb70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800fb74:	8023      	strh	r3, [r4, #0]
}
 800fb76:	b003      	add	sp, #12
 800fb78:	bd30      	pop	{r4, r5, pc}
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800fb7a:	f10d 0307 	add.w	r3, sp, #7
 800fb7e:	2201      	movs	r2, #1
 800fb80:	2119      	movs	r1, #25
 800fb82:	f002 f9a9 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800fb86:	f10d 0307 	add.w	r3, sp, #7
 800fb8a:	2201      	movs	r2, #1
 800fb8c:	2118      	movs	r1, #24
 800fb8e:	4628      	mov	r0, r5
 800fb90:	f002 f9a2 	bl	8011ed8 <inv_icm20948_read_mems_reg>
}
 800fb94:	b003      	add	sp, #12
 800fb96:	bd30      	pop	{r4, r5, pc}

0800fb98 <inv_icm20948_fifo_swmirror>:

	return 0;
}

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800fb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int reset=0; 

	*total_sample_cnt = 0;

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800fb9c:	f8d1 e000 	ldr.w	lr, [r1]
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800fba0:	4fa3      	ldr	r7, [pc, #652]	; (800fe30 <inv_icm20948_fifo_swmirror+0x298>)
{
 800fba2:	b085      	sub	sp, #20
 800fba4:	461c      	mov	r4, r3
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800fba6:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
	int reset=0; 
 800fbaa:	f04f 0300 	mov.w	r3, #0
{
 800fbae:	4688      	mov	r8, r1
 800fbb0:	4616      	mov	r6, r2
 800fbb2:	9001      	str	r0, [sp, #4]
	int reset=0; 
 800fbb4:	9303      	str	r3, [sp, #12]
	*total_sample_cnt = 0;
 800fbb6:	8013      	strh	r3, [r2, #0]
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800fbb8:	da14      	bge.n	800fbe4 <inv_icm20948_fifo_swmirror+0x4c>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800fbba:	eb07 020e 	add.w	r2, r7, lr
 800fbbe:	f5ce 6180 	rsb	r1, lr, #1024	; 0x400
 800fbc2:	ab03      	add	r3, sp, #12
 800fbc4:	f7ff ff70 	bl	800faa8 <dmp_get_fifo_all.constprop.0>
 800fbc8:	f8d8 2000 	ldr.w	r2, [r8]

		if (reset)
 800fbcc:	9b03      	ldr	r3, [sp, #12]
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800fbce:	eb00 0e02 	add.w	lr, r0, r2
 800fbd2:	f8c8 e000 	str.w	lr, [r8]
		if (reset)
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	f040 8161 	bne.w	800fe9e <inv_icm20948_fifo_swmirror+0x306>
	while (fifo_idx < fifo_size) {
 800fbdc:	f1be 0f00 	cmp.w	lr, #0
 800fbe0:	f340 8093 	ble.w	800fd0a <inv_icm20948_fifo_swmirror+0x172>
	if (header & ~header_bit_mask)
 800fbe4:	f8df b24c 	ldr.w	fp, [pc, #588]	; 800fe34 <inv_icm20948_fifo_swmirror+0x29c>
	int fifo_idx = 0;
 800fbe8:	f04f 0c00 	mov.w	ip, #0
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800fbec:	eb07 000c 	add.w	r0, r7, ip
	*header = (((unsigned short)data[0])<<8) | data[1];
 800fbf0:	f817 200c 	ldrb.w	r2, [r7, ip]
 800fbf4:	7843      	ldrb	r3, [r0, #1]
 800fbf6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (*header & ACCEL_SET) {
 800fbfa:	041a      	lsls	r2, r3, #16
 800fbfc:	f100 80a1 	bmi.w	800fd42 <inv_icm20948_fifo_swmirror+0x1aa>
	if (*header & GYRO_SET) {
 800fc00:	0459      	lsls	r1, r3, #17
 800fc02:	f100 80d6 	bmi.w	800fdb2 <inv_icm20948_fifo_swmirror+0x21a>
	if (*header & CPASS_SET) {
 800fc06:	049a      	lsls	r2, r3, #18
 800fc08:	f100 80c8 	bmi.w	800fd9c <inv_icm20948_fifo_swmirror+0x204>
	int sz = HEADER_SZ; // 2 for header
 800fc0c:	2102      	movs	r1, #2
	if (*header & ALS_SET) {
 800fc0e:	04da      	lsls	r2, r3, #19
 800fc10:	f140 80e8 	bpl.w	800fde4 <inv_icm20948_fifo_swmirror+0x24c>
		sz += ALS_DATA_SZ;
 800fc14:	3108      	adds	r1, #8
		if (sample_cnt_array)
 800fc16:	2c00      	cmp	r4, #0
 800fc18:	f000 8119 	beq.w	800fe4e <inv_icm20948_fifo_swmirror+0x2b6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800fc1c:	8962      	ldrh	r2, [r4, #10]
	if (*header & QUAT6_SET) {
 800fc1e:	051d      	lsls	r5, r3, #20
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800fc20:	f102 0201 	add.w	r2, r2, #1
 800fc24:	8162      	strh	r2, [r4, #10]
	if (*header & QUAT6_SET) {
 800fc26:	f140 80f3 	bpl.w	800fe10 <inv_icm20948_fifo_swmirror+0x278>
		sz += QUAT6_DATA_SZ;
 800fc2a:	310c      	adds	r1, #12
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800fc2c:	8be2      	ldrh	r2, [r4, #30]
 800fc2e:	3201      	adds	r2, #1
 800fc30:	83e2      	strh	r2, [r4, #30]
	if (*header & QUAT9_SET) {
 800fc32:	055a      	lsls	r2, r3, #21
 800fc34:	d503      	bpl.n	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
		sz += QUAT9_DATA_SZ;
 800fc36:	310e      	adds	r1, #14
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800fc38:	8ae2      	ldrh	r2, [r4, #22]
 800fc3a:	3201      	adds	r2, #1
 800fc3c:	82e2      	strh	r2, [r4, #22]
	if (*header & PQUAT6_SET) 
 800fc3e:	059d      	lsls	r5, r3, #22
		sz += PQUAT6_DATA_SZ;
 800fc40:	bf48      	it	mi
 800fc42:	3106      	addmi	r1, #6
	if (*header & GEOMAG_SET) {
 800fc44:	05da      	lsls	r2, r3, #23
 800fc46:	d574      	bpl.n	800fd32 <inv_icm20948_fifo_swmirror+0x19a>
		sz += GEOMAG_DATA_SZ;
 800fc48:	f101 020e 	add.w	r2, r1, #14
		if (sample_cnt_array)
 800fc4c:	2c00      	cmp	r4, #0
 800fc4e:	f000 8102 	beq.w	800fe56 <inv_icm20948_fifo_swmirror+0x2be>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800fc52:	8d25      	ldrh	r5, [r4, #40]	; 0x28
 800fc54:	3501      	adds	r5, #1
 800fc56:	8525      	strh	r5, [r4, #40]	; 0x28
	if (*header & CPASS_CALIBR_SET) {
 800fc58:	069d      	lsls	r5, r3, #26
 800fc5a:	f140 80d3 	bpl.w	800fe04 <inv_icm20948_fifo_swmirror+0x26c>
		sz += CPASS_CALIBR_DATA_SZ;
 800fc5e:	f101 021a 	add.w	r2, r1, #26
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800fc62:	88a1      	ldrh	r1, [r4, #4]
	if (*header & PED_STEPDET_SET) {
 800fc64:	06dd      	lsls	r5, r3, #27
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800fc66:	f101 0101 	add.w	r1, r1, #1
 800fc6a:	80a1      	strh	r1, [r4, #4]
	if (*header & PED_STEPDET_SET) {
 800fc6c:	d503      	bpl.n	800fc76 <inv_icm20948_fifo_swmirror+0xde>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fc6e:	3204      	adds	r2, #4
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800fc70:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 800fc72:	3101      	adds	r1, #1
 800fc74:	84a1      	strh	r1, [r4, #36]	; 0x24
	if (*header & HEADER2_SET) {
 800fc76:	f013 0508 	ands.w	r5, r3, #8
 800fc7a:	d058      	beq.n	800fd2e <inv_icm20948_fifo_swmirror+0x196>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800fc7c:	8840      	ldrh	r0, [r0, #2]
 800fc7e:	ba40      	rev16	r0, r0
 800fc80:	b281      	uxth	r1, r0
	if (*header2 & ACCEL_ACCURACY_SET) {
 800fc82:	0440      	lsls	r0, r0, #17
		sz += ACCEL_ACCURACY_SZ;
 800fc84:	bf4c      	ite	mi
 800fc86:	1d10      	addmi	r0, r2, #4
		sz += HEADER2_SZ;
 800fc88:	1c90      	addpl	r0, r2, #2
		sz += GYRO_ACCURACY_SZ;
 800fc8a:	f401 5980 	and.w	r9, r1, #4096	; 0x1000
	if (*header2 & GYRO_ACCURACY_SET) {
 800fc8e:	048a      	lsls	r2, r1, #18
		sz += GYRO_ACCURACY_SZ;
 800fc90:	bf48      	it	mi
 800fc92:	3002      	addmi	r0, #2
	if (*header2 & CPASS_ACCURACY_SET) {
 800fc94:	f401 6280 	and.w	r2, r1, #1024	; 0x400
 800fc98:	f001 0a80 	and.w	sl, r1, #128	; 0x80
 800fc9c:	f1b9 0f00 	cmp.w	r9, #0
 800fca0:	d000      	beq.n	800fca4 <inv_icm20948_fifo_swmirror+0x10c>
		sz += CPASS_ACCURACY_SZ;
 800fca2:	3002      	adds	r0, #2
	if (*header2 & FLIP_PICKUP_SET) {
 800fca4:	2a00      	cmp	r2, #0
 800fca6:	f000 808b 	beq.w	800fdc0 <inv_icm20948_fifo_swmirror+0x228>
		sz += FLIP_PICKUP_SZ;
 800fcaa:	1c82      	adds	r2, r0, #2
		if (sample_cnt_array)
 800fcac:	2c00      	cmp	r4, #0
 800fcae:	f000 80b8 	beq.w	800fe22 <inv_icm20948_fifo_swmirror+0x28a>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800fcb2:	f8b4 905c 	ldrh.w	r9, [r4, #92]	; 0x5c
 800fcb6:	f109 0901 	add.w	r9, r9, #1
 800fcba:	f8a4 905c 	strh.w	r9, [r4, #92]	; 0x5c
	if (*header2 & ACT_RECOG_SET) {
 800fcbe:	f1ba 0f00 	cmp.w	sl, #0
 800fcc2:	d006      	beq.n	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
		sz += ACT_RECOG_SZ;
 800fcc4:	f100 0208 	add.w	r2, r0, #8
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800fcc8:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800fccc:	3001      	adds	r0, #1
 800fcce:	f8a4 005e 	strh.w	r0, [r4, #94]	; 0x5e
	sz += ODR_CNT_GYRO_SZ;
 800fcd2:	3202      	adds	r2, #2
		if (fifo_size-fifo_idx < need_sz)
 800fcd4:	ebae 000c 	sub.w	r0, lr, ip
 800fcd8:	4290      	cmp	r0, r2
 800fcda:	db16      	blt.n	800fd0a <inv_icm20948_fifo_swmirror+0x172>
	if (header == 0)
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f000 80db 	beq.w	800fe98 <inv_icm20948_fifo_swmirror+0x300>
	if (header & ~header_bit_mask)
 800fce2:	ea13 0f0b 	tst.w	r3, fp
 800fce6:	f040 80d7 	bne.w	800fe98 <inv_icm20948_fifo_swmirror+0x300>
	if (header & HEADER2_SET) {
 800fcea:	b13d      	cbz	r5, 800fcfc <inv_icm20948_fifo_swmirror+0x164>
		if (header2 == 0)
 800fcec:	2900      	cmp	r1, #0
 800fcee:	f000 80d3 	beq.w	800fe98 <inv_icm20948_fifo_swmirror+0x300>
		if (header2 & ~header2_bit_mask)
 800fcf2:	f421 41e9 	bic.w	r1, r1, #29824	; 0x7480
 800fcf6:	2900      	cmp	r1, #0
 800fcf8:	f040 80ce 	bne.w	800fe98 <inv_icm20948_fifo_swmirror+0x300>
		(*total_sample_cnt)++;
 800fcfc:	8833      	ldrh	r3, [r6, #0]
		fifo_idx += need_sz;
 800fcfe:	4494      	add	ip, r2
		(*total_sample_cnt)++;
 800fd00:	3301      	adds	r3, #1
	while (fifo_idx < fifo_size) {
 800fd02:	45f4      	cmp	ip, lr
		(*total_sample_cnt)++;
 800fd04:	8033      	strh	r3, [r6, #0]
	while (fifo_idx < fifo_size) {
 800fd06:	f6ff af71 	blt.w	800fbec <inv_icm20948_fifo_swmirror+0x54>
	if (sample_cnt_array) {
 800fd0a:	2c00      	cmp	r4, #0
 800fd0c:	f000 80cd 	beq.w	800feaa <inv_icm20948_fifo_swmirror+0x312>
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800fd10:	8aa0      	ldrh	r0, [r4, #20]
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800fd12:	8be3      	ldrh	r3, [r4, #30]
 800fd14:	8a61      	ldrh	r1, [r4, #18]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800fd16:	88e2      	ldrh	r2, [r4, #6]
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800fd18:	4419      	add	r1, r3
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800fd1a:	4403      	add	r3, r0
 800fd1c:	82a3      	strh	r3, [r4, #20]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800fd1e:	8ae3      	ldrh	r3, [r4, #22]
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800fd20:	8261      	strh	r1, [r4, #18]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800fd22:	4413      	add	r3, r2

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
			goto error;

	return MPU_SUCCESS;
 800fd24:	2000      	movs	r0, #0
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800fd26:	80e3      	strh	r3, [r4, #6]
	
error:
	*fifo_sw_size = 0;
	return -1;
	
}
 800fd28:	b005      	add	sp, #20
 800fd2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*header2 = 0;
 800fd2e:	4629      	mov	r1, r5
 800fd30:	e7cf      	b.n	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
	if (*header & CPASS_CALIBR_SET) {
 800fd32:	069a      	lsls	r2, r3, #26
 800fd34:	d44c      	bmi.n	800fdd0 <inv_icm20948_fifo_swmirror+0x238>
	if (*header & PED_STEPDET_SET) {
 800fd36:	06dd      	lsls	r5, r3, #27
 800fd38:	d571      	bpl.n	800fe1e <inv_icm20948_fifo_swmirror+0x286>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fd3a:	1d0a      	adds	r2, r1, #4
		if (sample_cnt_array)
 800fd3c:	2c00      	cmp	r4, #0
 800fd3e:	d197      	bne.n	800fc70 <inv_icm20948_fifo_swmirror+0xd8>
 800fd40:	e799      	b.n	800fc76 <inv_icm20948_fifo_swmirror+0xde>
		if (sample_cnt_array)
 800fd42:	2c00      	cmp	r4, #0
 800fd44:	d078      	beq.n	800fe38 <inv_icm20948_fifo_swmirror+0x2a0>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800fd46:	8862      	ldrh	r2, [r4, #2]
 800fd48:	3201      	adds	r2, #1
 800fd4a:	8062      	strh	r2, [r4, #2]
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800fd4c:	f8b4 2054 	ldrh.w	r2, [r4, #84]	; 0x54
	if (*header & GYRO_SET) {
 800fd50:	045d      	lsls	r5, r3, #17
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800fd52:	f102 0201 	add.w	r2, r2, #1
 800fd56:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
	if (*header & GYRO_SET) {
 800fd5a:	f140 8081 	bpl.w	800fe60 <inv_icm20948_fifo_swmirror+0x2c8>
 800fd5e:	251a      	movs	r5, #26
 800fd60:	211c      	movs	r1, #28
 800fd62:	f04f 0914 	mov.w	r9, #20
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800fd66:	8c22      	ldrh	r2, [r4, #32]
 800fd68:	3201      	adds	r2, #1
 800fd6a:	8422      	strh	r2, [r4, #32]
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800fd6c:	8922      	ldrh	r2, [r4, #8]
 800fd6e:	3201      	adds	r2, #1
 800fd70:	8122      	strh	r2, [r4, #8]
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800fd72:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 800fd76:	3201      	adds	r2, #1
 800fd78:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
	if (*header & CPASS_SET) {
 800fd7c:	049a      	lsls	r2, r3, #18
 800fd7e:	d410      	bmi.n	800fda2 <inv_icm20948_fifo_swmirror+0x20a>
	if (*header & ALS_SET) {
 800fd80:	04dd      	lsls	r5, r3, #19
 800fd82:	f53f af4b 	bmi.w	800fc1c <inv_icm20948_fifo_swmirror+0x84>
	if (*header & QUAT6_SET) {
 800fd86:	051a      	lsls	r2, r3, #20
 800fd88:	d47b      	bmi.n	800fe82 <inv_icm20948_fifo_swmirror+0x2ea>
		sz += GYRO_BIAS_DATA_SZ;
 800fd8a:	4649      	mov	r1, r9
	if (*header & QUAT9_SET) {
 800fd8c:	055a      	lsls	r2, r3, #21
 800fd8e:	f57f af56 	bpl.w	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
		sz += QUAT9_DATA_SZ;
 800fd92:	310e      	adds	r1, #14
		if (sample_cnt_array)
 800fd94:	2c00      	cmp	r4, #0
 800fd96:	f43f af52 	beq.w	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
 800fd9a:	e74d      	b.n	800fc38 <inv_icm20948_fifo_swmirror+0xa0>
		if (sample_cnt_array)
 800fd9c:	2c00      	cmp	r4, #0
 800fd9e:	d06e      	beq.n	800fe7e <inv_icm20948_fifo_swmirror+0x2e6>
		sz += CPASS_DATA_SZ;
 800fda0:	2508      	movs	r5, #8
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800fda2:	8ba2      	ldrh	r2, [r4, #28]
 800fda4:	3201      	adds	r2, #1
 800fda6:	83a2      	strh	r2, [r4, #28]
	if (*header & ALS_SET) {
 800fda8:	04da      	lsls	r2, r3, #19
 800fdaa:	d526      	bpl.n	800fdfa <inv_icm20948_fifo_swmirror+0x262>
		sz += ALS_DATA_SZ;
 800fdac:	f105 0108 	add.w	r1, r5, #8
		if (sample_cnt_array)
 800fdb0:	e734      	b.n	800fc1c <inv_icm20948_fifo_swmirror+0x84>
		if (sample_cnt_array)
 800fdb2:	2c00      	cmp	r4, #0
 800fdb4:	d05c      	beq.n	800fe70 <inv_icm20948_fifo_swmirror+0x2d8>
 800fdb6:	2514      	movs	r5, #20
 800fdb8:	2116      	movs	r1, #22
 800fdba:	f04f 090e 	mov.w	r9, #14
 800fdbe:	e7d2      	b.n	800fd66 <inv_icm20948_fifo_swmirror+0x1ce>
	if (*header2 & ACT_RECOG_SET) {
 800fdc0:	f1ba 0f00 	cmp.w	sl, #0
 800fdc4:	d075      	beq.n	800feb2 <inv_icm20948_fifo_swmirror+0x31a>
		sz += ACT_RECOG_SZ;
 800fdc6:	1d82      	adds	r2, r0, #6
		if (sample_cnt_array)
 800fdc8:	2c00      	cmp	r4, #0
 800fdca:	f47f af7d 	bne.w	800fcc8 <inv_icm20948_fifo_swmirror+0x130>
 800fdce:	e780      	b.n	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
		sz += CPASS_CALIBR_DATA_SZ;
 800fdd0:	f101 020c 	add.w	r2, r1, #12
		if (sample_cnt_array)
 800fdd4:	2c00      	cmp	r4, #0
 800fdd6:	f47f af44 	bne.w	800fc62 <inv_icm20948_fifo_swmirror+0xca>
	if (*header & PED_STEPDET_SET) {
 800fdda:	06d9      	lsls	r1, r3, #27
 800fddc:	f57f af4b 	bpl.w	800fc76 <inv_icm20948_fifo_swmirror+0xde>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fde0:	3204      	adds	r2, #4
		if (sample_cnt_array)
 800fde2:	e748      	b.n	800fc76 <inv_icm20948_fifo_swmirror+0xde>
	if (*header & QUAT6_SET) {
 800fde4:	051d      	lsls	r5, r3, #20
 800fde6:	d5d1      	bpl.n	800fd8c <inv_icm20948_fifo_swmirror+0x1f4>
		sz += QUAT6_DATA_SZ;
 800fde8:	310c      	adds	r1, #12
		if (sample_cnt_array)
 800fdea:	2c00      	cmp	r4, #0
 800fdec:	f47f af1e 	bne.w	800fc2c <inv_icm20948_fifo_swmirror+0x94>
	if (*header & QUAT9_SET) {
 800fdf0:	055d      	lsls	r5, r3, #21
 800fdf2:	f57f af24 	bpl.w	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
		sz += QUAT9_DATA_SZ;
 800fdf6:	310e      	adds	r1, #14
		if (sample_cnt_array)
 800fdf8:	e721      	b.n	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
	if (*header & QUAT6_SET) {
 800fdfa:	051a      	lsls	r2, r3, #20
 800fdfc:	d53b      	bpl.n	800fe76 <inv_icm20948_fifo_swmirror+0x2de>
		sz += QUAT6_DATA_SZ;
 800fdfe:	f105 010c 	add.w	r1, r5, #12
		if (sample_cnt_array)
 800fe02:	e713      	b.n	800fc2c <inv_icm20948_fifo_swmirror+0x94>
	if (*header & PED_STEPDET_SET) {
 800fe04:	06dd      	lsls	r5, r3, #27
 800fe06:	f57f af36 	bpl.w	800fc76 <inv_icm20948_fifo_swmirror+0xde>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fe0a:	f101 0212 	add.w	r2, r1, #18
		if (sample_cnt_array)
 800fe0e:	e72f      	b.n	800fc70 <inv_icm20948_fifo_swmirror+0xd8>
	if (*header & QUAT9_SET) {
 800fe10:	055d      	lsls	r5, r3, #21
 800fe12:	f53f af10 	bmi.w	800fc36 <inv_icm20948_fifo_swmirror+0x9e>
 800fe16:	e712      	b.n	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
	if (*header & PED_STEPDET_SET) {
 800fe18:	06dd      	lsls	r5, r3, #27
 800fe1a:	d438      	bmi.n	800fe8e <inv_icm20948_fifo_swmirror+0x2f6>
		sz += GEOMAG_DATA_SZ;
 800fe1c:	4611      	mov	r1, r2
 800fe1e:	460a      	mov	r2, r1
 800fe20:	e729      	b.n	800fc76 <inv_icm20948_fifo_swmirror+0xde>
	if (*header2 & ACT_RECOG_SET) {
 800fe22:	f1ba 0f00 	cmp.w	sl, #0
 800fe26:	f43f af54 	beq.w	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
		sz += ACT_RECOG_SZ;
 800fe2a:	f100 0208 	add.w	r2, r0, #8
		if (sample_cnt_array)
 800fe2e:	e750      	b.n	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
 800fe30:	2000d4e4 	.word	0x2000d4e4
 800fe34:	ffff0087 	.word	0xffff0087
	if (*header & GYRO_SET) {
 800fe38:	045a      	lsls	r2, r3, #17
 800fe3a:	d515      	bpl.n	800fe68 <inv_icm20948_fifo_swmirror+0x2d0>
 800fe3c:	221a      	movs	r2, #26
 800fe3e:	2114      	movs	r1, #20
	if (*header & CPASS_SET) {
 800fe40:	049d      	lsls	r5, r3, #18
 800fe42:	f57f aee4 	bpl.w	800fc0e <inv_icm20948_fifo_swmirror+0x76>
		sz += CPASS_DATA_SZ;
 800fe46:	4611      	mov	r1, r2
	if (*header & ALS_SET) {
 800fe48:	04dd      	lsls	r5, r3, #19
 800fe4a:	d5cb      	bpl.n	800fde4 <inv_icm20948_fifo_swmirror+0x24c>
		sz += ALS_DATA_SZ;
 800fe4c:	3108      	adds	r1, #8
	if (*header & QUAT6_SET) {
 800fe4e:	051a      	lsls	r2, r3, #20
 800fe50:	d59c      	bpl.n	800fd8c <inv_icm20948_fifo_swmirror+0x1f4>
		sz += QUAT6_DATA_SZ;
 800fe52:	310c      	adds	r1, #12
		if (sample_cnt_array)
 800fe54:	e7cc      	b.n	800fdf0 <inv_icm20948_fifo_swmirror+0x258>
	if (*header & CPASS_CALIBR_SET) {
 800fe56:	069d      	lsls	r5, r3, #26
 800fe58:	d5de      	bpl.n	800fe18 <inv_icm20948_fifo_swmirror+0x280>
		sz += CPASS_CALIBR_DATA_SZ;
 800fe5a:	f101 021a 	add.w	r2, r1, #26
		if (sample_cnt_array)
 800fe5e:	e7bc      	b.n	800fdda <inv_icm20948_fifo_swmirror+0x242>
	if (*header & CPASS_SET) {
 800fe60:	049d      	lsls	r5, r3, #18
 800fe62:	d503      	bpl.n	800fe6c <inv_icm20948_fifo_swmirror+0x2d4>
		sz += CPASS_DATA_SZ;
 800fe64:	250e      	movs	r5, #14
 800fe66:	e79c      	b.n	800fda2 <inv_icm20948_fifo_swmirror+0x20a>
	if (*header & CPASS_SET) {
 800fe68:	049a      	lsls	r2, r3, #18
 800fe6a:	d413      	bmi.n	800fe94 <inv_icm20948_fifo_swmirror+0x2fc>
		sz += ACCEL_DATA_SZ;
 800fe6c:	2108      	movs	r1, #8
 800fe6e:	e6ce      	b.n	800fc0e <inv_icm20948_fifo_swmirror+0x76>
 800fe70:	2214      	movs	r2, #20
 800fe72:	210e      	movs	r1, #14
 800fe74:	e7e4      	b.n	800fe40 <inv_icm20948_fifo_swmirror+0x2a8>
	if (*header & QUAT9_SET) {
 800fe76:	0559      	lsls	r1, r3, #21
 800fe78:	d406      	bmi.n	800fe88 <inv_icm20948_fifo_swmirror+0x2f0>
 800fe7a:	4629      	mov	r1, r5
 800fe7c:	e6df      	b.n	800fc3e <inv_icm20948_fifo_swmirror+0xa6>
		sz += CPASS_DATA_SZ;
 800fe7e:	2108      	movs	r1, #8
 800fe80:	e7e2      	b.n	800fe48 <inv_icm20948_fifo_swmirror+0x2b0>
		sz += QUAT6_DATA_SZ;
 800fe82:	f109 010c 	add.w	r1, r9, #12
		if (sample_cnt_array)
 800fe86:	e6d1      	b.n	800fc2c <inv_icm20948_fifo_swmirror+0x94>
		sz += QUAT9_DATA_SZ;
 800fe88:	f105 010e 	add.w	r1, r5, #14
		if (sample_cnt_array)
 800fe8c:	e6d4      	b.n	800fc38 <inv_icm20948_fifo_swmirror+0xa0>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fe8e:	f101 0212 	add.w	r2, r1, #18
		if (sample_cnt_array)
 800fe92:	e6f0      	b.n	800fc76 <inv_icm20948_fifo_swmirror+0xde>
		sz += CPASS_DATA_SZ;
 800fe94:	210e      	movs	r1, #14
 800fe96:	e7d7      	b.n	800fe48 <inv_icm20948_fifo_swmirror+0x2b0>
			dmp_reset_fifo(s);
 800fe98:	9801      	ldr	r0, [sp, #4]
 800fe9a:	f7ff fd97 	bl	800f9cc <dmp_reset_fifo.isra.0>
	*fifo_sw_size = 0;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	f8c8 3000 	str.w	r3, [r8]
	return -1;
 800fea4:	f04f 30ff 	mov.w	r0, #4294967295
 800fea8:	e73e      	b.n	800fd28 <inv_icm20948_fifo_swmirror+0x190>
	return MPU_SUCCESS;
 800feaa:	4620      	mov	r0, r4
}
 800feac:	b005      	add	sp, #20
 800feae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feb2:	4602      	mov	r2, r0
 800feb4:	e70d      	b.n	800fcd2 <inv_icm20948_fifo_swmirror+0x13a>
 800feb6:	bf00      	nop

0800feb8 <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800feb8:	b570      	push	{r4, r5, r6, lr}
 800feba:	460d      	mov	r5, r1
    const unsigned char *fifo_ptr_start = fifo_ptr;  
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800febc:	f9b1 109a 	ldrsh.w	r1, [r1, #154]	; 0x9a
 800fec0:	f8b5 309a 	ldrh.w	r3, [r5, #154]	; 0x9a
 800fec4:	2900      	cmp	r1, #0
{
 800fec6:	4616      	mov	r6, r2
    if (fd->header & ACCEL_SET) {
 800fec8:	db63      	blt.n	800ff92 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xda>
 800feca:	4614      	mov	r4, r2
        fd->accel[1] = fd->accel_s[1] << 15;
        fd->accel[2] = fd->accel_s[2] << 15;
        fifo_ptr += ACCEL_DATA_SZ;
    }

    if (fd->header & GYRO_SET) {
 800fecc:	0459      	lsls	r1, r3, #17
 800fece:	d518      	bpl.n	800ff02 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x4a>
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800fed0:	8822      	ldrh	r2, [r4, #0]
 800fed2:	ba52      	rev16	r2, r2
 800fed4:	f8a5 2040 	strh.w	r2, [r5, #64]	; 0x40
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800fed8:	8862      	ldrh	r2, [r4, #2]
 800feda:	ba52      	rev16	r2, r2
 800fedc:	f8a5 2042 	strh.w	r2, [r5, #66]	; 0x42
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800fee0:	88a2      	ldrh	r2, [r4, #4]
 800fee2:	ba52      	rev16	r2, r2
 800fee4:	f8a5 2044 	strh.w	r2, [r5, #68]	; 0x44
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800fee8:	88e2      	ldrh	r2, [r4, #6]
 800feea:	ba52      	rev16	r2, r2
 800feec:	f8a5 2046 	strh.w	r2, [r5, #70]	; 0x46
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800fef0:	8922      	ldrh	r2, [r4, #8]
 800fef2:	ba52      	rev16	r2, r2
 800fef4:	f8a5 2048 	strh.w	r2, [r5, #72]	; 0x48
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800fef8:	8962      	ldrh	r2, [r4, #10]
 800fefa:	ba52      	rev16	r2, r2
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
        fifo_ptr += GYRO_DATA_SZ;
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800fefc:	340c      	adds	r4, #12
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800fefe:	f8a5 204a 	strh.w	r2, [r5, #74]	; 0x4a
    }

    if (fd->header & CPASS_SET) {
 800ff02:	049a      	lsls	r2, r3, #18
 800ff04:	f100 809a 	bmi.w	801003c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x184>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
        fifo_ptr += CPASS_DATA_SZ;
    }

    if(fd->header & ALS_SET) {
 800ff08:	04d9      	lsls	r1, r3, #19
        fifo_ptr += ALS_DATA_SZ;
 800ff0a:	bf48      	it	mi
 800ff0c:	3408      	addmi	r4, #8
    }

    if (fd->header & QUAT6_SET) {
 800ff0e:	051a      	lsls	r2, r3, #20
 800ff10:	f100 8089 	bmi.w	8010026 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x16e>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
        fifo_ptr += QUAT6_DATA_SZ;
    }

    if (fd->header & QUAT9_SET) {
 800ff14:	0558      	lsls	r0, r3, #21
 800ff16:	d475      	bmi.n	8010004 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x14c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
        fifo_ptr += QUAT9_DATA_SZ;
    }

    if (fd->header & PED_STEPDET_SET) {
 800ff18:	06d9      	lsls	r1, r3, #27
 800ff1a:	d503      	bpl.n	800ff24 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x6c>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800ff1c:	f854 2b04 	ldr.w	r2, [r4], #4
 800ff20:	ba12      	rev	r2, r2
 800ff22:	672a      	str	r2, [r5, #112]	; 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
    }

    if (fd->header & GEOMAG_SET) {
 800ff24:	05da      	lsls	r2, r3, #23
 800ff26:	d45c      	bmi.n	800ffe2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12a>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
        fifo_ptr += GEOMAG_DATA_SZ;
    }

    if(fd->header & PRESSURE_SET) {
 800ff28:	0618      	lsls	r0, r3, #24
        fifo_ptr += PRESSURE_DATA_SZ;
 800ff2a:	bf48      	it	mi
 800ff2c:	3406      	addmi	r4, #6
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800ff2e:	0699      	lsls	r1, r3, #26
 800ff30:	d443      	bmi.n	800ffba <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x102>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800ff32:	f8b5 309c 	ldrh.w	r3, [r5, #156]	; 0x9c
 800ff36:	045a      	lsls	r2, r3, #17
 800ff38:	d504      	bpl.n	800ff44 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x8c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ff3a:	f834 2b02 	ldrh.w	r2, [r4], #2
 800ff3e:	ba52      	rev16	r2, r2
 800ff40:	f8a5 207a 	strh.w	r2, [r5, #122]	; 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800ff44:	0498      	lsls	r0, r3, #18
 800ff46:	d504      	bpl.n	800ff52 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x9a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ff48:	f834 2b02 	ldrh.w	r2, [r4], #2
 800ff4c:	ba52      	rev16	r2, r2
 800ff4e:	f8a5 207c 	strh.w	r2, [r5, #124]	; 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800ff52:	04d9      	lsls	r1, r3, #19
 800ff54:	d504      	bpl.n	800ff60 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xa8>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ff56:	f834 2b02 	ldrh.w	r2, [r4], #2
 800ff5a:	ba52      	rev16	r2, r2
 800ff5c:	f8a5 207e 	strh.w	r2, [r5, #126]	; 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800ff60:	055a      	lsls	r2, r3, #21
 800ff62:	d504      	bpl.n	800ff6e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xb6>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ff64:	f834 2b02 	ldrh.w	r2, [r4], #2
 800ff68:	ba52      	rev16	r2, r2
 800ff6a:	f8a5 2086 	strh.w	r2, [r5, #134]	; 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800ff6e:	061b      	lsls	r3, r3, #24
 800ff70:	d509      	bpl.n	800ff86 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xce>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ff72:	8823      	ldrh	r3, [r4, #0]
 800ff74:	ba5b      	rev16	r3, r3
 800ff76:	f8a5 3084 	strh.w	r3, [r5, #132]	; 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800ff7a:	f8d4 3002 	ldr.w	r3, [r4, #2]
 800ff7e:	ba1b      	rev	r3, r3
		fifo_ptr += ACT_RECOG_SZ;
 800ff80:	3406      	adds	r4, #6
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800ff82:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;

    fd->new_data = 1; // Record a new data set
 800ff86:	2301      	movs	r3, #1
	fifo_ptr += FOOTER_SZ;
 800ff88:	1ca0      	adds	r0, r4, #2
    fd->new_data = 1; // Record a new data set
 800ff8a:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0

    return fifo_ptr-fifo_ptr_start;
}
 800ff8e:	1b80      	subs	r0, r0, r6
 800ff90:	bd70      	pop	{r4, r5, r6, pc}
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800ff92:	8812      	ldrh	r2, [r2, #0]
 800ff94:	ba52      	rev16	r2, r2
 800ff96:	85aa      	strh	r2, [r5, #44]	; 0x2c
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800ff98:	b212      	sxth	r2, r2
        fd->accel[0] = fd->accel_s[0] << 15;
 800ff9a:	03d4      	lsls	r4, r2, #15
 800ff9c:	8872      	ldrh	r2, [r6, #2]
 800ff9e:	ba52      	rev16	r2, r2
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800ffa0:	85ea      	strh	r2, [r5, #46]	; 0x2e
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800ffa2:	b212      	sxth	r2, r2
        fd->accel[1] = fd->accel_s[1] << 15;
 800ffa4:	03d1      	lsls	r1, r2, #15
 800ffa6:	88b2      	ldrh	r2, [r6, #4]
 800ffa8:	ba52      	rev16	r2, r2
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800ffaa:	862a      	strh	r2, [r5, #48]	; 0x30
        fd->accel[2] = fd->accel_s[2] << 15;
 800ffac:	b212      	sxth	r2, r2
 800ffae:	03d2      	lsls	r2, r2, #15
        fd->accel[1] = fd->accel_s[1] << 15;
 800ffb0:	e9c5 410d 	strd	r4, r1, [r5, #52]	; 0x34
        fd->accel[2] = fd->accel_s[2] << 15;
 800ffb4:	63ea      	str	r2, [r5, #60]	; 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800ffb6:	1db4      	adds	r4, r6, #6
 800ffb8:	e788      	b.n	800fecc <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x14>
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800ffba:	6823      	ldr	r3, [r4, #0]
 800ffbc:	ba1b      	rev	r3, r3
 800ffbe:	666b      	str	r3, [r5, #100]	; 0x64
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800ffc0:	6863      	ldr	r3, [r4, #4]
 800ffc2:	ba1b      	rev	r3, r3
 800ffc4:	66ab      	str	r3, [r5, #104]	; 0x68
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800ffc6:	68a3      	ldr	r3, [r4, #8]
 800ffc8:	ba1b      	rev	r3, r3
 800ffca:	66eb      	str	r3, [r5, #108]	; 0x6c
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800ffcc:	6822      	ldr	r2, [r4, #0]
 800ffce:	6863      	ldr	r3, [r4, #4]
 800ffd0:	68a1      	ldr	r1, [r4, #8]
 800ffd2:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
 800ffd6:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
 800ffda:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800ffde:	340c      	adds	r4, #12
 800ffe0:	e7a7      	b.n	800ff32 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x7a>
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800ffe2:	6822      	ldr	r2, [r4, #0]
 800ffe4:	ba12      	rev	r2, r2
 800ffe6:	61ea      	str	r2, [r5, #28]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800ffe8:	6862      	ldr	r2, [r4, #4]
 800ffea:	ba12      	rev	r2, r2
 800ffec:	622a      	str	r2, [r5, #32]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800ffee:	68a2      	ldr	r2, [r4, #8]
 800fff0:	ba12      	rev	r2, r2
 800fff2:	626a      	str	r2, [r5, #36]	; 0x24
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800fff4:	7b62      	ldrb	r2, [r4, #13]
 800fff6:	7b21      	ldrb	r1, [r4, #12]
 800fff8:	0412      	lsls	r2, r2, #16
 800fffa:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
        fifo_ptr += GEOMAG_DATA_SZ;
 800fffe:	340e      	adds	r4, #14
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8010000:	62aa      	str	r2, [r5, #40]	; 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 8010002:	e791      	b.n	800ff28 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x70>
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 8010004:	6822      	ldr	r2, [r4, #0]
 8010006:	ba12      	rev	r2, r2
 8010008:	60ea      	str	r2, [r5, #12]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 801000a:	6862      	ldr	r2, [r4, #4]
 801000c:	ba12      	rev	r2, r2
 801000e:	612a      	str	r2, [r5, #16]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 8010010:	68a2      	ldr	r2, [r4, #8]
 8010012:	ba12      	rev	r2, r2
 8010014:	616a      	str	r2, [r5, #20]
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8010016:	7b62      	ldrb	r2, [r4, #13]
 8010018:	7b21      	ldrb	r1, [r4, #12]
 801001a:	0412      	lsls	r2, r2, #16
 801001c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
        fifo_ptr += QUAT9_DATA_SZ;
 8010020:	340e      	adds	r4, #14
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8010022:	61aa      	str	r2, [r5, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 8010024:	e778      	b.n	800ff18 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x60>
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 8010026:	6822      	ldr	r2, [r4, #0]
 8010028:	ba12      	rev	r2, r2
 801002a:	602a      	str	r2, [r5, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 801002c:	6862      	ldr	r2, [r4, #4]
 801002e:	ba12      	rev	r2, r2
 8010030:	606a      	str	r2, [r5, #4]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 8010032:	68a2      	ldr	r2, [r4, #8]
 8010034:	ba12      	rev	r2, r2
        fifo_ptr += QUAT6_DATA_SZ;
 8010036:	340c      	adds	r4, #12
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 8010038:	60aa      	str	r2, [r5, #8]
        fifo_ptr += QUAT6_DATA_SZ;
 801003a:	e76b      	b.n	800ff14 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x5c>
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 801003c:	8823      	ldrh	r3, [r4, #0]
 801003e:	ba5b      	rev16	r3, r3
 8010040:	f8a5 3074 	strh.w	r3, [r5, #116]	; 0x74
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 8010044:	8863      	ldrh	r3, [r4, #2]
 8010046:	ba5b      	rev16	r3, r3
 8010048:	f8a5 3076 	strh.w	r3, [r5, #118]	; 0x76
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 801004c:	88a3      	ldrh	r3, [r4, #4]
 801004e:	ba5b      	rev16	r3, r3
 8010050:	f8a5 3078 	strh.w	r3, [r5, #120]	; 0x78
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 8010054:	f105 0258 	add.w	r2, r5, #88	; 0x58
 8010058:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801005c:	f7fb fcec 	bl	800ba38 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 8010060:	6823      	ldr	r3, [r4, #0]
 8010062:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
 8010066:	88a2      	ldrh	r2, [r4, #4]
    if(fd->header & ALS_SET) {
 8010068:	f8b5 309a 	ldrh.w	r3, [r5, #154]	; 0x9a
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 801006c:	f8a5 2098 	strh.w	r2, [r5, #152]	; 0x98
        fifo_ptr += CPASS_DATA_SZ;
 8010070:	3406      	adds	r4, #6
 8010072:	e749      	b.n	800ff08 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x50>

08010074 <inv_icm20948_fifo_pop>:
{
 8010074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (*fifo_sw_size > 3) {
 8010078:	f8d3 e000 	ldr.w	lr, [r3]
 801007c:	f1be 0f03 	cmp.w	lr, #3
 8010080:	dc02      	bgt.n	8010088 <inv_icm20948_fifo_pop+0x14>
	return MPU_SUCCESS;
 8010082:	2000      	movs	r0, #0
}
 8010084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	*header = (((unsigned short)data[0])<<8) | data[1];
 8010088:	f8df 9118 	ldr.w	r9, [pc, #280]	; 80101a4 <inv_icm20948_fifo_pop+0x130>
 801008c:	f8df 8110 	ldr.w	r8, [pc, #272]	; 80101a0 <inv_icm20948_fifo_pop+0x12c>
 8010090:	4617      	mov	r7, r2
 8010092:	f8b9 2000 	ldrh.w	r2, [r9]
 8010096:	ba52      	rev16	r2, r2
 8010098:	461d      	mov	r5, r3
	if (*header & ACCEL_SET) {
 801009a:	b213      	sxth	r3, r2
 801009c:	2b00      	cmp	r3, #0
 801009e:	bfb5      	itete	lt
 80100a0:	f04f 0c14 	movlt.w	ip, #20
 80100a4:	f04f 0c0e 	movge.w	ip, #14
 80100a8:	2308      	movlt	r3, #8
 80100aa:	2302      	movge	r3, #2
	if (*header & GYRO_SET) {
 80100ac:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80100b0:	bf08      	it	eq
 80100b2:	469c      	moveq	ip, r3
	*header = (((unsigned short)data[0])<<8) | data[1];
 80100b4:	f8a8 209a 	strh.w	r2, [r8, #154]	; 0x9a
	if (*header & CPASS_SET) {
 80100b8:	b293      	uxth	r3, r2
 80100ba:	0492      	lsls	r2, r2, #18
		sz += CPASS_DATA_SZ;
 80100bc:	bf48      	it	mi
 80100be:	f10c 0c06 	addmi.w	ip, ip, #6
	if (*header & ALS_SET) {
 80100c2:	04dc      	lsls	r4, r3, #19
		sz += ALS_DATA_SZ;
 80100c4:	bf48      	it	mi
 80100c6:	f10c 0c08 	addmi.w	ip, ip, #8
	if (*header & QUAT6_SET) {
 80100ca:	460e      	mov	r6, r1
 80100cc:	0519      	lsls	r1, r3, #20
		sz += QUAT6_DATA_SZ;
 80100ce:	bf48      	it	mi
 80100d0:	f10c 0c0c 	addmi.w	ip, ip, #12
	if (*header & QUAT9_SET) {
 80100d4:	055a      	lsls	r2, r3, #21
		sz += QUAT9_DATA_SZ;
 80100d6:	bf48      	it	mi
 80100d8:	f10c 0c0e 	addmi.w	ip, ip, #14
	if (*header & PQUAT6_SET) 
 80100dc:	059c      	lsls	r4, r3, #22
		sz += PQUAT6_DATA_SZ;
 80100de:	bf48      	it	mi
 80100e0:	f10c 0c06 	addmi.w	ip, ip, #6
	if (*header & GEOMAG_SET) {
 80100e4:	05d9      	lsls	r1, r3, #23
		sz += GEOMAG_DATA_SZ;
 80100e6:	bf48      	it	mi
 80100e8:	f10c 0c0e 	addmi.w	ip, ip, #14
	if (*header & CPASS_CALIBR_SET) {
 80100ec:	069a      	lsls	r2, r3, #26
		sz += CPASS_CALIBR_DATA_SZ;
 80100ee:	bf48      	it	mi
 80100f0:	f10c 0c0c 	addmi.w	ip, ip, #12
	if (*header & PED_STEPDET_SET) {
 80100f4:	06dc      	lsls	r4, r3, #27
		sz += PED_STEPDET_TIMESTAMP_SZ;
 80100f6:	bf48      	it	mi
 80100f8:	f10c 0c04 	addmi.w	ip, ip, #4
	if (*header & HEADER2_SET) {
 80100fc:	f013 0308 	ands.w	r3, r3, #8
 8010100:	d11c      	bne.n	801013c <inv_icm20948_fifo_pop+0xc8>
 8010102:	f8a8 309c 	strh.w	r3, [r8, #156]	; 0x9c
	sz += ODR_CNT_GYRO_SZ;
 8010106:	f10c 0402 	add.w	r4, ip, #2
		if (*fifo_sw_size < need_sz) {
 801010a:	45a6      	cmp	lr, r4
 801010c:	db3d      	blt.n	801018a <inv_icm20948_fifo_pop+0x116>
			fifo_ptr += HEADER2_SZ;        
 801010e:	f8df a098 	ldr.w	sl, [pc, #152]	; 80101a8 <inv_icm20948_fifo_pop+0x134>
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 8010112:	4923      	ldr	r1, [pc, #140]	; (80101a0 <inv_icm20948_fifo_pop+0x12c>)
			fifo_ptr += HEADER2_SZ;        
 8010114:	f10a 0202 	add.w	r2, sl, #2
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 8010118:	2b00      	cmp	r3, #0
 801011a:	bf08      	it	eq
 801011c:	4652      	moveq	r2, sl
 801011e:	f7ff fecb 	bl	800feb8 <inv_icm20948_inv_decode_one_ivory_fifo_packet>
		*fifo_sw_size -= need_sz;
 8010122:	682a      	ldr	r2, [r5, #0]
 8010124:	1b12      	subs	r2, r2, r4
 8010126:	602a      	str	r2, [r5, #0]
		if(*fifo_sw_size)
 8010128:	bb9a      	cbnz	r2, 8010192 <inv_icm20948_fifo_pop+0x11e>
		*user_header = fd.header;
 801012a:	f8b8 309a 	ldrh.w	r3, [r8, #154]	; 0x9a
 801012e:	8033      	strh	r3, [r6, #0]
		*user_header2 = fd.header2;
 8010130:	f8b8 309c 	ldrh.w	r3, [r8, #156]	; 0x9c
 8010134:	803b      	strh	r3, [r7, #0]
	return MPU_SUCCESS;
 8010136:	2000      	movs	r0, #0
}
 8010138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 801013c:	f8b9 1002 	ldrh.w	r1, [r9, #2]
 8010140:	ba49      	rev16	r1, r1
 8010142:	b28a      	uxth	r2, r1
		sz += ACCEL_ACCURACY_SZ;
 8010144:	f8a8 109c 	strh.w	r1, [r8, #156]	; 0x9c
 8010148:	f402 5a00 	and.w	sl, r2, #8192	; 0x2000
	if (*header2 & ACCEL_ACCURACY_SET) {
 801014c:	0449      	lsls	r1, r1, #17
 801014e:	f402 5480 	and.w	r4, r2, #4096	; 0x1000
 8010152:	f402 6180 	and.w	r1, r2, #1024	; 0x400
		sz += HEADER2_SZ;
 8010156:	bf54      	ite	pl
 8010158:	f10c 0c02 	addpl.w	ip, ip, #2
		sz += ACCEL_ACCURACY_SZ;
 801015c:	f10c 0c04 	addmi.w	ip, ip, #4
	if (*header2 & GYRO_ACCURACY_SET) {
 8010160:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8010164:	f1ba 0f00 	cmp.w	sl, #0
 8010168:	d001      	beq.n	801016e <inv_icm20948_fifo_pop+0xfa>
		sz += GYRO_ACCURACY_SZ;
 801016a:	f10c 0c02 	add.w	ip, ip, #2
	if (*header2 & CPASS_ACCURACY_SET) {
 801016e:	b10c      	cbz	r4, 8010174 <inv_icm20948_fifo_pop+0x100>
		sz += CPASS_ACCURACY_SZ;
 8010170:	f10c 0c02 	add.w	ip, ip, #2
	if (*header2 & FLIP_PICKUP_SET) {
 8010174:	b109      	cbz	r1, 801017a <inv_icm20948_fifo_pop+0x106>
		sz += FLIP_PICKUP_SZ;
 8010176:	f10c 0c02 	add.w	ip, ip, #2
	if (*header2 & ACT_RECOG_SET) {
 801017a:	2a00      	cmp	r2, #0
 801017c:	d0c3      	beq.n	8010106 <inv_icm20948_fifo_pop+0x92>
		sz += ACT_RECOG_SZ;
 801017e:	f10c 0c06 	add.w	ip, ip, #6
	sz += ODR_CNT_GYRO_SZ;
 8010182:	f10c 0402 	add.w	r4, ip, #2
		if (*fifo_sw_size < need_sz) {
 8010186:	45a6      	cmp	lr, r4
 8010188:	dac1      	bge.n	801010e <inv_icm20948_fifo_pop+0x9a>
		    return s->fifo_info.fifoError;
 801018a:	f8d0 0098 	ldr.w	r0, [r0, #152]	; 0x98
}
 801018e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 8010192:	eb09 0104 	add.w	r1, r9, r4
 8010196:	f1aa 0002 	sub.w	r0, sl, #2
 801019a:	f004 fb1b 	bl	80147d4 <memmove>
 801019e:	e7c4      	b.n	801012a <inv_icm20948_fifo_pop+0xb6>
 80101a0:	2000d440 	.word	0x2000d440
 80101a4:	2000d4e4 	.word	0x2000d4e4
 80101a8:	2000d4e6 	.word	0x2000d4e6

080101ac <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
    if(!acl) return -1;
 80101ac:	b160      	cbz	r0, 80101c8 <inv_icm20948_dmp_get_accel+0x1c>
{
 80101ae:	b410      	push	{r4}
    memcpy( acl, fd.accel, 3*sizeof(long));
 80101b0:	4c07      	ldr	r4, [pc, #28]	; (80101d0 <inv_icm20948_dmp_get_accel+0x24>)
 80101b2:	4603      	mov	r3, r0
 80101b4:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 80101b6:	f04f 0c00 	mov.w	ip, #0
    memcpy( acl, fd.accel, 3*sizeof(long));
 80101ba:	6018      	str	r0, [r3, #0]
 80101bc:	6059      	str	r1, [r3, #4]
 80101be:	609a      	str	r2, [r3, #8]
} 
 80101c0:	4660      	mov	r0, ip
 80101c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101c6:	4770      	bx	lr
    if(!acl) return -1;
 80101c8:	f04f 3cff 	mov.w	ip, #4294967295
} 
 80101cc:	4660      	mov	r0, ip
 80101ce:	4770      	bx	lr
 80101d0:	2000d474 	.word	0x2000d474

080101d4 <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
    if(!raw_gyro) return -1;
 80101d4:	4603      	mov	r3, r0
 80101d6:	b158      	cbz	r0, 80101f0 <inv_icm20948_dmp_get_raw_gyro+0x1c>
    raw_gyro[0] = fd.gyro[0];
 80101d8:	4a07      	ldr	r2, [pc, #28]	; (80101f8 <inv_icm20948_dmp_get_raw_gyro+0x24>)
 80101da:	f9b2 1040 	ldrsh.w	r1, [r2, #64]	; 0x40
 80101de:	8019      	strh	r1, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 80101e0:	f9b2 1042 	ldrsh.w	r1, [r2, #66]	; 0x42
 80101e4:	8059      	strh	r1, [r3, #2]
    raw_gyro[2] = fd.gyro[2];
 80101e6:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	; 0x44
 80101ea:	809a      	strh	r2, [r3, #4]
    return MPU_SUCCESS;
 80101ec:	2000      	movs	r0, #0
 80101ee:	4770      	bx	lr
    if(!raw_gyro) return -1;
 80101f0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80101f4:	4770      	bx	lr
 80101f6:	bf00      	nop
 80101f8:	2000d440 	.word	0x2000d440

080101fc <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
    if(!gyro_bias) return -1;  
 80101fc:	4603      	mov	r3, r0
 80101fe:	b140      	cbz	r0, 8010212 <inv_icm20948_dmp_get_gyro_bias+0x16>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 8010200:	4a05      	ldr	r2, [pc, #20]	; (8010218 <inv_icm20948_dmp_get_gyro_bias+0x1c>)
 8010202:	f8d2 1046 	ldr.w	r1, [r2, #70]	; 0x46
 8010206:	6019      	str	r1, [r3, #0]
 8010208:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
 801020c:	809a      	strh	r2, [r3, #4]
    return MPU_SUCCESS;
 801020e:	2000      	movs	r0, #0
 8010210:	4770      	bx	lr
    if(!gyro_bias) return -1;  
 8010212:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010216:	4770      	bx	lr
 8010218:	2000d440 	.word	0x2000d440

0801021c <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
    if(!calibratedData) return -1;  
 801021c:	b198      	cbz	r0, 8010246 <inv_icm20948_dmp_get_calibrated_gyro+0x2a>
    if(!raw) return -1;  
 801021e:	b191      	cbz	r1, 8010246 <inv_icm20948_dmp_get_calibrated_gyro+0x2a>
    if(!bias) return -1;  
 8010220:	b18a      	cbz	r2, 8010246 <inv_icm20948_dmp_get_calibrated_gyro+0x2a>
{
 8010222:	b410      	push	{r4}
 8010224:	4603      	mov	r3, r0
    
    calibratedData[0] = raw[0] - bias[0];
 8010226:	6814      	ldr	r4, [r2, #0]
 8010228:	6808      	ldr	r0, [r1, #0]
 801022a:	1b00      	subs	r0, r0, r4
 801022c:	6018      	str	r0, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 801022e:	6854      	ldr	r4, [r2, #4]
 8010230:	6848      	ldr	r0, [r1, #4]
 8010232:	1b00      	subs	r0, r0, r4
 8010234:	6058      	str	r0, [r3, #4]
    calibratedData[2] = raw[2] - bias[2];
 8010236:	6889      	ldr	r1, [r1, #8]
 8010238:	6892      	ldr	r2, [r2, #8]
    
    return MPU_SUCCESS;
}
 801023a:	f85d 4b04 	ldr.w	r4, [sp], #4
    calibratedData[2] = raw[2] - bias[2];
 801023e:	1a8a      	subs	r2, r1, r2
    return MPU_SUCCESS;
 8010240:	2000      	movs	r0, #0
    calibratedData[2] = raw[2] - bias[2];
 8010242:	609a      	str	r2, [r3, #8]
}
 8010244:	4770      	bx	lr
    if(!calibratedData) return -1;  
 8010246:	f04f 30ff 	mov.w	r0, #4294967295
}
 801024a:	4770      	bx	lr

0801024c <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
    if(!quat) return -1;
 801024c:	b160      	cbz	r0, 8010268 <inv_icm20948_dmp_get_6quaternion+0x1c>
{
 801024e:	b410      	push	{r4}
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 8010250:	4c07      	ldr	r4, [pc, #28]	; (8010270 <inv_icm20948_dmp_get_6quaternion+0x24>)
 8010252:	4603      	mov	r3, r0
 8010254:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 8010256:	f04f 0c00 	mov.w	ip, #0
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 801025a:	6018      	str	r0, [r3, #0]
 801025c:	6059      	str	r1, [r3, #4]
 801025e:	609a      	str	r2, [r3, #8]
}
 8010260:	4660      	mov	r0, ip
 8010262:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010266:	4770      	bx	lr
    if(!quat) return -1;
 8010268:	f04f 3cff 	mov.w	ip, #4294967295
}
 801026c:	4660      	mov	r0, ip
 801026e:	4770      	bx	lr
 8010270:	2000d440 	.word	0x2000d440

08010274 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
    if(!quat) return -1;
 8010274:	b160      	cbz	r0, 8010290 <inv_icm20948_dmp_get_9quaternion+0x1c>
{
 8010276:	b410      	push	{r4}
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 8010278:	4c07      	ldr	r4, [pc, #28]	; (8010298 <inv_icm20948_dmp_get_9quaternion+0x24>)
 801027a:	4603      	mov	r3, r0
 801027c:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 801027e:	f04f 0c00 	mov.w	ip, #0
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 8010282:	6018      	str	r0, [r3, #0]
 8010284:	6059      	str	r1, [r3, #4]
 8010286:	609a      	str	r2, [r3, #8]
}
 8010288:	4660      	mov	r0, ip
 801028a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801028e:	4770      	bx	lr
    if(!quat) return -1;
 8010290:	f04f 3cff 	mov.w	ip, #4294967295
}
 8010294:	4660      	mov	r0, ip
 8010296:	4770      	bx	lr
 8010298:	2000d44c 	.word	0x2000d44c

0801029c <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
    if(!quat) return -1;
 801029c:	b160      	cbz	r0, 80102b8 <inv_icm20948_dmp_get_gmrvquaternion+0x1c>
{
 801029e:	b410      	push	{r4}
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 80102a0:	4c07      	ldr	r4, [pc, #28]	; (80102c0 <inv_icm20948_dmp_get_gmrvquaternion+0x24>)
 80102a2:	4603      	mov	r3, r0
 80102a4:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 80102a6:	f04f 0c00 	mov.w	ip, #0
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 80102aa:	6018      	str	r0, [r3, #0]
 80102ac:	6059      	str	r1, [r3, #4]
 80102ae:	609a      	str	r2, [r3, #8]
}
 80102b0:	4660      	mov	r0, ip
 80102b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102b6:	4770      	bx	lr
    if(!quat) return -1;
 80102b8:	f04f 3cff 	mov.w	ip, #4294967295
}
 80102bc:	4660      	mov	r0, ip
 80102be:	4770      	bx	lr
 80102c0:	2000d45c 	.word	0x2000d45c

080102c4 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
    if(!raw_compass) return -1;
 80102c4:	b160      	cbz	r0, 80102e0 <inv_icm20948_dmp_get_raw_compass+0x1c>
{
 80102c6:	b410      	push	{r4}
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 80102c8:	4c07      	ldr	r4, [pc, #28]	; (80102e8 <inv_icm20948_dmp_get_raw_compass+0x24>)
 80102ca:	4603      	mov	r3, r0
 80102cc:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 80102ce:	f04f 0c00 	mov.w	ip, #0
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 80102d2:	6018      	str	r0, [r3, #0]
 80102d4:	6059      	str	r1, [r3, #4]
 80102d6:	609a      	str	r2, [r3, #8]
}
 80102d8:	4660      	mov	r0, ip
 80102da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102de:	4770      	bx	lr
    if(!raw_compass) return -1;
 80102e0:	f04f 3cff 	mov.w	ip, #4294967295
}
 80102e4:	4660      	mov	r0, ip
 80102e6:	4770      	bx	lr
 80102e8:	2000d498 	.word	0x2000d498

080102ec <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
    if(!cal_compass) return -1;
 80102ec:	b160      	cbz	r0, 8010308 <inv_icm20948_dmp_get_calibrated_compass+0x1c>
{
 80102ee:	b410      	push	{r4}
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 80102f0:	4c07      	ldr	r4, [pc, #28]	; (8010310 <inv_icm20948_dmp_get_calibrated_compass+0x24>)
 80102f2:	4603      	mov	r3, r0
 80102f4:	cc07      	ldmia	r4!, {r0, r1, r2}
    return MPU_SUCCESS;
 80102f6:	f04f 0c00 	mov.w	ip, #0
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 80102fa:	6018      	str	r0, [r3, #0]
 80102fc:	6059      	str	r1, [r3, #4]
 80102fe:	609a      	str	r2, [r3, #8]
}
 8010300:	4660      	mov	r0, ip
 8010302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010306:	4770      	bx	lr
    if(!cal_compass) return -1;
 8010308:	f04f 3cff 	mov.w	ip, #4294967295
}
 801030c:	4660      	mov	r0, ip
 801030e:	4770      	bx	lr
 8010310:	2000d4a4 	.word	0x2000d4a4

08010314 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
	if(!bac_state) return -1;
 8010314:	4603      	mov	r3, r0
 8010316:	b128      	cbz	r0, 8010324 <inv_icm20948_dmp_get_bac_state+0x10>
	*bac_state = fd.bac_state;
 8010318:	4a04      	ldr	r2, [pc, #16]	; (801032c <inv_icm20948_dmp_get_bac_state+0x18>)
 801031a:	f8b2 2084 	ldrh.w	r2, [r2, #132]	; 0x84
 801031e:	801a      	strh	r2, [r3, #0]
	return 0;
 8010320:	2000      	movs	r0, #0
 8010322:	4770      	bx	lr
	if(!bac_state) return -1;
 8010324:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010328:	4770      	bx	lr
 801032a:	bf00      	nop
 801032c:	2000d440 	.word	0x2000d440

08010330 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
	if(!bac_ts) return -1;
 8010330:	4603      	mov	r3, r0
 8010332:	b128      	cbz	r0, 8010340 <inv_icm20948_dmp_get_bac_ts+0x10>
	*bac_ts = fd.bac_ts;
 8010334:	4a04      	ldr	r2, [pc, #16]	; (8010348 <inv_icm20948_dmp_get_bac_ts+0x18>)
 8010336:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 801033a:	601a      	str	r2, [r3, #0]
	return 0;
 801033c:	2000      	movs	r0, #0
 801033e:	4770      	bx	lr
	if(!bac_ts) return -1;
 8010340:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010344:	4770      	bx	lr
 8010346:	bf00      	nop
 8010348:	2000d440 	.word	0x2000d440

0801034c <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
	if(!flip_pickup) return -1;
 801034c:	4603      	mov	r3, r0
 801034e:	b128      	cbz	r0, 801035c <inv_icm20948_dmp_get_flip_pickup_state+0x10>
	*flip_pickup = fd.flip_pickup;
 8010350:	4a04      	ldr	r2, [pc, #16]	; (8010364 <inv_icm20948_dmp_get_flip_pickup_state+0x18>)
 8010352:	f8b2 2086 	ldrh.w	r2, [r2, #134]	; 0x86
 8010356:	801a      	strh	r2, [r3, #0]
	return 0;
 8010358:	2000      	movs	r0, #0
 801035a:	4770      	bx	lr
	if(!flip_pickup) return -1;
 801035c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010360:	4770      	bx	lr
 8010362:	bf00      	nop
 8010364:	2000d440 	.word	0x2000d440

08010368 <inv_icm20948_get_accel_accuracy>:
/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
	return fd.accel_accuracy;
 8010368:	4b01      	ldr	r3, [pc, #4]	; (8010370 <inv_icm20948_get_accel_accuracy+0x8>)
}
 801036a:	f9b3 007a 	ldrsh.w	r0, [r3, #122]	; 0x7a
 801036e:	4770      	bx	lr
 8010370:	2000d440 	.word	0x2000d440

08010374 <inv_icm20948_get_gyro_accuracy>:
/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
	return fd.gyro_accuracy;
 8010374:	4b01      	ldr	r3, [pc, #4]	; (801037c <inv_icm20948_get_gyro_accuracy+0x8>)
}
 8010376:	f9b3 007c 	ldrsh.w	r0, [r3, #124]	; 0x7c
 801037a:	4770      	bx	lr
 801037c:	2000d440 	.word	0x2000d440

08010380 <inv_icm20948_get_mag_accuracy>:
/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
	return fd.cpass_accuracy;
 8010380:	4b01      	ldr	r3, [pc, #4]	; (8010388 <inv_icm20948_get_mag_accuracy+0x8>)
}
 8010382:	f9b3 007e 	ldrsh.w	r0, [r3, #126]	; 0x7e
 8010386:	4770      	bx	lr
 8010388:	2000d440 	.word	0x2000d440

0801038c <inv_icm20948_get_gmrv_accuracy>:
/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
	return fd.dmp_geomag_accuracyQ29;
 801038c:	4b01      	ldr	r3, [pc, #4]	; (8010394 <inv_icm20948_get_gmrv_accuracy+0x8>)
}
 801038e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8010390:	4770      	bx	lr
 8010392:	bf00      	nop
 8010394:	2000d440 	.word	0x2000d440

08010398 <inv_icm20948_get_rv_accuracy>:
/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
	return fd.dmp_rv_accuracyQ29;
 8010398:	4b01      	ldr	r3, [pc, #4]	; (80103a0 <inv_icm20948_get_rv_accuracy+0x8>)
}
 801039a:	6998      	ldr	r0, [r3, #24]
 801039c:	4770      	bx	lr
 801039e:	bf00      	nop
 80103a0:	2000d440 	.word	0x2000d440

080103a4 <inv_do_test_accelgyro>:

/*
 *  inv_do_test_accelgyro() - do the actual test of self testing
 */
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 80103a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103a8:	461e      	mov	r6, r3
    if (INV_SENSOR_GYRO == type)
 80103aa:	2901      	cmp	r1, #1
    int result, i, j;
    int lNbSamples = 0;

    // initialize output to be 0
    for (i = 0; i < THREE_AXES; i++) {
        meanValue[i] = 0;
 80103ac:	f04f 0300 	mov.w	r3, #0
 80103b0:	6013      	str	r3, [r2, #0]
{
 80103b2:	b082      	sub	sp, #8
        stMeanValue[i] = 0;
 80103b4:	6033      	str	r3, [r6, #0]
{
 80103b6:	4614      	mov	r4, r2
        meanValue[i] = 0;
 80103b8:	6053      	str	r3, [r2, #4]
{
 80103ba:	4689      	mov	r9, r1
        stMeanValue[i] = 0;
 80103bc:	6073      	str	r3, [r6, #4]
{
 80103be:	4607      	mov	r7, r0
        meanValue[i] = 0;
 80103c0:	6093      	str	r3, [r2, #8]
    if (INV_SENSOR_GYRO == type)
 80103c2:	bf08      	it	eq
 80103c4:	f04f 0833 	moveq.w	r8, #51	; 0x33
        stMeanValue[i] = 0;
 80103c8:	60b3      	str	r3, [r6, #8]
    if (INV_SENSOR_GYRO == type)
 80103ca:	bf18      	it	ne
 80103cc:	f04f 082d 	movne.w	r8, #45	; 0x2d
{
 80103d0:	25c8      	movs	r5, #200	; 0xc8
        if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 80103d2:	466b      	mov	r3, sp
 80103d4:	2206      	movs	r2, #6
 80103d6:	4641      	mov	r1, r8
 80103d8:	4638      	mov	r0, r7
 80103da:	f001 fd7d 	bl	8011ed8 <inv_icm20948_read_mems_reg>
 80103de:	4603      	mov	r3, r0
        inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 80103e0:	f242 7010 	movw	r0, #10000	; 0x2710
        if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	f040 8086 	bne.w	80104f6 <inv_do_test_accelgyro+0x152>
            sum_result[j] += vals[j];
 80103ea:	e9d4 1300 	ldrd	r1, r3, [r4]
 80103ee:	f8bd a000 	ldrh.w	sl, [sp]
 80103f2:	f8bd e002 	ldrh.w	lr, [sp, #2]
 80103f6:	f8bd c004 	ldrh.w	ip, [sp, #4]
 80103fa:	68a2      	ldr	r2, [r4, #8]
 80103fc:	fa9e febe 	revsh.w	lr, lr
 8010400:	fa9c fcbc 	revsh.w	ip, ip
 8010404:	fa9a faba 	revsh.w	sl, sl
 8010408:	4451      	add	r1, sl
 801040a:	4473      	add	r3, lr
 801040c:	4462      	add	r2, ip
 801040e:	e9c4 1300 	strd	r1, r3, [r4]
 8010412:	60a2      	str	r2, [r4, #8]
        inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 8010414:	f003 f968 	bl	80136e8 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 8010418:	3d01      	subs	r5, #1
 801041a:	d1da      	bne.n	80103d2 <inv_do_test_accelgyro+0x2e>
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
    if (result)
        return result;
    for (j = 0; j < THREE_AXES; j++) {
        meanValue[j] /= lNbSamples;
 801041c:	6821      	ldr	r1, [r4, #0]
 801041e:	4839      	ldr	r0, [pc, #228]	; (8010504 <inv_do_test_accelgyro+0x160>)
 8010420:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8010424:	fb80 c501 	smull	ip, r5, r0, r1
 8010428:	17c9      	asrs	r1, r1, #31
 801042a:	ebc1 11a5 	rsb	r1, r1, r5, asr #6
 801042e:	6021      	str	r1, [r4, #0]
 8010430:	fb80 5102 	smull	r5, r1, r0, r2
 8010434:	17d2      	asrs	r2, r2, #31
 8010436:	ebc2 12a1 	rsb	r2, r2, r1, asr #6
 801043a:	6062      	str	r2, [r4, #4]
 801043c:	fb80 2003 	smull	r2, r0, r0, r3
 8010440:	17db      	asrs	r3, r3, #31
 8010442:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
    }

    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 8010446:	f1b9 0f01 	cmp.w	r9, #1
        meanValue[j] /= lNbSamples;
 801044a:	60a3      	str	r3, [r4, #8]
    if (sensorType == INV_SENSOR_GYRO)
 801044c:	d04b      	beq.n	80104e6 <inv_do_test_accelgyro+0x142>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 801044e:	221e      	movs	r2, #30
 8010450:	f240 1115 	movw	r1, #277	; 0x115
 8010454:	4638      	mov	r0, r7
 8010456:	f001 fcc7 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 801045a:	4604      	mov	r4, r0
    }
    if (result)
 801045c:	2c00      	cmp	r4, #0
 801045e:	d13e      	bne.n	80104de <inv_do_test_accelgyro+0x13a>
        return result;

    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 8010460:	f644 6020 	movw	r0, #20000	; 0x4e20
 8010464:	f003 f940 	bl	80136e8 <inv_icm20948_sleep_us>
 8010468:	25c8      	movs	r5, #200	; 0xc8
        if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 801046a:	466b      	mov	r3, sp
 801046c:	2206      	movs	r2, #6
 801046e:	4641      	mov	r1, r8
 8010470:	4638      	mov	r0, r7
 8010472:	f001 fd31 	bl	8011ed8 <inv_icm20948_read_mems_reg>
 8010476:	4604      	mov	r4, r0
        inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 8010478:	f242 7010 	movw	r0, #10000	; 0x2710
        if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 801047c:	2c00      	cmp	r4, #0
 801047e:	d13a      	bne.n	80104f6 <inv_do_test_accelgyro+0x152>
            sum_result[j] += vals[j];
 8010480:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8010484:	f8bd 9000 	ldrh.w	r9, [sp]
 8010488:	f8bd e002 	ldrh.w	lr, [sp, #2]
 801048c:	e9d6 1200 	ldrd	r1, r2, [r6]
 8010490:	fa93 fcb3 	revsh.w	ip, r3
 8010494:	68b3      	ldr	r3, [r6, #8]
 8010496:	fa9e febe 	revsh.w	lr, lr
 801049a:	fa99 f9b9 	revsh.w	r9, r9
 801049e:	4449      	add	r1, r9
 80104a0:	4472      	add	r2, lr
 80104a2:	4463      	add	r3, ip
 80104a4:	e9c6 2301 	strd	r2, r3, [r6, #4]
 80104a8:	6031      	str	r1, [r6, #0]
        inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 80104aa:	f003 f91d 	bl	80136e8 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 80104ae:	3d01      	subs	r5, #1
 80104b0:	d1db      	bne.n	801046a <inv_do_test_accelgyro+0xc6>
    lNbSamples = 0; 
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
    if (result)
        return result;
    for (j = 0; j < THREE_AXES; j++) {
        stMeanValue[j] /= lNbSamples;
 80104b2:	6833      	ldr	r3, [r6, #0]
 80104b4:	4913      	ldr	r1, [pc, #76]	; (8010504 <inv_do_test_accelgyro+0x160>)
 80104b6:	fb81 0203 	smull	r0, r2, r1, r3
 80104ba:	17db      	asrs	r3, r3, #31
 80104bc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 80104c0:	6872      	ldr	r2, [r6, #4]
 80104c2:	6033      	str	r3, [r6, #0]
 80104c4:	68b3      	ldr	r3, [r6, #8]
 80104c6:	fb81 5002 	smull	r5, r0, r1, r2
 80104ca:	17d2      	asrs	r2, r2, #31
 80104cc:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
 80104d0:	fb81 0103 	smull	r0, r1, r1, r3
 80104d4:	17db      	asrs	r3, r3, #31
 80104d6:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 80104da:	e9c6 2301 	strd	r2, r3, [r6, #4]
    }

    return 0;
}
 80104de:	4620      	mov	r0, r4
 80104e0:	b002      	add	sp, #8
 80104e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 80104e6:	223b      	movs	r2, #59	; 0x3b
 80104e8:	f44f 7181 	mov.w	r1, #258	; 0x102
 80104ec:	4638      	mov	r0, r7
 80104ee:	f001 fc7b 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 80104f2:	4604      	mov	r4, r0
 80104f4:	e7b2      	b.n	801045c <inv_do_test_accelgyro+0xb8>
    if (result)
 80104f6:	f04f 34ff 	mov.w	r4, #4294967295
}
 80104fa:	4620      	mov	r0, r4
 80104fc:	b002      	add	sp, #8
 80104fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010502:	bf00      	nop
 8010504:	51eb851f 	.word	0x51eb851f

08010508 <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 8010508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 801050c:	f100 0a91 	add.w	sl, r0, #145	; 0x91
    memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 8010510:	f100 0994 	add.w	r9, r0, #148	; 0x94
    memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 8010514:	2300      	movs	r3, #0
{
 8010516:	b091      	sub	sp, #68	; 0x44
    memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 8010518:	f8a0 3091 	strh.w	r3, [r0, #145]	; 0x91
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 801051c:	2201      	movs	r2, #1
    memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 801051e:	f88a 3002 	strb.w	r3, [sl, #2]
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 8010522:	2106      	movs	r1, #6
    memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 8010524:	f8a0 3094 	strh.w	r3, [r0, #148]	; 0x94
 8010528:	f889 3002 	strb.w	r3, [r9, #2]
{
 801052c:	4604      	mov	r4, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 801052e:	f001 fc5b 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 8010532:	ab0c      	add	r3, sp, #48	; 0x30
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 8010534:	4680      	mov	r8, r0
    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 8010536:	2201      	movs	r2, #1
 8010538:	2176      	movs	r1, #118	; 0x76
 801053a:	4620      	mov	r0, r4
 801053c:	f001 fccc 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 8010540:	f10d 0331 	add.w	r3, sp, #49	; 0x31
 8010544:	2201      	movs	r2, #1
 8010546:	2103      	movs	r1, #3
 8010548:	4620      	mov	r0, r4
 801054a:	f001 fcc5 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 801054e:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8010552:	2201      	movs	r2, #1
 8010554:	2105      	movs	r1, #5
 8010556:	4620      	mov	r0, r4
 8010558:	f001 fcbe 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 801055c:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8010560:	ea48 0800 	orr.w	r8, r8, r0
 8010564:	2201      	movs	r2, #1
 8010566:	2110      	movs	r1, #16
 8010568:	4620      	mov	r0, r4
 801056a:	f001 fcb5 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 801056e:	ab0d      	add	r3, sp, #52	; 0x34
 8010570:	ea40 0808 	orr.w	r8, r0, r8
 8010574:	2201      	movs	r2, #1
 8010576:	2111      	movs	r1, #17
 8010578:	4620      	mov	r0, r4
 801057a:	f001 fcad 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 801057e:	f10d 0335 	add.w	r3, sp, #53	; 0x35
 8010582:	ea40 0808 	orr.w	r8, r0, r8
 8010586:	2201      	movs	r2, #1
 8010588:	2112      	movs	r1, #18
 801058a:	4620      	mov	r0, r4
 801058c:	f001 fca4 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 8010590:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 8010594:	ea40 0808 	orr.w	r8, r0, r8
 8010598:	2201      	movs	r2, #1
 801059a:	2166      	movs	r1, #102	; 0x66
 801059c:	4620      	mov	r0, r4
 801059e:	f001 fc9b 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 80105a2:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 80105a6:	ea40 0808 	orr.w	r8, r0, r8
 80105aa:	2201      	movs	r2, #1
 80105ac:	2167      	movs	r1, #103	; 0x67
 80105ae:	4620      	mov	r0, r4
 80105b0:	f001 fc92 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 80105b4:	ab0e      	add	r3, sp, #56	; 0x38
 80105b6:	ea40 0808 	orr.w	r8, r0, r8
 80105ba:	2201      	movs	r2, #1
 80105bc:	2168      	movs	r1, #104	; 0x68
 80105be:	4620      	mov	r0, r4
 80105c0:	f001 fc8a 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 80105c4:	f10d 0339 	add.w	r3, sp, #57	; 0x39
 80105c8:	ea40 0808 	orr.w	r8, r0, r8
 80105cc:	2201      	movs	r2, #1
 80105ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80105d2:	4620      	mov	r0, r4
 80105d4:	f001 fc80 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 80105d8:	f10d 033a 	add.w	r3, sp, #58	; 0x3a
 80105dc:	ea40 0808 	orr.w	r8, r0, r8
 80105e0:	2201      	movs	r2, #1
 80105e2:	f240 1101 	movw	r1, #257	; 0x101
 80105e6:	4620      	mov	r0, r4
 80105e8:	f001 fc76 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 80105ec:	f10d 033b 	add.w	r3, sp, #59	; 0x3b
 80105f0:	ea40 0808 	orr.w	r8, r0, r8
 80105f4:	2201      	movs	r2, #1
 80105f6:	f44f 7181 	mov.w	r1, #258	; 0x102
 80105fa:	4620      	mov	r0, r4
 80105fc:	f001 fc6c 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 8010600:	ab0f      	add	r3, sp, #60	; 0x3c
 8010602:	ea40 0808 	orr.w	r8, r0, r8
 8010606:	2201      	movs	r2, #1
 8010608:	f44f 7188 	mov.w	r1, #272	; 0x110
 801060c:	4620      	mov	r0, r4
 801060e:	f001 fc63 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 8010612:	f10d 033d 	add.w	r3, sp, #61	; 0x3d
 8010616:	ea40 0508 	orr.w	r5, r0, r8
 801061a:	2201      	movs	r2, #1
 801061c:	f240 1111 	movw	r1, #273	; 0x111
 8010620:	4620      	mov	r0, r4
 8010622:	f001 fc59 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 8010626:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801062a:	4305      	orrs	r5, r0
 801062c:	2201      	movs	r2, #1
 801062e:	f44f 718a 	mov.w	r1, #276	; 0x114
 8010632:	4620      	mov	r0, r4
 8010634:	f001 fc50 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 8010638:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 801063c:	4606      	mov	r6, r0
    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 801063e:	2201      	movs	r2, #1
 8010640:	f240 1115 	movw	r1, #277	; 0x115
 8010644:	4620      	mov	r0, r4
 8010646:	f001 fc47 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_save_setting(s, recover_regs);
 801064a:	ea46 0305 	orr.w	r3, r6, r5
 801064e:	ea43 0600 	orr.w	r6, r3, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 8010652:	223f      	movs	r2, #63	; 0x3f
 8010654:	2107      	movs	r1, #7
 8010656:	4620      	mov	r0, r4
 8010658:	f001 fbc6 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 801065c:	2280      	movs	r2, #128	; 0x80
 801065e:	2106      	movs	r1, #6
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 8010660:	4306      	orrs	r6, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 8010662:	4620      	mov	r0, r4
 8010664:	f001 fbc0 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 8010668:	4306      	orrs	r6, r0
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 801066a:	48d6      	ldr	r0, [pc, #856]	; (80109c4 <inv_icm20948_run_selftest+0x4bc>)
 801066c:	f003 f83c 	bl	80136e8 <inv_icm20948_sleep_us>
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 8010670:	2201      	movs	r2, #1
 8010672:	2106      	movs	r1, #6
 8010674:	4620      	mov	r0, r4
 8010676:	f001 fbb7 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    if (result)
 801067a:	ea56 0b00 	orrs.w	fp, r6, r0
 801067e:	f000 8084 	beq.w	801078a <inv_icm20948_run_selftest+0x282>
        if (selfTestValuesReadFromReg[i] != 0) {
 8010682:	2600      	movs	r6, #0
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 8010684:	227f      	movs	r2, #127	; 0x7f
 8010686:	2107      	movs	r1, #7
 8010688:	4620      	mov	r0, r4
 801068a:	f001 fbad 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 801068e:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 8010692:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010696:	4620      	mov	r0, r4
 8010698:	f001 fba6 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 801069c:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
 80106a0:	f240 1101 	movw	r1, #257	; 0x101
 80106a4:	4620      	mov	r0, r4
 80106a6:	f001 fb9f 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 80106aa:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 80106ae:	f44f 7181 	mov.w	r1, #258	; 0x102
 80106b2:	4620      	mov	r0, r4
 80106b4:	f001 fb98 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 80106b8:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 80106bc:	f44f 7188 	mov.w	r1, #272	; 0x110
 80106c0:	4620      	mov	r0, r4
 80106c2:	f001 fb91 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 80106c6:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
 80106ca:	f240 1111 	movw	r1, #273	; 0x111
 80106ce:	4620      	mov	r0, r4
 80106d0:	f001 fb8a 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 80106d4:	f89d 203e 	ldrb.w	r2, [sp, #62]	; 0x3e
 80106d8:	f44f 718a 	mov.w	r1, #276	; 0x114
 80106dc:	4620      	mov	r0, r4
 80106de:	f001 fb83 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 80106e2:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 80106e6:	f240 1115 	movw	r1, #277	; 0x115
 80106ea:	4620      	mov	r0, r4
 80106ec:	f001 fb7c 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 80106f0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 80106f4:	2176      	movs	r1, #118	; 0x76
 80106f6:	4620      	mov	r0, r4
 80106f8:	f001 fb76 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 80106fc:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8010700:	2105      	movs	r1, #5
 8010702:	4620      	mov	r0, r4
 8010704:	f001 fb70 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 8010708:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 801070c:	2110      	movs	r1, #16
 801070e:	4620      	mov	r0, r4
 8010710:	f001 fb6a 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 8010714:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
 8010718:	2111      	movs	r1, #17
 801071a:	4620      	mov	r0, r4
 801071c:	f001 fb64 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 8010720:	f89d 2036 	ldrb.w	r2, [sp, #54]	; 0x36
 8010724:	2166      	movs	r1, #102	; 0x66
 8010726:	4620      	mov	r0, r4
 8010728:	f001 fb5e 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 801072c:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 8010730:	2167      	movs	r1, #103	; 0x67
 8010732:	4620      	mov	r0, r4
 8010734:	f001 fb58 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 8010738:	221f      	movs	r2, #31
 801073a:	2168      	movs	r1, #104	; 0x68
 801073c:	4620      	mov	r0, r4
 801073e:	f001 fb53 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 8010742:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8010746:	2168      	movs	r1, #104	; 0x68
 8010748:	4620      	mov	r0, r4
 801074a:	f001 fb4d 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
            (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 801074e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8010752:	f022 0248 	bic.w	r2, r2, #72	; 0x48
    result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL,
 8010756:	2103      	movs	r1, #3
 8010758:	f042 0208 	orr.w	r2, r2, #8
 801075c:	4620      	mov	r0, r4
 801075e:	f001 fb43 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 8010762:	f644 6020 	movw	r0, #20000	; 0x4e20
 8010766:	f002 ffbf 	bl	80136e8 <inv_icm20948_sleep_us>
    result |=inv_icm20948_set_dmp_address(s);
 801076a:	4620      	mov	r0, r4
 801076c:	f7fc ff42 	bl	800d5f4 <inv_icm20948_set_dmp_address>
    result |=inv_icm20948_set_secondary(s);
 8010770:	4620      	mov	r0, r4
 8010772:	f7fc ff5b 	bl	800d62c <inv_icm20948_set_secondary>
    result |=inv_icm20948_setup_compass_akm(s);
 8010776:	4620      	mov	r0, r4
 8010778:	f7fa feda 	bl	800b530 <inv_icm20948_setup_compass_akm>
    result |= inv_icm20948_sleep_mems(s);
 801077c:	4620      	mov	r0, r4
 801077e:	f7fc ff11 	bl	800d5a4 <inv_icm20948_sleep_mems>
    inv_recover_setting(s, &recover_regs);

    return (compass_result << 2) |
            (accel_result   << 1) |
            gyro_result;
}
 8010782:	4630      	mov	r0, r6
 8010784:	b011      	add	sp, #68	; 0x44
 8010786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG,
 801078a:	2270      	movs	r2, #112	; 0x70
 801078c:	2105      	movs	r1, #5
 801078e:	4620      	mov	r0, r4
 8010790:	f001 fb2a 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 8010794:	220a      	movs	r2, #10
    result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG,
 8010796:	4605      	mov	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 8010798:	f44f 7180 	mov.w	r1, #256	; 0x100
 801079c:	4620      	mov	r0, r4
 801079e:	f001 fb23 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 80107a2:	2201      	movs	r2, #1
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 80107a4:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 80107a6:	f240 1101 	movw	r1, #257	; 0x101
 80107aa:	4620      	mov	r0, r4
 80107ac:	f001 fb1c 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 80107b0:	2203      	movs	r2, #3
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 80107b2:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 80107b4:	f44f 7181 	mov.w	r1, #258	; 0x102
 80107b8:	4620      	mov	r0, r4
 80107ba:	f001 fb15 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 80107be:	465a      	mov	r2, fp
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 80107c0:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 80107c2:	f44f 7188 	mov.w	r1, #272	; 0x110
 80107c6:	4620      	mov	r0, r4
 80107c8:	f001 fb0e 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 80107cc:	220a      	movs	r2, #10
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 80107ce:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 80107d0:	f240 1111 	movw	r1, #273	; 0x111
 80107d4:	4620      	mov	r0, r4
 80107d6:	f001 fb07 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 80107da:	2239      	movs	r2, #57	; 0x39
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 80107dc:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 80107de:	f44f 718a 	mov.w	r1, #276	; 0x114
 80107e2:	4620      	mov	r0, r4
 80107e4:	f001 fb00 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 80107e8:	2202      	movs	r2, #2
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 80107ea:	4305      	orrs	r5, r0
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 80107ec:	f240 1115 	movw	r1, #277	; 0x115
 80107f0:	4620      	mov	r0, r4
 80107f2:	f001 faf9 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 80107f6:	4653      	mov	r3, sl
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 80107f8:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 80107fa:	2201      	movs	r2, #1
 80107fc:	2182      	movs	r1, #130	; 0x82
 80107fe:	4620      	mov	r0, r4
 8010800:	f001 fb6a 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 8010804:	f104 0392 	add.w	r3, r4, #146	; 0x92
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 8010808:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 801080a:	2201      	movs	r2, #1
 801080c:	2183      	movs	r1, #131	; 0x83
 801080e:	4620      	mov	r0, r4
 8010810:	f001 fb62 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 8010814:	f104 0393 	add.w	r3, r4, #147	; 0x93
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 8010818:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 801081a:	2201      	movs	r2, #1
 801081c:	2184      	movs	r1, #132	; 0x84
 801081e:	4620      	mov	r0, r4
 8010820:	f001 fb5a 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 8010824:	464b      	mov	r3, r9
 8010826:	2201      	movs	r2, #1
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 8010828:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 801082a:	218e      	movs	r1, #142	; 0x8e
 801082c:	4620      	mov	r0, r4
 801082e:	f001 fb53 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 8010832:	f104 0395 	add.w	r3, r4, #149	; 0x95
 8010836:	2201      	movs	r2, #1
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 8010838:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 801083a:	218f      	movs	r1, #143	; 0x8f
 801083c:	4620      	mov	r0, r4
 801083e:	f001 fb4b 	bl	8011ed8 <inv_icm20948_read_mems_reg>
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 8010842:	f104 0396 	add.w	r3, r4, #150	; 0x96
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 8010846:	4305      	orrs	r5, r0
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 8010848:	2201      	movs	r2, #1
 801084a:	2190      	movs	r1, #144	; 0x90
 801084c:	4620      	mov	r0, r4
 801084e:	f001 fb43 	bl	8011ed8 <inv_icm20948_read_mems_reg>
 8010852:	4305      	orrs	r5, r0
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 8010854:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010858:	f002 ff46 	bl	80136e8 <inv_icm20948_sleep_us>
    if (result)
 801085c:	2d00      	cmp	r5, #0
 801085e:	f47f af10 	bne.w	8010682 <inv_icm20948_run_selftest+0x17a>
        result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 8010862:	466b      	mov	r3, sp
 8010864:	aa03      	add	r2, sp, #12
 8010866:	2101      	movs	r1, #1
 8010868:	4620      	mov	r0, r4
 801086a:	f7ff fd9b 	bl	80103a4 <inv_do_test_accelgyro>
        if (result)
 801086e:	b140      	cbz	r0, 8010882 <inv_icm20948_run_selftest+0x37a>
        result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 8010870:	466b      	mov	r3, sp
 8010872:	aa03      	add	r2, sp, #12
 8010874:	2101      	movs	r1, #1
 8010876:	4620      	mov	r0, r4
 8010878:	f7ff fd94 	bl	80103a4 <inv_do_test_accelgyro>
    if (result)
 801087c:	2800      	cmp	r0, #0
 801087e:	f47f af00 	bne.w	8010682 <inv_icm20948_run_selftest+0x17a>
        result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 8010882:	ab06      	add	r3, sp, #24
 8010884:	aa09      	add	r2, sp, #36	; 0x24
 8010886:	2100      	movs	r1, #0
 8010888:	4620      	mov	r0, r4
 801088a:	f7ff fd8b 	bl	80103a4 <inv_do_test_accelgyro>
        if (result)
 801088e:	b140      	cbz	r0, 80108a2 <inv_icm20948_run_selftest+0x39a>
        result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 8010890:	ab06      	add	r3, sp, #24
 8010892:	aa09      	add	r2, sp, #36	; 0x24
 8010894:	2100      	movs	r1, #0
 8010896:	4620      	mov	r0, r4
 8010898:	f7ff fd84 	bl	80103a4 <inv_do_test_accelgyro>
    if (result)
 801089c:	2800      	cmp	r0, #0
 801089e:	f47f aef0 	bne.w	8010682 <inv_icm20948_run_selftest+0x17a>
        if (selfTestValuesReadFromReg[i] != 0) {
 80108a2:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d177      	bne.n	801099a <inv_icm20948_run_selftest+0x492>
 80108aa:	f894 2095 	ldrb.w	r2, [r4, #149]	; 0x95
            lIsStOtpReadZero = 1;
 80108ae:	2601      	movs	r6, #1
        if (selfTestValuesReadFromReg[i] != 0) {
 80108b0:	2a00      	cmp	r2, #0
 80108b2:	d07b      	beq.n	80109ac <inv_icm20948_run_selftest+0x4a4>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 80108b4:	4844      	ldr	r0, [pc, #272]	; (80109c8 <inv_icm20948_run_selftest+0x4c0>)
        if (selfTestValuesReadFromReg[i] != 0) {
 80108b6:	f894 1096 	ldrb.w	r1, [r4, #150]	; 0x96
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 80108ba:	3a01      	subs	r2, #1
 80108bc:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
        if (selfTestValuesReadFromReg[i] != 0) {
 80108c0:	2900      	cmp	r1, #0
 80108c2:	d073      	beq.n	80109ac <inv_icm20948_run_selftest+0x4a4>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 80108c4:	3901      	subs	r1, #1
 80108c6:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
    for (i = 0; i < 3; i++) {
 80108ca:	bb2e      	cbnz	r6, 8010918 <inv_icm20948_run_selftest+0x410>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 80108cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80108ce:	9f06      	ldr	r7, [sp, #24]
 80108d0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80108d2:	1a3f      	subs	r7, r7, r0
 80108d4:	9807      	ldr	r0, [sp, #28]
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 80108d6:	ebb7 0f53 	cmp.w	r7, r3, lsr #1
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 80108da:	eba0 0006 	sub.w	r0, r0, r6
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 80108de:	eb03 0353 	add.w	r3, r3, r3, lsr #1
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 80108e2:	bfb4      	ite	lt
 80108e4:	2601      	movlt	r6, #1
 80108e6:	2600      	movge	r6, #0
            ret_val = 1;
 80108e8:	429f      	cmp	r7, r3
 80108ea:	bfc8      	it	gt
 80108ec:	2601      	movgt	r6, #1
                ret_val = 1;
 80108ee:	ebb0 0f52 	cmp.w	r0, r2, lsr #1
 80108f2:	bfb8      	it	lt
 80108f4:	2601      	movlt	r6, #1
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 80108f6:	eb02 0252 	add.w	r2, r2, r2, lsr #1
            ret_val = 1;
 80108fa:	4290      	cmp	r0, r2
 80108fc:	bfc8      	it	gt
 80108fe:	2601      	movgt	r6, #1
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 8010900:	9b08      	ldr	r3, [sp, #32]
 8010902:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010904:	1a9b      	subs	r3, r3, r2
                ret_val = 1;
 8010906:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 801090a:	bfb8      	it	lt
 801090c:	2601      	movlt	r6, #1
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 801090e:	eb01 0151 	add.w	r1, r1, r1, lsr #1
            ret_val = 1;
 8010912:	4299      	cmp	r1, r3
 8010914:	bfb8      	it	lt
 8010916:	2601      	movlt	r6, #1
        if (selfTestValuesReadFromReg[i] != 0) {
 8010918:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 801091c:	2b00      	cmp	r3, #0
 801091e:	d04a      	beq.n	80109b6 <inv_icm20948_run_selftest+0x4ae>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 8010920:	3b01      	subs	r3, #1
 8010922:	4a29      	ldr	r2, [pc, #164]	; (80109c8 <inv_icm20948_run_selftest+0x4c0>)
 8010924:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
        if (selfTestValuesReadFromReg[i] != 0) {
 8010928:	f894 3092 	ldrb.w	r3, [r4, #146]	; 0x92
    int lIsStOtpReadZero = 0;
 801092c:	2700      	movs	r7, #0
        if (selfTestValuesReadFromReg[i] != 0) {
 801092e:	2b00      	cmp	r3, #0
 8010930:	d046      	beq.n	80109c0 <inv_icm20948_run_selftest+0x4b8>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 8010932:	3b01      	subs	r3, #1
 8010934:	4a24      	ldr	r2, [pc, #144]	; (80109c8 <inv_icm20948_run_selftest+0x4c0>)
 8010936:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
        if (selfTestValuesReadFromReg[i] != 0) {
 801093a:	f894 3093 	ldrb.w	r3, [r4, #147]	; 0x93
 801093e:	2b00      	cmp	r3, #0
 8010940:	d03e      	beq.n	80109c0 <inv_icm20948_run_selftest+0x4b8>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 8010942:	3b01      	subs	r3, #1
 8010944:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
    for (i = 0; i < 3; i++) {
 8010948:	b9c7      	cbnz	r7, 801097c <inv_icm20948_run_selftest+0x474>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 801094a:	9a03      	ldr	r2, [sp, #12]
 801094c:	9b00      	ldr	r3, [sp, #0]
 801094e:	1a9b      	subs	r3, r3, r2
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 8010950:	ebb3 0f65 	cmp.w	r3, r5, asr #1
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 8010954:	9a04      	ldr	r2, [sp, #16]
 8010956:	9b01      	ldr	r3, [sp, #4]
 8010958:	eba3 0302 	sub.w	r3, r3, r2
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 801095c:	bfb8      	it	lt
 801095e:	2701      	movlt	r7, #1
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 8010960:	9a05      	ldr	r2, [sp, #20]
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 8010962:	bfa8      	it	ge
 8010964:	2700      	movge	r7, #0
            ret_val = 1;
 8010966:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 801096a:	9b02      	ldr	r3, [sp, #8]
 801096c:	eba3 0302 	sub.w	r3, r3, r2
            ret_val = 1;
 8010970:	bfb8      	it	lt
 8010972:	2701      	movlt	r7, #1
 8010974:	ebb3 0f50 	cmp.w	r3, r0, lsr #1
 8010978:	bfb8      	it	lt
 801097a:	2701      	movlt	r7, #1
    compass_result = !inv_icm20948_check_akm_self_test(s);
 801097c:	4620      	mov	r0, r4
 801097e:	f7fa fe2d 	bl	800b5dc <inv_icm20948_check_akm_self_test>
            (accel_result   << 1) |
 8010982:	0076      	lsls	r6, r6, #1
 8010984:	f086 0602 	eor.w	r6, r6, #2
 8010988:	f087 0501 	eor.w	r5, r7, #1
    compass_result = !inv_icm20948_check_akm_self_test(s);
 801098c:	fab0 f080 	clz	r0, r0
            (accel_result   << 1) |
 8010990:	432e      	orrs	r6, r5
    compass_result = !inv_icm20948_check_akm_self_test(s);
 8010992:	0940      	lsrs	r0, r0, #5
            (accel_result   << 1) |
 8010994:	ea46 0680 	orr.w	r6, r6, r0, lsl #2
 8010998:	e674      	b.n	8010684 <inv_icm20948_run_selftest+0x17c>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 801099a:	4a0b      	ldr	r2, [pc, #44]	; (80109c8 <inv_icm20948_run_selftest+0x4c0>)
 801099c:	3b01      	subs	r3, #1
 801099e:	2600      	movs	r6, #0
 80109a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
        if (selfTestValuesReadFromReg[i] != 0) {
 80109a4:	f894 2095 	ldrb.w	r2, [r4, #149]	; 0x95
 80109a8:	2a00      	cmp	r2, #0
 80109aa:	d183      	bne.n	80108b4 <inv_icm20948_run_selftest+0x3ac>
 80109ac:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 80109b0:	2601      	movs	r6, #1
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d1b4      	bne.n	8010920 <inv_icm20948_run_selftest+0x418>
 80109b6:	f894 3092 	ldrb.w	r3, [r4, #146]	; 0x92
            lIsStOtpReadZero = 1;
 80109ba:	2701      	movs	r7, #1
        if (selfTestValuesReadFromReg[i] != 0) {
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d1b8      	bne.n	8010932 <inv_icm20948_run_selftest+0x42a>
 80109c0:	2701      	movs	r7, #1
 80109c2:	e7db      	b.n	801097c <inv_icm20948_run_selftest+0x474>
 80109c4:	000186a0 	.word	0x000186a0
 80109c8:	0801f708 	.word	0x0801f708

080109cc <inv_icm20948_sensor_android_2_sensor_type>:
	}
}

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
	switch(sensor) {
 80109cc:	3801      	subs	r0, #1
 80109ce:	282e      	cmp	r0, #46	; 0x2e
 80109d0:	bf9a      	itte	ls
 80109d2:	4b02      	ldrls	r3, [pc, #8]	; (80109dc <inv_icm20948_sensor_android_2_sensor_type+0x10>)
 80109d4:	5c18      	ldrbls	r0, [r3, r0]
 80109d6:	2014      	movhi	r0, #20
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
	default:                                              return INV_ICM20948_SENSOR_MAX;
	}
}
 80109d8:	4770      	bx	lr
 80109da:	bf00      	nop
 80109dc:	0801f91c 	.word	0x0801f91c

080109e0 <inv_icm20948_get_whoami>:
	return skip_sample;
}

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 80109e0:	460a      	mov	r2, r1
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 80109e2:	2301      	movs	r3, #1
 80109e4:	2100      	movs	r1, #0
 80109e6:	f001 b91f 	b.w	8011c28 <inv_icm20948_read_reg>
 80109ea:	bf00      	nop
 80109ec:	0000      	movs	r0, r0
	...

080109f0 <inv_icm20948_init_matrix>:
}

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 80109f0:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8010a38 <inv_icm20948_init_matrix+0x48>
 80109f4:	ed80 7b2a 	vstr	d7, [r0, #168]	; 0xa8
 80109f8:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8010a40 <inv_icm20948_init_matrix+0x50>
	s->s_quat_chip_to_body[1] = 0;
	s->s_quat_chip_to_body[2] = 0;
	s->s_quat_chip_to_body[3] = 0;
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
	s->mounting_matrix[0] = 1;
 80109fc:	2101      	movs	r1, #1
	s->mounting_matrix[4] = 1;
	s->mounting_matrix[8] = 1;
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 80109fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 8010a02:	f04f 0c00 	mov.w	ip, #0
 8010a06:	f8c0 c274 	str.w	ip, [r0, #628]	; 0x274
 8010a0a:	f8c0 c278 	str.w	ip, [r0, #632]	; 0x278
	s->mounting_matrix[0] = 1;
 8010a0e:	f880 1274 	strb.w	r1, [r0, #628]	; 0x274
	s->mounting_matrix[4] = 1;
 8010a12:	f880 1278 	strb.w	r1, [r0, #632]	; 0x278
	s->mounting_matrix[8] = 1;
 8010a16:	f880 127c 	strb.w	r1, [r0, #636]	; 0x27c
	s->s_quat_chip_to_body[0] = (1L<<30);
 8010a1a:	ed80 7b2c 	vstr	d7, [r0, #176]	; 0xb0
	s->soft_iron_matrix[4] = (1L<<30);
	s->soft_iron_matrix[8] = (1L<<30);

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8010a1e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8010a48 <inv_icm20948_init_matrix+0x58>
	s->soft_iron_matrix[0] = (1L<<30);
 8010a22:	f8c0 2288 	str.w	r2, [r0, #648]	; 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 8010a26:	f8c0 2298 	str.w	r2, [r0, #664]	; 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 8010a2a:	f8c0 22a8 	str.w	r2, [r0, #680]	; 0x2a8
	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8010a2e:	f500 711d 	add.w	r1, r0, #628	; 0x274
 8010a32:	f7fe b8e3 	b.w	800ebfc <inv_icm20948_set_chip_to_body_axis_quaternion>
 8010a36:	bf00      	nop
 8010a38:	40000000 	.word	0x40000000
	...

08010a50 <inv_icm20948_init_structure>:
}

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 8010a50:	b510      	push	{r4, lr}
 8010a52:	4604      	mov	r4, r0
	int i;
	inv_icm20948_base_control_init(s);
 8010a54:	f7fb f97a 	bl	800bd4c <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 8010a58:	4620      	mov	r0, r4
 8010a5a:	f001 f923 	bl	8011ca4 <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 8010a5e:	4620      	mov	r0, r4
 8010a60:	f7fa fb48 	bl	800b0f4 <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 8010a64:	2300      	movs	r3, #0
 8010a66:	f8a4 34f2 	strh.w	r3, [r4, #1266]	; 0x4f2
	s->new_accuracy = 0;
 8010a6a:	f8c4 34f4 	str.w	r3, [r4, #1268]	; 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8010a6e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8010aa0 <inv_icm20948_init_structure+0x50>
 8010a72:	480d      	ldr	r0, [pc, #52]	; (8010aa8 <inv_icm20948_init_structure+0x58>)
	s->new_accuracy = 0;
 8010a74:	2301      	movs	r3, #1
 8010a76:	e007      	b.n	8010a88 <inv_icm20948_init_structure+0x38>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8010a78:	f811 2c02 	ldrb.w	r2, [r1, #-2]
 8010a7c:	3259      	adds	r2, #89	; 0x59
 8010a7e:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8010a82:	ed82 7b00 	vstr	d7, [r2]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 8010a86:	3301      	adds	r3, #1
	switch(sensor) {
 8010a88:	1e9a      	subs	r2, r3, #2
 8010a8a:	2a2e      	cmp	r2, #46	; 0x2e
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8010a8c:	eb00 0103 	add.w	r1, r0, r3
 8010a90:	d9f2      	bls.n	8010a78 <inv_icm20948_init_structure+0x28>
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 8010a92:	2b33      	cmp	r3, #51	; 0x33
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8010a94:	ed84 7bda 	vstr	d7, [r4, #872]	; 0x368
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 8010a98:	d1f5      	bne.n	8010a86 <inv_icm20948_init_structure+0x36>
		
	return 0;
}
 8010a9a:	2000      	movs	r0, #0
 8010a9c:	bd10      	pop	{r4, pc}
 8010a9e:	bf00      	nop
	...
 8010aa8:	0801f91c 	.word	0x0801f91c

08010aac <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8010aac:	b510      	push	{r4, lr}
	if(s->serif.is_spi) {
 8010aae:	6944      	ldr	r4, [r0, #20]
{
 8010ab0:	4613      	mov	r3, r2
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 8010ab2:	460a      	mov	r2, r1
	if(s->serif.is_spi) {
 8010ab4:	b13c      	cbz	r4, 8010ac6 <inv_icm20948_initialize+0x1a>
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 8010ab6:	2102      	movs	r1, #2
 8010ab8:	f7fc fdf4 	bl	800d6a4 <inv_icm20948_initialize_lower_driver>
 8010abc:	3800      	subs	r0, #0
 8010abe:	bf18      	it	ne
 8010ac0:	2001      	movne	r0, #1
 8010ac2:	4240      	negs	r0, r0
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
			return -1;
		}
	}
	return 0;
}
 8010ac4:	bd10      	pop	{r4, pc}
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 8010ac6:	2101      	movs	r1, #1
 8010ac8:	f7fc fdec 	bl	800d6a4 <inv_icm20948_initialize_lower_driver>
 8010acc:	3800      	subs	r0, #0
 8010ace:	bf18      	it	ne
 8010ad0:	2001      	movne	r0, #1
 8010ad2:	4240      	negs	r0, r0
}
 8010ad4:	bd10      	pop	{r4, pc}
 8010ad6:	bf00      	nop

08010ad8 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 8010ad8:	b510      	push	{r4, lr}
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 8010ada:	2101      	movs	r1, #1
{
 8010adc:	4604      	mov	r4, r0
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 8010ade:	f7fd f92b 	bl	800dd38 <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 8010ae2:	2103      	movs	r1, #3
 8010ae4:	4620      	mov	r0, r4
 8010ae6:	f7fd f857 	bl	800db98 <inv_icm20948_set_gyro_fullscale>

	return 0;
}
 8010aea:	2000      	movs	r0, #0
 8010aec:	bd10      	pop	{r4, pc}
 8010aee:	bf00      	nop

08010af0 <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
	int result = 0;
	int * castedvalue = (int*) fsr;
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 8010af0:	f011 03fd 	ands.w	r3, r1, #253	; 0xfd
 8010af4:	d005      	beq.n	8010b02 <inv_icm20948_set_fsr+0x12>
			afsr = MPU_FS_16G;
		else 
			return -1;
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8010af6:	2b01      	cmp	r3, #1
 8010af8:	d00f      	beq.n	8010b1a <inv_icm20948_set_fsr+0x2a>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 8010afa:	2905      	cmp	r1, #5
 8010afc:	d00d      	beq.n	8010b1a <inv_icm20948_set_fsr+0x2a>
	int result = 0;
 8010afe:	2000      	movs	r0, #0
 8010b00:	4770      	bx	lr
		if(*castedvalue == 2)
 8010b02:	6812      	ldr	r2, [r2, #0]
 8010b04:	2a02      	cmp	r2, #2
 8010b06:	d01a      	beq.n	8010b3e <inv_icm20948_set_fsr+0x4e>
		else if(*castedvalue == 4)
 8010b08:	2a04      	cmp	r2, #4
 8010b0a:	d015      	beq.n	8010b38 <inv_icm20948_set_fsr+0x48>
		else if(*castedvalue == 8)
 8010b0c:	2a08      	cmp	r2, #8
 8010b0e:	d019      	beq.n	8010b44 <inv_icm20948_set_fsr+0x54>
		else if(*castedvalue == 16)
 8010b10:	2a10      	cmp	r2, #16
 8010b12:	d120      	bne.n	8010b56 <inv_icm20948_set_fsr+0x66>
 8010b14:	2103      	movs	r1, #3
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 8010b16:	f7fd b90f 	b.w	800dd38 <inv_icm20948_set_accel_fullscale>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 8010b1a:	6813      	ldr	r3, [r2, #0]
 8010b1c:	2bfa      	cmp	r3, #250	; 0xfa
 8010b1e:	d016      	beq.n	8010b4e <inv_icm20948_set_fsr+0x5e>
			gfsr = MPU_FS_250dps;
		else if(*castedvalue == 500)
 8010b20:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8010b24:	d011      	beq.n	8010b4a <inv_icm20948_set_fsr+0x5a>
			gfsr = MPU_FS_500dps;
		else if(*castedvalue == 1000)
 8010b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010b2a:	d012      	beq.n	8010b52 <inv_icm20948_set_fsr+0x62>
		 	gfsr = MPU_FS_1000dps;
		else if(*castedvalue == 2000)
 8010b2c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8010b30:	d111      	bne.n	8010b56 <inv_icm20948_set_fsr+0x66>
 8010b32:	2103      	movs	r1, #3
		 	gfsr = MPU_FS_2000dps;
		else 
			return -1;
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 8010b34:	f7fd b830 	b.w	800db98 <inv_icm20948_set_gyro_fullscale>
 8010b38:	2101      	movs	r1, #1
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 8010b3a:	f7fd b8fd 	b.w	800dd38 <inv_icm20948_set_accel_fullscale>
 8010b3e:	4619      	mov	r1, r3
 8010b40:	f7fd b8fa 	b.w	800dd38 <inv_icm20948_set_accel_fullscale>
 8010b44:	2102      	movs	r1, #2
 8010b46:	f7fd b8f7 	b.w	800dd38 <inv_icm20948_set_accel_fullscale>
 8010b4a:	2101      	movs	r1, #1
 8010b4c:	e7f2      	b.n	8010b34 <inv_icm20948_set_fsr+0x44>
 8010b4e:	2100      	movs	r1, #0
 8010b50:	e7f0      	b.n	8010b34 <inv_icm20948_set_fsr+0x44>
 8010b52:	2102      	movs	r1, #2
 8010b54:	e7ee      	b.n	8010b34 <inv_icm20948_set_fsr+0x44>
			return -1;
 8010b56:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return result;
}
 8010b5a:	4770      	bx	lr

08010b5c <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 8010b5c:	b510      	push	{r4, lr}
 8010b5e:	4614      	mov	r4, r2
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 8010b60:	f011 02fd 	ands.w	r2, r1, #253	; 0xfd
 8010b64:	d006      	beq.n	8010b74 <inv_icm20948_get_fsr+0x18>
		else 
			return -1;
		
		return 1;
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8010b66:	2a01      	cmp	r2, #1
 8010b68:	4603      	mov	r3, r0
 8010b6a:	d014      	beq.n	8010b96 <inv_icm20948_get_fsr+0x3a>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 8010b6c:	2905      	cmp	r1, #5
 8010b6e:	d012      	beq.n	8010b96 <inv_icm20948_get_fsr+0x3a>
			return -1;
		
		return 2;
	}
	
	return 0;
 8010b70:	2000      	movs	r0, #0
}
 8010b72:	bd10      	pop	{r4, pc}
		int afsr = inv_icm20948_get_accel_fullscale(s);
 8010b74:	f7fd f88a 	bl	800dc8c <inv_icm20948_get_accel_fullscale>
		if(afsr == MPU_FS_2G)
 8010b78:	b148      	cbz	r0, 8010b8e <inv_icm20948_get_fsr+0x32>
		else if(afsr == MPU_FS_4G)
 8010b7a:	2801      	cmp	r0, #1
 8010b7c:	d01a      	beq.n	8010bb4 <inv_icm20948_get_fsr+0x58>
		else if(afsr == MPU_FS_8G)
 8010b7e:	2802      	cmp	r0, #2
 8010b80:	d01b      	beq.n	8010bba <inv_icm20948_get_fsr+0x5e>
		else if(afsr == MPU_FS_16G)
 8010b82:	2803      	cmp	r0, #3
 8010b84:	d12a      	bne.n	8010bdc <inv_icm20948_get_fsr+0x80>
			* castedvalue = 16;
 8010b86:	2310      	movs	r3, #16
 8010b88:	7023      	strb	r3, [r4, #0]
		return 1;
 8010b8a:	2001      	movs	r0, #1
}
 8010b8c:	bd10      	pop	{r4, pc}
			* castedvalue = 2;
 8010b8e:	2302      	movs	r3, #2
 8010b90:	7023      	strb	r3, [r4, #0]
		return 1;
 8010b92:	2001      	movs	r0, #1
}
 8010b94:	bd10      	pop	{r4, pc}
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 8010b96:	4618      	mov	r0, r3
 8010b98:	f7fc ff8a 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
		if(gfsr == MPU_FS_250dps)
 8010b9c:	b188      	cbz	r0, 8010bc2 <inv_icm20948_get_fsr+0x66>
		else if(gfsr == MPU_FS_500dps)
 8010b9e:	2801      	cmp	r0, #1
 8010ba0:	d013      	beq.n	8010bca <inv_icm20948_get_fsr+0x6e>
		else if(gfsr == MPU_FS_1000dps)
 8010ba2:	2802      	cmp	r0, #2
 8010ba4:	d016      	beq.n	8010bd4 <inv_icm20948_get_fsr+0x78>
		else if(gfsr == MPU_FS_2000dps)
 8010ba6:	2803      	cmp	r0, #3
 8010ba8:	d118      	bne.n	8010bdc <inv_icm20948_get_fsr+0x80>
		 	* castedvalue = 2000;
 8010baa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8010bae:	8023      	strh	r3, [r4, #0]
		return 2;
 8010bb0:	2002      	movs	r0, #2
}
 8010bb2:	bd10      	pop	{r4, pc}
			* castedvalue = 4;
 8010bb4:	2304      	movs	r3, #4
 8010bb6:	7023      	strb	r3, [r4, #0]
}
 8010bb8:	bd10      	pop	{r4, pc}
			* castedvalue = 8;
 8010bba:	2308      	movs	r3, #8
 8010bbc:	7023      	strb	r3, [r4, #0]
		return 1;
 8010bbe:	2001      	movs	r0, #1
}
 8010bc0:	bd10      	pop	{r4, pc}
			* castedvalue = 250;
 8010bc2:	23fa      	movs	r3, #250	; 0xfa
 8010bc4:	8023      	strh	r3, [r4, #0]
		return 2;
 8010bc6:	2002      	movs	r0, #2
}
 8010bc8:	bd10      	pop	{r4, pc}
			* castedvalue = 500;
 8010bca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8010bce:	8023      	strh	r3, [r4, #0]
		return 2;
 8010bd0:	2002      	movs	r0, #2
}
 8010bd2:	bd10      	pop	{r4, pc}
		 	* castedvalue = 1000;
 8010bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010bd8:	8023      	strh	r3, [r4, #0]
}
 8010bda:	bd10      	pop	{r4, pc}
			return -1;
 8010bdc:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010be0:	bd10      	pop	{r4, pc}
 8010be2:	bf00      	nop

08010be4 <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 8010be4:	b530      	push	{r4, r5, lr}
 8010be6:	4604      	mov	r4, r0
 8010be8:	b087      	sub	sp, #28
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
	short shift;
	switch(sensor) {
 8010bea:	290c      	cmp	r1, #12
 8010bec:	d808      	bhi.n	8010c00 <inv_icm20948_set_bias+0x1c>
 8010bee:	e8df f001 	tbb	[pc, r1]
 8010bf2:	1933      	.short	0x1933
 8010bf4:	190b0707 	.word	0x190b0707
 8010bf8:	07070707 	.word	0x07070707
 8010bfc:	0707      	.short	0x0707
 8010bfe:	0b          	.byte	0x0b
 8010bff:	00          	.byte	0x00
 8010c00:	f04f 30ff 	mov.w	r0, #4294967295
		default :
			rc = -1;
			break;
	}
	return (rc == 0) ? 1 : rc;
}
 8010c04:	b007      	add	sp, #28
 8010c06:	bd30      	pop	{r4, r5, pc}
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8010c08:	6810      	ldr	r0, [r2, #0]
 8010c0a:	6851      	ldr	r1, [r2, #4]
 8010c0c:	6892      	ldr	r2, [r2, #8]
 8010c0e:	466b      	mov	r3, sp
 8010c10:	c307      	stmia	r3!, {r0, r1, r2}
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 8010c12:	4669      	mov	r1, sp
 8010c14:	4620      	mov	r0, r4
 8010c16:	f7fc fbd9 	bl	800d3cc <inv_icm20948_ctrl_set_mag_bias>
	return (rc == 0) ? 1 : rc;
 8010c1a:	2800      	cmp	r0, #0
 8010c1c:	bf08      	it	eq
 8010c1e:	2001      	moveq	r0, #1
}
 8010c20:	b007      	add	sp, #28
 8010c22:	bd30      	pop	{r4, r5, pc}
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8010c24:	6810      	ldr	r0, [r2, #0]
 8010c26:	6851      	ldr	r1, [r2, #4]
 8010c28:	6892      	ldr	r2, [r2, #8]
 8010c2a:	466b      	mov	r3, sp
 8010c2c:	c307      	stmia	r3!, {r0, r1, r2}
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 8010c2e:	4620      	mov	r0, r4
 8010c30:	f7fc ff3e 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
			bias_in[1] = bias_q16[1] << shift;
 8010c34:	e9dd 1200 	ldrd	r1, r2, [sp]
			bias_in[2] = bias_q16[2] << shift;
 8010c38:	9b02      	ldr	r3, [sp, #8]
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 8010c3a:	f1c0 0006 	rsb	r0, r0, #6
			bias_in[0] = bias_q16[0] << shift;
 8010c3e:	b200      	sxth	r0, r0
 8010c40:	fa01 f500 	lsl.w	r5, r1, r0
			bias_in[1] = bias_q16[1] << shift;
 8010c44:	4082      	lsls	r2, r0
			bias_in[2] = bias_q16[2] << shift;
 8010c46:	4083      	lsls	r3, r0
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 8010c48:	a903      	add	r1, sp, #12
 8010c4a:	4620      	mov	r0, r4
			bias_in[1] = bias_q16[1] << shift;
 8010c4c:	e9cd 5203 	strd	r5, r2, [sp, #12]
			bias_in[2] = bias_q16[2] << shift;
 8010c50:	9305      	str	r3, [sp, #20]
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 8010c52:	f7fc fbad 	bl	800d3b0 <inv_icm20948_ctrl_set_gyr_bias>
			break;
 8010c56:	e7e0      	b.n	8010c1a <inv_icm20948_set_bias+0x36>
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8010c58:	6810      	ldr	r0, [r2, #0]
 8010c5a:	6851      	ldr	r1, [r2, #4]
 8010c5c:	6892      	ldr	r2, [r2, #8]
 8010c5e:	466b      	mov	r3, sp
 8010c60:	c307      	stmia	r3!, {r0, r1, r2}
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 8010c62:	4620      	mov	r0, r4
			bias_in[1] = bias_q16[1] << (25 - 16);
 8010c64:	e9dd 4200 	ldrd	r4, r2, [sp]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 8010c68:	4619      	mov	r1, r3
			bias_in[2] = bias_q16[2] << (25 - 16);
 8010c6a:	9b02      	ldr	r3, [sp, #8]
			bias_in[0] = bias_q16[0] << (25 - 16);
 8010c6c:	0264      	lsls	r4, r4, #9
			bias_in[1] = bias_q16[1] << (25 - 16);
 8010c6e:	0252      	lsls	r2, r2, #9
			bias_in[2] = bias_q16[2] << (25 - 16);
 8010c70:	025b      	lsls	r3, r3, #9
			bias_in[1] = bias_q16[1] << (25 - 16);
 8010c72:	e9cd 4203 	strd	r4, r2, [sp, #12]
			bias_in[2] = bias_q16[2] << (25 - 16);
 8010c76:	9305      	str	r3, [sp, #20]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 8010c78:	f7fc fb8c 	bl	800d394 <inv_icm20948_ctrl_set_acc_bias>
			break;
 8010c7c:	e7cd      	b.n	8010c1a <inv_icm20948_set_bias+0x36>
 8010c7e:	bf00      	nop

08010c80 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 8010c80:	b570      	push	{r4, r5, r6, lr}
 8010c82:	4606      	mov	r6, r0
 8010c84:	b086      	sub	sp, #24
 8010c86:	4615      	mov	r5, r2
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
	short shift;
	switch(sensor) {
 8010c88:	290c      	cmp	r1, #12
 8010c8a:	d808      	bhi.n	8010c9e <inv_icm20948_get_bias+0x1e>
 8010c8c:	e8df f001 	tbb	[pc, r1]
 8010c90:	07071b35 	.word	0x07071b35
 8010c94:	07071b0c 	.word	0x07071b0c
 8010c98:	07070707 	.word	0x07070707
 8010c9c:	0c          	.byte	0x0c
 8010c9d:	00          	.byte	0x00
 8010c9e:	f04f 34ff 	mov.w	r4, #4294967295
		default:
			rc = -1;
			break;
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
}
 8010ca2:	4620      	mov	r0, r4
 8010ca4:	b006      	add	sp, #24
 8010ca6:	bd70      	pop	{r4, r5, r6, pc}
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 8010ca8:	4669      	mov	r1, sp
 8010caa:	f7fc fb71 	bl	800d390 <inv_icm20948_ctrl_get_mag_bias>
			memcpy(bias, bias_qx, sizeof(bias_qx));
 8010cae:	466b      	mov	r3, sp
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 8010cb0:	4604      	mov	r4, r0
			memcpy(bias, bias_qx, sizeof(bias_qx));
 8010cb2:	cb07      	ldmia	r3!, {r0, r1, r2}
 8010cb4:	6028      	str	r0, [r5, #0]
 8010cb6:	6069      	str	r1, [r5, #4]
 8010cb8:	60aa      	str	r2, [r5, #8]
	return (rc == 0) ? 3*sizeof(float) : rc;
 8010cba:	2c00      	cmp	r4, #0
 8010cbc:	bf08      	it	eq
 8010cbe:	240c      	moveq	r4, #12
}
 8010cc0:	4620      	mov	r0, r4
 8010cc2:	b006      	add	sp, #24
 8010cc4:	bd70      	pop	{r4, r5, r6, pc}
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 8010cc6:	4669      	mov	r1, sp
 8010cc8:	f7fc fb60 	bl	800d38c <inv_icm20948_ctrl_get_gyr_bias>
 8010ccc:	4604      	mov	r4, r0
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 8010cce:	4630      	mov	r0, r6
 8010cd0:	f7fc feee 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
			bias_out[1] = bias_qx[1] >> shift;
 8010cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 8010cd8:	f1c0 0006 	rsb	r0, r0, #6
			bias_out[0] = bias_qx[0] >> shift;
 8010cdc:	b200      	sxth	r0, r0
 8010cde:	4102      	asrs	r2, r0
			bias_out[1] = bias_qx[1] >> shift;
 8010ce0:	4103      	asrs	r3, r0
 8010ce2:	e9cd 2303 	strd	r2, r3, [sp, #12]
			bias_out[2] = bias_qx[2] >> shift;
 8010ce6:	9a02      	ldr	r2, [sp, #8]
 8010ce8:	fa42 f000 	asr.w	r0, r2, r0
			memcpy(bias, bias_out, sizeof(bias_out));
 8010cec:	ab03      	add	r3, sp, #12
			bias_out[2] = bias_qx[2] >> shift;
 8010cee:	9005      	str	r0, [sp, #20]
			memcpy(bias, bias_out, sizeof(bias_out));
 8010cf0:	cb07      	ldmia	r3!, {r0, r1, r2}
 8010cf2:	6028      	str	r0, [r5, #0]
 8010cf4:	6069      	str	r1, [r5, #4]
 8010cf6:	60aa      	str	r2, [r5, #8]
			break;
 8010cf8:	e7df      	b.n	8010cba <inv_icm20948_get_bias+0x3a>
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 8010cfa:	4669      	mov	r1, sp
 8010cfc:	f7fc fb44 	bl	800d388 <inv_icm20948_ctrl_get_acc_bias>
			bias_out[1] = bias_qx[1] >> (25 - 16);
 8010d00:	e9dd 1200 	ldrd	r1, r2, [sp]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 8010d04:	9b02      	ldr	r3, [sp, #8]
			bias_out[0] = bias_qx[0] >> (25 - 16);
 8010d06:	1249      	asrs	r1, r1, #9
			bias_out[1] = bias_qx[1] >> (25 - 16);
 8010d08:	1252      	asrs	r2, r2, #9
 8010d0a:	e9cd 1203 	strd	r1, r2, [sp, #12]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 8010d0e:	125b      	asrs	r3, r3, #9
 8010d10:	9305      	str	r3, [sp, #20]
			memcpy(bias, bias_out, sizeof(bias_out));
 8010d12:	ab03      	add	r3, sp, #12
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 8010d14:	4604      	mov	r4, r0
			memcpy(bias, bias_out, sizeof(bias_out));
 8010d16:	cb07      	ldmia	r3!, {r0, r1, r2}
 8010d18:	6028      	str	r0, [r5, #0]
 8010d1a:	6069      	str	r1, [r5, #4]
 8010d1c:	60aa      	str	r2, [r5, #8]
			break;
 8010d1e:	e7cc      	b.n	8010cba <inv_icm20948_get_bias+0x3a>

08010d20 <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
	s->go_back_lp_when_odr_low = 0;
 8010d20:	2200      	movs	r2, #0
 8010d22:	f880 2244 	strb.w	r2, [r0, #580]	; 0x244
	if(lowpower_or_highperformance)
 8010d26:	b109      	cbz	r1, 8010d2c <inv_icm20948_set_lowpower_or_highperformance+0xc>
		return inv_icm20948_enter_low_noise_mode(s);
 8010d28:	f7fc bcaa 	b.w	800d680 <inv_icm20948_enter_low_noise_mode>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 8010d2c:	f7fc bc98 	b.w	800d660 <inv_icm20948_enter_duty_cycle_mode>

08010d30 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 8010d30:	2300      	movs	r3, #0
 8010d32:	700b      	strb	r3, [r1, #0]
	return 1;
}
 8010d34:	2001      	movs	r0, #1
 8010d36:	4770      	bx	lr

08010d38 <inv_icm20948_set_matrix>:
	for (iter = 0; iter < 9; ++iter)
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
}

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 8010d38:	b530      	push	{r4, r5, lr}
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 8010d3a:	f002 03f7 	and.w	r3, r2, #247	; 0xf7
 8010d3e:	2b04      	cmp	r3, #4
{
 8010d40:	b08b      	sub	sp, #44	; 0x2c
 8010d42:	4604      	mov	r4, r0
	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 8010d44:	f000 8088 	beq.w	8010e58 <inv_icm20948_set_matrix+0x120>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 8010d48:	2a03      	cmp	r2, #3
 8010d4a:	f200 80df 	bhi.w	8010f0c <inv_icm20948_set_matrix+0x1d4>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010d4e:	edd1 3a01 	vldr	s7, [r1, #4]
 8010d52:	edd1 6a00 	vldr	s13, [r1]
 8010d56:	ed91 4a02 	vldr	s8, [r1, #8]
 8010d5a:	edd1 4a03 	vldr	s9, [r1, #12]
 8010d5e:	ed91 5a05 	vldr	s10, [r1, #20]
 8010d62:	edd1 5a06 	vldr	s11, [r1, #24]
 8010d66:	ed91 6a08 	vldr	s12, [r1, #32]
 8010d6a:	ed91 7a04 	vldr	s14, [r1, #16]
 8010d6e:	edd1 7a07 	vldr	s15, [r1, #28]
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8010d72:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8010f18 <inv_icm20948_set_matrix+0x1e0>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010d76:	eeb0 3a66 	vmov.f32	s6, s13
 8010d7a:	eef0 6a63 	vmov.f32	s13, s7
 8010d7e:	eefe 6ac1 	vcvt.s32.f32	s13, s13, #30
 8010d82:	eebe 3ac1 	vcvt.s32.f32	s6, s6, #30
 8010d86:	ee16 1a90 	vmov	r1, s13
 8010d8a:	eef0 6a44 	vmov.f32	s13, s8
 8010d8e:	eefe 6ac1 	vcvt.s32.f32	s13, s13, #30
 8010d92:	ee13 3a10 	vmov	r3, s6
 8010d96:	ee16 2a90 	vmov	r2, s13
 8010d9a:	eef0 6a64 	vmov.f32	s13, s9
 8010d9e:	eefe 6ac1 	vcvt.s32.f32	s13, s13, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010da2:	179b      	asrs	r3, r3, #30
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010da4:	ee16 0a90 	vmov	r0, s13
 8010da8:	eef0 6a47 	vmov.f32	s13, s14
 8010dac:	eeb0 7a45 	vmov.f32	s14, s10
 8010db0:	eebe 7ac1 	vcvt.s32.f32	s14, s14, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010db4:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8010db8:	178b      	asrs	r3, r1, #30
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010dba:	eefe 6ac1 	vcvt.s32.f32	s13, s13, #30
 8010dbe:	e9cd 1202 	strd	r1, r2, [sp, #8]
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010dc2:	f884 3275 	strb.w	r3, [r4, #629]	; 0x275
 8010dc6:	1793      	asrs	r3, r2, #30
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010dc8:	ee17 2a10 	vmov	r2, s14
 8010dcc:	eeb0 7a65 	vmov.f32	s14, s11
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010dd0:	f884 3276 	strb.w	r3, [r4, #630]	; 0x276
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010dd4:	eebe 7ac1 	vcvt.s32.f32	s14, s14, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010dd8:	1783      	asrs	r3, r0, #30
 8010dda:	f884 3277 	strb.w	r3, [r4, #631]	; 0x277
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010dde:	ee16 3a90 	vmov	r3, s13
 8010de2:	ee17 1a10 	vmov	r1, s14
 8010de6:	eeb0 7a67 	vmov.f32	s14, s15
 8010dea:	eebe 7ac1 	vcvt.s32.f32	s14, s14, #30
 8010dee:	eef0 7a46 	vmov.f32	s15, s12
 8010df2:	e9cd 0304 	strd	r0, r3, [sp, #16]
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010df6:	179b      	asrs	r3, r3, #30
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010df8:	eefe 7ac1 	vcvt.s32.f32	s15, s15, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010dfc:	f884 3278 	strb.w	r3, [r4, #632]	; 0x278
 8010e00:	178b      	asrs	r3, r1, #30
 8010e02:	f884 327a 	strb.w	r3, [r4, #634]	; 0x27a
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e06:	ee17 3a10 	vmov	r3, s14
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010e0a:	1790      	asrs	r0, r2, #30
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e0c:	9206      	str	r2, [sp, #24]
 8010e0e:	ee17 2a90 	vmov	r2, s15
 8010e12:	e9cd 1307 	strd	r1, r3, [sp, #28]
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010e16:	179b      	asrs	r3, r3, #30
 8010e18:	f884 327b 	strb.w	r3, [r4, #635]	; 0x27b
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 8010e1c:	f504 751d 	add.w	r5, r4, #628	; 0x274
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010e20:	1793      	asrs	r3, r2, #30
 8010e22:	f884 327c 	strb.w	r3, [r4, #636]	; 0x27c
 8010e26:	f884 0279 	strb.w	r0, [r4, #633]	; 0x279
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8010e2a:	4629      	mov	r1, r5
 8010e2c:	4620      	mov	r0, r4
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e2e:	ed8d 3a01 	vstr	s6, [sp, #4]
 8010e32:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8010e36:	f7fd fee1 	bl	800ebfc <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 8010e3a:	a901      	add	r1, sp, #4
 8010e3c:	4620      	mov	r0, r4
 8010e3e:	f7fe fcdb 	bl	800f7f8 <dmp_icm20948_set_B2S_matrix>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010e42:	f204 227d 	addw	r2, r4, #637	; 0x27d
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 8010e46:	4603      	mov	r3, r0
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010e48:	4629      	mov	r1, r5
 8010e4a:	4620      	mov	r0, r4
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 8010e4c:	461c      	mov	r4, r3
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010e4e:	f7fa fcf1 	bl	800b834 <inv_icm20948_compass_dmp_cal>
 8010e52:	4320      	orrs	r0, r4
	}

	return result;
}
 8010e54:	b00b      	add	sp, #44	; 0x2c
 8010e56:	bd30      	pop	{r4, r5, pc}
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e58:	edd1 3a01 	vldr	s7, [r1, #4]
 8010e5c:	ed91 4a02 	vldr	s8, [r1, #8]
 8010e60:	edd1 4a03 	vldr	s9, [r1, #12]
 8010e64:	ed91 5a04 	vldr	s10, [r1, #16]
 8010e68:	edd1 5a05 	vldr	s11, [r1, #20]
 8010e6c:	ed91 6a06 	vldr	s12, [r1, #24]
 8010e70:	edd1 6a07 	vldr	s13, [r1, #28]
 8010e74:	ed91 7a08 	vldr	s14, [r1, #32]
 8010e78:	edd1 7a00 	vldr	s15, [r1]
 8010e7c:	eefe 3ac1 	vcvt.s32.f32	s7, s7, #30
 8010e80:	eebe 4ac1 	vcvt.s32.f32	s8, s8, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010e84:	ee13 3a90 	vmov	r3, s7
 8010e88:	179b      	asrs	r3, r3, #30
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e8a:	eefe 4ac1 	vcvt.s32.f32	s9, s9, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010e8e:	f880 327e 	strb.w	r3, [r0, #638]	; 0x27e
 8010e92:	ee14 3a10 	vmov	r3, s8
 8010e96:	179a      	asrs	r2, r3, #30
 8010e98:	ee14 3a90 	vmov	r3, s9
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010e9c:	eebe 5ac1 	vcvt.s32.f32	s10, s10, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010ea0:	179b      	asrs	r3, r3, #30
 8010ea2:	f880 3280 	strb.w	r3, [r0, #640]	; 0x280
 8010ea6:	ee15 3a10 	vmov	r3, s10
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010eaa:	eefe 5ac1 	vcvt.s32.f32	s11, s11, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010eae:	179b      	asrs	r3, r3, #30
 8010eb0:	f880 3281 	strb.w	r3, [r0, #641]	; 0x281
 8010eb4:	ee15 3a90 	vmov	r3, s11
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010eb8:	eebe 6ac1 	vcvt.s32.f32	s12, s12, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010ebc:	179b      	asrs	r3, r3, #30
 8010ebe:	f880 3282 	strb.w	r3, [r0, #642]	; 0x282
 8010ec2:	ee16 3a10 	vmov	r3, s12
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010ec6:	eefe 6ac1 	vcvt.s32.f32	s13, s13, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010eca:	179b      	asrs	r3, r3, #30
 8010ecc:	f880 3283 	strb.w	r3, [r0, #643]	; 0x283
 8010ed0:	ee16 3a90 	vmov	r3, s13
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010ed4:	eebe 7ac1 	vcvt.s32.f32	s14, s14, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010ed8:	179b      	asrs	r3, r3, #30
 8010eda:	f880 3284 	strb.w	r3, [r0, #644]	; 0x284
 8010ede:	ee17 3a10 	vmov	r3, s14
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8010ee2:	eefe 7ac1 	vcvt.s32.f32	s15, s15, #30
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010ee6:	179b      	asrs	r3, r3, #30
 8010ee8:	f880 3285 	strb.w	r3, [r0, #645]	; 0x285
 8010eec:	ee17 3a90 	vmov	r3, s15
 8010ef0:	f880 227f 	strb.w	r2, [r0, #639]	; 0x27f
 8010ef4:	179b      	asrs	r3, r3, #30
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010ef6:	f200 227d 	addw	r2, r0, #637	; 0x27d
 8010efa:	f500 711d 	add.w	r1, r0, #628	; 0x274
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 8010efe:	f880 327d 	strb.w	r3, [r0, #637]	; 0x27d
}
 8010f02:	b00b      	add	sp, #44	; 0x2c
 8010f04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8010f08:	f7fa bc94 	b.w	800b834 <inv_icm20948_compass_dmp_cal>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8010f0c:	2a05      	cmp	r2, #5
 8010f0e:	f43f af1e 	beq.w	8010d4e <inv_icm20948_set_matrix+0x16>
	int result = 0;
 8010f12:	2000      	movs	r0, #0
	return result;
 8010f14:	e79e      	b.n	8010e54 <inv_icm20948_set_matrix+0x11c>
 8010f16:	bf00      	nop
 8010f18:	00000000 	.word	0x00000000

08010f1c <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 8010f1c:	b508      	push	{r3, lr}
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 8010f1e:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 8010f22:	f7fc fce3 	bl	800d8ec <inv_icm20948_set_slave_compass_id>
 8010f26:	3800      	subs	r0, #0
 8010f28:	bf18      	it	ne
 8010f2a:	2001      	movne	r0, #1
		return -1;
	return 0;
}
 8010f2c:	4240      	negs	r0, r0
 8010f2e:	bd08      	pop	{r3, pc}

08010f30 <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 8010f30:	b510      	push	{r4, lr}
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 8010f32:	2280      	movs	r2, #128	; 0x80
 8010f34:	2106      	movs	r1, #6
 8010f36:	f000 ff57 	bl	8011de8 <inv_icm20948_write_single_mems_reg>
 8010f3a:	4604      	mov	r4, r0
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 8010f3c:	4802      	ldr	r0, [pc, #8]	; (8010f48 <inv_icm20948_soft_reset+0x18>)
 8010f3e:	f002 fbd3 	bl	80136e8 <inv_icm20948_sleep_us>
	return rc;
}
 8010f42:	4620      	mov	r0, r4
 8010f44:	bd10      	pop	{r4, pc}
 8010f46:	bf00      	nop
 8010f48:	000186a0 	.word	0x000186a0

08010f4c <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 8010f4c:	2913      	cmp	r1, #19
 8010f4e:	bf98      	it	ls
 8010f50:	4b0b      	ldrls	r3, [pc, #44]	; (8010f80 <inv_icm20948_enable_sensor+0x34>)
{
 8010f52:	b570      	push	{r4, r5, r6, lr}
 8010f54:	460c      	mov	r4, r1
 8010f56:	4616      	mov	r6, r2
 8010f58:	bf94      	ite	ls
 8010f5a:	5c59      	ldrbls	r1, [r3, r1]
 8010f5c:	212c      	movhi	r1, #44	; 0x2c

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 8010f5e:	b2d2      	uxtb	r2, r2
{
 8010f60:	4605      	mov	r5, r0
	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 8010f62:	f7fb fef1 	bl	800cd48 <inv_icm20948_ctrl_enable_sensor>
 8010f66:	b940      	cbnz	r0, 8010f7a <inv_icm20948_enable_sensor+0x2e>
		return -1;

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 8010f68:	b936      	cbnz	r6, 8010f78 <inv_icm20948_enable_sensor+0x2c>
		s->timestamp[sensor] = 0;
 8010f6a:	3459      	adds	r4, #89	; 0x59
 8010f6c:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8010f70:	2200      	movs	r2, #0
 8010f72:	2300      	movs	r3, #0
 8010f74:	e9c4 2300 	strd	r2, r3, [r4]

	return 0;
}
 8010f78:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8010f7a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010f7e:	bd70      	pop	{r4, r5, r6, pc}
 8010f80:	0801f908 	.word	0x0801f908
 8010f84:	00000000 	.word	0x00000000

08010f88 <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 8010f88:	2913      	cmp	r1, #19
 8010f8a:	bf98      	it	ls
 8010f8c:	4b12      	ldrls	r3, [pc, #72]	; (8010fd8 <inv_icm20948_set_sensor_period+0x50>)
{
 8010f8e:	b570      	push	{r4, r5, r6, lr}
 8010f90:	460c      	mov	r4, r1
 8010f92:	4616      	mov	r6, r2
 8010f94:	bf94      	ite	ls
 8010f96:	5c59      	ldrbls	r1, [r3, r1]
 8010f98:	212c      	movhi	r1, #44	; 0x2c

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 8010f9a:	b292      	uxth	r2, r2
{
 8010f9c:	4605      	mov	r5, r0
	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 8010f9e:	f7fb fda5 	bl	800caec <inv_icm20948_set_odr>
 8010fa2:	b990      	cbnz	r0, 8010fca <inv_icm20948_set_sensor_period+0x42>
		return -1;
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 8010fa4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8010fd0 <inv_icm20948_set_sensor_period+0x48>
 8010fa8:	f104 0359 	add.w	r3, r4, #89	; 0x59
	s->sensorlist[sensor].odr_us = period * 1000;
 8010fac:	3439      	adds	r4, #57	; 0x39
 8010fae:	0121      	lsls	r1, r4, #4
 8010fb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010fb4:	eb05 1404 	add.w	r4, r5, r4, lsl #4
	s->timestamp[sensor] = 0;
 8010fb8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
	s->sensorlist[sensor].odr_us = period * 1000;
 8010fbc:	fb02 f606 	mul.w	r6, r2, r6
	s->timestamp[sensor] = 0;
 8010fc0:	ed83 7b00 	vstr	d7, [r3]
	s->sensorlist[sensor].odr_us = period * 1000;
 8010fc4:	506e      	str	r6, [r5, r1]
 8010fc6:	6060      	str	r0, [r4, #4]
	return 0; 
}
 8010fc8:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8010fca:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010fce:	bd70      	pop	{r4, r5, r6, pc}
	...
 8010fd8:	0801f908 	.word	0x0801f908

08010fdc <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 8010fdc:	b510      	push	{r4, lr}
 8010fde:	4604      	mov	r4, r0
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 8010fe0:	f7fa ff44 	bl	800be6c <inv_icm20948_ctrl_set_batch_timeout_ms>
 8010fe4:	b928      	cbnz	r0, 8010ff2 <inv_icm20948_enable_batch_timeout+0x16>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 8010fe6:	4620      	mov	r0, r4
 8010fe8:	2101      	movs	r1, #1
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
			return rc;                     
	}
	return 0;
}
 8010fea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 8010fee:	f7fa bf1d 	b.w	800be2c <inv_icm20948_ctrl_enable_batch>
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 8010ff2:	4620      	mov	r0, r4
 8010ff4:	2100      	movs	r1, #0
}
 8010ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 8010ffa:	f7fa bf17 	b.w	800be2c <inv_icm20948_ctrl_enable_batch>
 8010ffe:	bf00      	nop

08011000 <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 8011000:	2390      	movs	r3, #144	; 0x90
 8011002:	f7fe bc8b 	b.w	800f91c <inv_icm20948_firmware_load>
 8011006:	bf00      	nop

08011008 <inv_icm20948_poll_sensor>:
	return 0;
}

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 8011008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801100c:	ed2d 8b08 	vpush	{d8-d11}
 8011010:	b0d9      	sub	sp, #356	; 0x164
	short int_read_back=0;
 8011012:	2300      	movs	r3, #0
{
 8011014:	9203      	str	r2, [sp, #12]
 8011016:	4689      	mov	r9, r1
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
	int dummy_accuracy = 0;
	int accel_accuracy = 0;
	int compass_accuracy = 0;
	float rv_accuracy = 0;
 8011018:	2200      	movs	r2, #0
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 801101a:	f10d 011a 	add.w	r1, sp, #26
	float compass_float[3] = {0};
 801101e:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
	signed long  long_data[3] = {0};
 8011022:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
	signed long  long_quat[3] = {0};
 8011026:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 801102a:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
	int dummy_accuracy = 0;
 801102e:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
	int compass_accuracy = 0;
 8011032:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
	short int_read_back=0;
 8011036:	f8ad 301a 	strh.w	r3, [sp, #26]
	float compass_float[3] = {0};
 801103a:	9325      	str	r3, [sp, #148]	; 0x94
	short short_data[3] = {0};
 801103c:	930f      	str	r3, [sp, #60]	; 0x3c
 801103e:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
	unsigned short header=0, header2 = 0; 
 8011042:	f8ad 301c 	strh.w	r3, [sp, #28]
 8011046:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t pickup_state = 0;
 801104a:	f8ad 3020 	strh.w	r3, [sp, #32]
{
 801104e:	4604      	mov	r4, r0
	float rv_accuracy = 0;
 8011050:	920d      	str	r2, [sp, #52]	; 0x34
	float gmrv_accuracy = 0;
 8011052:	920e      	str	r2, [sp, #56]	; 0x38
	inv_icm20948_identify_interrupt(s, &int_read_back);
 8011054:	f7fe fd72 	bl	800fb3c <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0)) {
 8011058:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 801105c:	f403 7381 	and.w	r3, r3, #258	; 0x102
 8011060:	b953      	cbnz	r3, 8011078 <inv_icm20948_poll_sensor+0x70>
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 8011062:	f894 323c 	ldrb.w	r3, [r4, #572]	; 0x23c
 8011066:	2b00      	cmp	r3, #0
 8011068:	f040 815b 	bne.w	8011322 <inv_icm20948_poll_sensor+0x31a>
		inv_icm20948_sleep_mems(s);
	}
	
	return 0;
}
 801106c:	2000      	movs	r0, #0
 801106e:	b059      	add	sp, #356	; 0x164
 8011070:	ecbd 8b08 	vpop	{d8-d11}
 8011074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		lastIrqTimeUs = inv_icm20948_get_time_us();
 8011078:	f002 fb38 	bl	80136ec <inv_icm20948_get_time_us>
 801107c:	e9cd 0104 	strd	r0, r1, [sp, #16]
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 8011080:	eddf aaac 	vldr	s21, [pc, #688]	; 8011334 <inv_icm20948_poll_sensor+0x32c>
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 8011084:	ed9f aaac 	vldr	s20, [pc, #688]	; 8011338 <inv_icm20948_poll_sensor+0x330>
			unsigned short total_sample_cnt = 0;
 8011088:	2500      	movs	r5, #0
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 801108a:	2266      	movs	r2, #102	; 0x66
 801108c:	4629      	mov	r1, r5
 801108e:	a83e      	add	r0, sp, #248	; 0xf8
			unsigned short total_sample_cnt = 0;
 8011090:	f8ad 5022 	strh.w	r5, [sp, #34]	; 0x22
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 8011094:	f003 fbb8 	bl	8014808 <memset>
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 8011098:	ab3e      	add	r3, sp, #248	; 0xf8
 801109a:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 801109e:	a909      	add	r1, sp, #36	; 0x24
 80110a0:	4620      	mov	r0, r4
 80110a2:	f7fe fd79 	bl	800fb98 <inv_icm20948_fifo_swmirror>
 80110a6:	9002      	str	r0, [sp, #8]
 80110a8:	2800      	cmp	r0, #0
 80110aa:	f040 8567 	bne.w	8011b7c <inv_icm20948_poll_sensor+0xb74>
 80110ae:	e9dd 8b04 	ldrd	r8, fp, [sp, #16]
 80110b2:	4ea2      	ldr	r6, [pc, #648]	; (801133c <inv_icm20948_poll_sensor+0x334>)
 80110b4:	f8df a298 	ldr.w	sl, [pc, #664]	; 8011350 <inv_icm20948_poll_sensor+0x348>
 80110b8:	ee08 9a10 	vmov	s16, r9
 80110bc:	f04f 35ff 	mov.w	r5, #4294967295
 80110c0:	2701      	movs	r7, #1
 80110c2:	e055      	b.n	8011170 <inv_icm20948_poll_sensor+0x168>
			if (sample_cnt_array[i]) {
 80110c4:	ab3e      	add	r3, sp, #248	; 0xf8
 80110c6:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 80110ca:	885a      	ldrh	r2, [r3, #2]
 80110cc:	2a00      	cmp	r2, #0
 80110ce:	d04a      	beq.n	8011166 <inv_icm20948_poll_sensor+0x15e>
	switch(sensor) {
 80110d0:	2d2e      	cmp	r5, #46	; 0x2e
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 80110d2:	bf94      	ite	ls
 80110d4:	7833      	ldrbls	r3, [r6, #0]
			if (sample_cnt_array[i]) {
 80110d6:	2314      	movhi	r3, #20
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 80110d8:	eb04 0e03 	add.w	lr, r4, r3
 80110dc:	f89e 1370 	ldrb.w	r1, [lr, #880]	; 0x370
 80110e0:	b1d9      	cbz	r1, 801111a <inv_icm20948_poll_sensor+0x112>
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 80110e2:	f103 0139 	add.w	r1, r3, #57	; 0x39
 80110e6:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 80110ea:	eb04 1001 	add.w	r0, r4, r1, lsl #4
 80110ee:	f854 100c 	ldr.w	r1, [r4, ip]
 80110f2:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80110f6:	fba1 1c02 	umull	r1, ip, r1, r2
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 80110fa:	f103 0059 	add.w	r0, r3, #89	; 0x59
 80110fe:	ebb8 0101 	subs.w	r1, r8, r1
 8011102:	f844 1030 	str.w	r1, [r4, r0, lsl #3]
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 8011106:	fb02 cc09 	mla	ip, r2, r9, ip
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 801110a:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 801110e:	eb6b 010c 	sbc.w	r1, fp, ip
 8011112:	6041      	str	r1, [r0, #4]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8011114:	9902      	ldr	r1, [sp, #8]
 8011116:	f88e 1370 	strb.w	r1, [lr, #880]	; 0x370
	switch(sensor) {
 801111a:	eb04 0cc3 	add.w	ip, r4, r3, lsl #3
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 801111e:	e9dc 01b2 	ldrd	r0, r1, [ip, #712]	; 0x2c8
 8011122:	ea50 0e01 	orrs.w	lr, r0, r1
 8011126:	f040 809f 	bne.w	8011268 <inv_icm20948_poll_sensor+0x260>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 801112a:	f103 0139 	add.w	r1, r3, #57	; 0x39
 801112e:	eb04 1001 	add.w	r0, r4, r1, lsl #4
 8011132:	ea4f 1e01 	mov.w	lr, r1, lsl #4
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 8011136:	eb04 1303 	add.w	r3, r4, r3, lsl #4
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 801113a:	f854 100e 	ldr.w	r1, [r4, lr]
 801113e:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8011142:	9802      	ldr	r0, [sp, #8]
 8011144:	fb01 f000 	mul.w	r0, r1, r0
 8011148:	fb02 000e 	mla	r0, r2, lr, r0
 801114c:	fba1 9202 	umull	r9, r2, r1, r2
 8011150:	4402      	add	r2, r0
 8011152:	ebb8 0009 	subs.w	r0, r8, r9
 8011156:	eb6b 0202 	sbc.w	r2, fp, r2
 801115a:	f8cc 02c8 	str.w	r0, [ip, #712]	; 0x2c8
 801115e:	f8cc 22cc 	str.w	r2, [ip, #716]	; 0x2cc
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 8011162:	e9c3 1ee2 	strd	r1, lr, [r3, #904]	; 0x388
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8011166:	3501      	adds	r5, #1
 8011168:	2d32      	cmp	r5, #50	; 0x32
 801116a:	f106 0601 	add.w	r6, r6, #1
 801116e:	d016      	beq.n	801119e <inv_icm20948_poll_sensor+0x196>
	switch(id)
 8011170:	f1a5 0310 	sub.w	r3, r5, #16
 8011174:	b2db      	uxtb	r3, r3
 8011176:	2b1e      	cmp	r3, #30
 8011178:	d8a4      	bhi.n	80110c4 <inv_icm20948_poll_sensor+0xbc>
 801117a:	fa07 f303 	lsl.w	r3, r7, r3
 801117e:	ea13 0f0a 	tst.w	r3, sl
 8011182:	d09f      	beq.n	80110c4 <inv_icm20948_poll_sensor+0xbc>
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011184:	7833      	ldrb	r3, [r6, #0]
 8011186:	3359      	adds	r3, #89	; 0x59
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8011188:	3501      	adds	r5, #1
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 801118a:	f844 8033 	str.w	r8, [r4, r3, lsl #3]
 801118e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8011192:	2d32      	cmp	r5, #50	; 0x32
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011194:	f8c3 b004 	str.w	fp, [r3, #4]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8011198:	f106 0601 	add.w	r6, r6, #1
 801119c:	d1e8      	bne.n	8011170 <inv_icm20948_poll_sensor+0x168>
 801119e:	ee18 9a10 	vmov	r9, s16
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 80111a2:	ed9f 9a67 	vldr	s18, [pc, #412]	; 8011340 <inv_icm20948_poll_sensor+0x338>
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 80111a6:	ed9f ba67 	vldr	s22, [pc, #412]	; 8011344 <inv_icm20948_poll_sensor+0x33c>
 80111aa:	f8dd 800c 	ldr.w	r8, [sp, #12]
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 80111ae:	eddf 8a66 	vldr	s17, [pc, #408]	; 8011348 <inv_icm20948_poll_sensor+0x340>
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 80111b2:	eddf 9a66 	vldr	s19, [pc, #408]	; 801134c <inv_icm20948_poll_sensor+0x344>
			while(total_sample_cnt--) {
 80111b6:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 80111ba:	1e5a      	subs	r2, r3, #1
 80111bc:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d074      	beq.n	80112ae <inv_icm20948_poll_sensor+0x2a6>
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 80111c4:	ab09      	add	r3, sp, #36	; 0x24
 80111c6:	f10d 021e 	add.w	r2, sp, #30
 80111ca:	a907      	add	r1, sp, #28
 80111cc:	4620      	mov	r0, r4
 80111ce:	f7fe ff51 	bl	8010074 <inv_icm20948_fifo_pop>
 80111d2:	4605      	mov	r5, r0
 80111d4:	2800      	cmp	r0, #0
 80111d6:	d16a      	bne.n	80112ae <inv_icm20948_poll_sensor+0x2a6>
				if (header & GYRO_SET) {
 80111d8:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80111dc:	045f      	lsls	r7, r3, #17
 80111de:	f100 828c 	bmi.w	80116fa <inv_icm20948_poll_sensor+0x6f2>
				if (header & ACCEL_SET) {
 80111e2:	041e      	lsls	r6, r3, #16
 80111e4:	f100 833c 	bmi.w	8011860 <inv_icm20948_poll_sensor+0x858>
				if (header & CPASS_CALIBR_SET) {
 80111e8:	069d      	lsls	r5, r3, #26
 80111ea:	f100 8205 	bmi.w	80115f8 <inv_icm20948_poll_sensor+0x5f0>
				if (header & CPASS_SET) {
 80111ee:	0498      	lsls	r0, r3, #18
 80111f0:	f100 8221 	bmi.w	8011636 <inv_icm20948_poll_sensor+0x62e>
				if (header & QUAT6_SET) {
 80111f4:	0519      	lsls	r1, r3, #20
 80111f6:	f100 81ac 	bmi.w	8011552 <inv_icm20948_poll_sensor+0x54a>
				if (header & QUAT9_SET) {
 80111fa:	055a      	lsls	r2, r3, #21
 80111fc:	f100 8133 	bmi.w	8011466 <inv_icm20948_poll_sensor+0x45e>
				if (header & GEOMAG_SET) {
 8011200:	05db      	lsls	r3, r3, #23
 8011202:	f100 80a7 	bmi.w	8011354 <inv_icm20948_poll_sensor+0x34c>
				if (header2 & ACT_RECOG_SET) {
 8011206:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801120a:	061f      	lsls	r7, r3, #24
 801120c:	f100 80e1 	bmi.w	80113d2 <inv_icm20948_poll_sensor+0x3ca>
				if (header2 & FLIP_PICKUP_SET) {
 8011210:	055e      	lsls	r6, r3, #21
 8011212:	d435      	bmi.n	8011280 <inv_icm20948_poll_sensor+0x278>
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 8011214:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8011218:	06d8      	lsls	r0, r3, #27
 801121a:	d5cc      	bpl.n	80111b6 <inv_icm20948_poll_sensor+0x1ae>
 801121c:	2113      	movs	r1, #19
 801121e:	4620      	mov	r0, r4
 8011220:	f7fa fd88 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011224:	2800      	cmp	r0, #0
 8011226:	d0c2      	beq.n	80111ae <inv_icm20948_poll_sensor+0x1a6>
					uint64_t stepc = 0;
 8011228:	2200      	movs	r2, #0
 801122a:	2300      	movs	r3, #0
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 801122c:	a92f      	add	r1, sp, #188	; 0xbc
 801122e:	4620      	mov	r0, r4
					uint64_t stepc = 0;
 8011230:	e9cd 233e 	strd	r2, r3, [sp, #248]	; 0xf8
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 8011234:	f7fe fa02 	bl	800f63c <dmp_icm20948_get_pedometer_num_of_steps>
					steps = lsteps - s->sStepCounterToBeSubtracted;
 8011238:	f8d4 20a0 	ldr.w	r2, [r4, #160]	; 0xa0
 801123c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
					if(stepc != s->sOldSteps) {
 801123e:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
					steps = lsteps - s->sStepCounterToBeSubtracted;
 8011242:	1a9b      	subs	r3, r3, r2
					stepc = steps;
 8011244:	2200      	movs	r2, #0
					if(stepc != s->sOldSteps) {
 8011246:	4292      	cmp	r2, r2
 8011248:	bf08      	it	eq
 801124a:	428b      	cmpeq	r3, r1
					stepc = steps;
 801124c:	933e      	str	r3, [sp, #248]	; 0xf8
 801124e:	923f      	str	r2, [sp, #252]	; 0xfc
					if(stepc != s->sOldSteps) {
 8011250:	d0ad      	beq.n	80111ae <inv_icm20948_poll_sensor+0x1a6>
						s->sOldSteps = steps;
 8011252:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 8011256:	ab3e      	add	r3, sp, #248	; 0xf8
 8011258:	9201      	str	r2, [sp, #4]
 801125a:	9300      	str	r3, [sp, #0]
 801125c:	e9d4 23c2 	ldrd	r2, r3, [r4, #776]	; 0x308
 8011260:	2108      	movs	r1, #8
 8011262:	4648      	mov	r0, r9
 8011264:	47c0      	blx	r8
 8011266:	e7a2      	b.n	80111ae <inv_icm20948_poll_sensor+0x1a6>
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 8011268:	ebb8 0000 	subs.w	r0, r8, r0
 801126c:	eb04 1903 	add.w	r9, r4, r3, lsl #4
 8011270:	eb6b 0101 	sbc.w	r1, fp, r1
 8011274:	2300      	movs	r3, #0
 8011276:	f7ef fd07 	bl	8000c88 <__aeabi_uldivmod>
 801127a:	e9c9 01e2 	strd	r0, r1, [r9, #904]	; 0x388
 801127e:	e772      	b.n	8011166 <inv_icm20948_poll_sensor+0x15e>
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 8011280:	a808      	add	r0, sp, #32
 8011282:	f7ff f863 	bl	801034c <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 8011286:	ab08      	add	r3, sp, #32
 8011288:	9300      	str	r3, [sp, #0]
 801128a:	2300      	movs	r3, #0
 801128c:	9301      	str	r3, [sp, #4]
 801128e:	e9d4 23ce 	ldrd	r2, r3, [r4, #824]	; 0x338
 8011292:	210e      	movs	r1, #14
 8011294:	4648      	mov	r0, r9
 8011296:	47c0      	blx	r8
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 8011298:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801129c:	06dd      	lsls	r5, r3, #27
 801129e:	d4bd      	bmi.n	801121c <inv_icm20948_poll_sensor+0x214>
			while(total_sample_cnt--) {
 80112a0:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 80112a4:	1e5a      	subs	r2, r3, #1
 80112a6:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d18a      	bne.n	80111c4 <inv_icm20948_poll_sensor+0x1bc>
		} while(data_left_in_fifo);
 80112ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	f47f aee9 	bne.w	8011088 <inv_icm20948_poll_sensor+0x80>
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 80112b6:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 80112ba:	0599      	lsls	r1, r3, #22
 80112bc:	d50d      	bpl.n	80112da <inv_icm20948_poll_sensor+0x2d2>
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 80112be:	ab3e      	add	r3, sp, #248	; 0xf8
 80112c0:	9300      	str	r3, [sp, #0]
			uint8_t event = 0;
 80112c2:	2300      	movs	r3, #0
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 80112c4:	9301      	str	r3, [sp, #4]
			uint8_t event = 0;
 80112c6:	f88d 30f8 	strb.w	r3, [sp, #248]	; 0xf8
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 80112ca:	9d03      	ldr	r5, [sp, #12]
 80112cc:	e9d4 23cc 	ldrd	r2, r3, [r4, #816]	; 0x330
 80112d0:	210d      	movs	r1, #13
 80112d2:	4648      	mov	r0, r9
 80112d4:	47a8      	blx	r5
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 80112d6:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 80112da:	055a      	lsls	r2, r3, #21
 80112dc:	d50d      	bpl.n	80112fa <inv_icm20948_poll_sensor+0x2f2>
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 80112de:	ab3e      	add	r3, sp, #248	; 0xf8
 80112e0:	9300      	str	r3, [sp, #0]
			uint8_t event = 0;
 80112e2:	2300      	movs	r3, #0
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 80112e4:	9301      	str	r3, [sp, #4]
			uint8_t event = 0;
 80112e6:	f88d 30f8 	strb.w	r3, [sp, #248]	; 0xf8
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 80112ea:	9d03      	ldr	r5, [sp, #12]
 80112ec:	e9d4 23c0 	ldrd	r2, r3, [r4, #768]	; 0x300
 80112f0:	2107      	movs	r1, #7
 80112f2:	4648      	mov	r0, r9
 80112f4:	47a8      	blx	r5
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 80112f6:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 80112fa:	049b      	lsls	r3, r3, #18
 80112fc:	f57f aeb1 	bpl.w	8011062 <inv_icm20948_poll_sensor+0x5a>
			uint8_t event = 0;
 8011300:	2300      	movs	r3, #0
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 8011302:	aa3e      	add	r2, sp, #248	; 0xf8
 8011304:	9301      	str	r3, [sp, #4]
 8011306:	9200      	str	r2, [sp, #0]
			uint8_t event = 0;
 8011308:	f88d 30f8 	strb.w	r3, [sp, #248]	; 0xf8
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 801130c:	9d03      	ldr	r5, [sp, #12]
 801130e:	e9d4 23d8 	ldrd	r2, r3, [r4, #864]	; 0x360
 8011312:	4648      	mov	r0, r9
 8011314:	2113      	movs	r1, #19
 8011316:	47a8      	blx	r5
	if (s->mems_put_to_sleep) {
 8011318:	f894 323c 	ldrb.w	r3, [r4, #572]	; 0x23c
 801131c:	2b00      	cmp	r3, #0
 801131e:	f43f aea5 	beq.w	801106c <inv_icm20948_poll_sensor+0x64>
		inv_icm20948_sleep_mems(s);
 8011322:	4620      	mov	r0, r4
 8011324:	f7fc f93e 	bl	800d5a4 <inv_icm20948_sleep_mems>
}
 8011328:	2000      	movs	r0, #0
 801132a:	b059      	add	sp, #356	; 0x164
 801132c:	ecbd 8b08 	vpop	{d8-d11}
 8011330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011334:	437a0000 	.word	0x437a0000
 8011338:	35800000 	.word	0x35800000
 801133c:	0801f91b 	.word	0x0801f91b
 8011340:	38000000 	.word	0x38000000
 8011344:	30800000 	.word	0x30800000
 8011348:	37800000 	.word	0x37800000
 801134c:	47800000 	.word	0x47800000
 8011350:	71000007 	.word	0x71000007
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 8011354:	a814      	add	r0, sp, #80	; 0x50
 8011356:	f7fe ffa1 	bl	801029c <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 801135a:	2114      	movs	r1, #20
 801135c:	4620      	mov	r0, r4
 801135e:	f7fa fce9 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011362:	2800      	cmp	r0, #0
 8011364:	f43f af4f 	beq.w	8011206 <inv_icm20948_poll_sensor+0x1fe>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011368:	f894 32b7 	ldrb.w	r3, [r4, #695]	; 0x2b7
	if (s->skip_sample[icm20948_sensor_id])
 801136c:	2b00      	cmp	r3, #0
 801136e:	f040 830e 	bne.w	801198e <inv_icm20948_poll_sensor+0x986>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 8011372:	aa3a      	add	r2, sp, #232	; 0xe8
 8011374:	a914      	add	r1, sp, #80	; 0x50
 8011376:	4620      	mov	r0, r4
 8011378:	f7fd fa18 	bl	800e7ac <inv_icm20948_convert_rotation_vector>
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 801137c:	f7ff f806 	bl	801038c <inv_icm20948_get_gmrv_accuracy>
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 8011380:	ab0e      	add	r3, sp, #56	; 0x38
 8011382:	9301      	str	r3, [sp, #4]
 8011384:	ab3e      	add	r3, sp, #248	; 0xf8
 8011386:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 8011388:	f8d4 3438 	ldr.w	r3, [r4, #1080]	; 0x438
 801138c:	f8d4 2320 	ldr.w	r2, [r4, #800]	; 0x320
 8011390:	f8d4 143c 	ldr.w	r1, [r4, #1084]	; 0x43c
 8011394:	18d2      	adds	r2, r2, r3
 8011396:	f8d4 3324 	ldr.w	r3, [r4, #804]	; 0x324
 801139a:	f8c4 2320 	str.w	r2, [r4, #800]	; 0x320
 801139e:	eb43 0301 	adc.w	r3, r3, r1
						ref_quat[0] = gmrv_float[3];
 80113a2:	993d      	ldr	r1, [sp, #244]	; 0xf4
 80113a4:	913e      	str	r1, [sp, #248]	; 0xf8
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 80113a6:	ee07 0a90 	vmov	s15, r0
						ref_quat[1] = gmrv_float[0];
 80113aa:	993a      	ldr	r1, [sp, #232]	; 0xe8
 80113ac:	913f      	str	r1, [sp, #252]	; 0xfc
						ref_quat[2] = gmrv_float[1];
 80113ae:	993b      	ldr	r1, [sp, #236]	; 0xec
 80113b0:	9140      	str	r1, [sp, #256]	; 0x100
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 80113b2:	eefa 7ae1 	vcvt.f32.s32	s15, s15, #29
						ref_quat[3] = gmrv_float[2];
 80113b6:	993c      	ldr	r1, [sp, #240]	; 0xf0
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 80113b8:	f8c4 3324 	str.w	r3, [r4, #804]	; 0x324
						ref_quat[3] = gmrv_float[2];
 80113bc:	9141      	str	r1, [sp, #260]	; 0x104
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 80113be:	4648      	mov	r0, r9
 80113c0:	210b      	movs	r1, #11
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 80113c2:	edcd 7a0e 	vstr	s15, [sp, #56]	; 0x38
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 80113c6:	47c0      	blx	r8
				if (header2 & ACT_RECOG_SET) {
 80113c8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80113cc:	061f      	lsls	r7, r3, #24
 80113ce:	f57f af1f 	bpl.w	8011210 <inv_icm20948_poll_sensor+0x208>
					} map[] = {
 80113d2:	4b88      	ldr	r3, [pc, #544]	; (80115f4 <inv_icm20948_poll_sensor+0x5ec>)
					uint16_t bac_state = 0;
 80113d4:	2200      	movs	r2, #0
 80113d6:	f8ad 20a4 	strh.w	r2, [sp, #164]	; 0xa4
					long bac_ts = 0;
 80113da:	922c      	str	r2, [sp, #176]	; 0xb0
					int bac_event = 0;
 80113dc:	922f      	str	r2, [sp, #188]	; 0xbc
					} map[] = {
 80113de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113e2:	ad3e      	add	r5, sp, #248	; 0xf8
 80113e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
					inv_icm20948_dmp_get_bac_state(&bac_state);
 80113e8:	a829      	add	r0, sp, #164	; 0xa4
 80113ea:	f7fe ff93 	bl	8010314 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 80113ee:	a82c      	add	r0, sp, #176	; 0xb0
 80113f0:	f50d 7a82 	add.w	sl, sp, #260	; 0x104
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 80113f4:	ae2f      	add	r6, sp, #188	; 0xbc
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 80113f6:	f7fe ff9b 	bl	8010330 <inv_icm20948_dmp_get_bac_ts>
					for(i = 0; i < 6; i++) {
 80113fa:	e005      	b.n	8011408 <inv_icm20948_poll_sensor+0x400>
						else if (bac_state & map[i].act_id) {
 80113fc:	423b      	tst	r3, r7
 80113fe:	f040 82b3 	bne.w	8011968 <inv_icm20948_poll_sensor+0x960>
					for(i = 0; i < 6; i++) {
 8011402:	3502      	adds	r5, #2
 8011404:	45aa      	cmp	sl, r5
 8011406:	d02b      	beq.n	8011460 <inv_icm20948_poll_sensor+0x458>
						if ((bac_state >> 8) & map[i].act_id){
 8011408:	782f      	ldrb	r7, [r5, #0]
 801140a:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	; 0xa4
 801140e:	ea17 2b13 	ands.w	fp, r7, r3, lsr #8
 8011412:	d0f3      	beq.n	80113fc <inv_icm20948_poll_sensor+0x3f4>
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 8011414:	4620      	mov	r0, r4
 8011416:	f7fa fd89 	bl	800bf2c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 801141a:	4603      	mov	r3, r0
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 801141c:	f04f 0c00 	mov.w	ip, #0
 8011420:	4648      	mov	r0, r9
 8011422:	2106      	movs	r1, #6
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 8011424:	b14b      	cbz	r3, 801143a <inv_icm20948_poll_sensor+0x432>
								bac_event = map[i].sensor_bac;
 8011426:	f995 e001 	ldrsb.w	lr, [r5, #1]
 801142a:	f8cd e0bc 	str.w	lr, [sp, #188]	; 0xbc
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 801142e:	e9d4 23be 	ldrd	r2, r3, [r4, #760]	; 0x2f8
 8011432:	f8cd c004 	str.w	ip, [sp, #4]
 8011436:	9600      	str	r6, [sp, #0]
 8011438:	47c0      	blx	r8
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 801143a:	2f10      	cmp	r7, #16
 801143c:	d1e1      	bne.n	8011402 <inv_icm20948_poll_sensor+0x3fa>
 801143e:	2129      	movs	r1, #41	; 0x29
 8011440:	4620      	mov	r0, r4
 8011442:	f7fa fc77 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 8011446:	2300      	movs	r3, #0
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 8011448:	2800      	cmp	r0, #0
 801144a:	d0da      	beq.n	8011402 <inv_icm20948_poll_sensor+0x3fa>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 801144c:	e9cd 3300 	strd	r3, r3, [sp]
 8011450:	210f      	movs	r1, #15
 8011452:	e9d4 23d0 	ldrd	r2, r3, [r4, #832]	; 0x340
 8011456:	4648      	mov	r0, r9
					for(i = 0; i < 6; i++) {
 8011458:	3502      	adds	r5, #2
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 801145a:	47c0      	blx	r8
					for(i = 0; i < 6; i++) {
 801145c:	45aa      	cmp	sl, r5
 801145e:	d1d3      	bne.n	8011408 <inv_icm20948_poll_sensor+0x400>
				if (header2 & FLIP_PICKUP_SET) {
 8011460:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011464:	e6d4      	b.n	8011210 <inv_icm20948_poll_sensor+0x208>
					inv_icm20948_dmp_get_9quaternion(long_quat);
 8011466:	a814      	add	r0, sp, #80	; 0x50
 8011468:	f7fe ff04 	bl	8010274 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 801146c:	210b      	movs	r1, #11
 801146e:	4620      	mov	r0, r4
 8011470:	f7fa fc60 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011474:	b378      	cbz	r0, 80114d6 <inv_icm20948_poll_sensor+0x4ce>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011476:	f894 32b6 	ldrb.w	r3, [r4, #694]	; 0x2b6
	if (s->skip_sample[icm20948_sensor_id])
 801147a:	2b00      	cmp	r3, #0
 801147c:	f040 828b 	bne.w	8011996 <inv_icm20948_poll_sensor+0x98e>
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 8011480:	aa36      	add	r2, sp, #216	; 0xd8
 8011482:	a914      	add	r1, sp, #80	; 0x50
 8011484:	4620      	mov	r0, r4
 8011486:	f7fd f991 	bl	800e7ac <inv_icm20948_convert_rotation_vector>
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 801148a:	f7fe ff85 	bl	8010398 <inv_icm20948_get_rv_accuracy>
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 801148e:	ab0d      	add	r3, sp, #52	; 0x34
 8011490:	9301      	str	r3, [sp, #4]
 8011492:	ab3e      	add	r3, sp, #248	; 0xf8
 8011494:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 8011496:	f8d4 3428 	ldr.w	r3, [r4, #1064]	; 0x428
 801149a:	f8d4 2318 	ldr.w	r2, [r4, #792]	; 0x318
 801149e:	f8d4 142c 	ldr.w	r1, [r4, #1068]	; 0x42c
 80114a2:	18d2      	adds	r2, r2, r3
 80114a4:	f8d4 331c 	ldr.w	r3, [r4, #796]	; 0x31c
 80114a8:	f8c4 2318 	str.w	r2, [r4, #792]	; 0x318
 80114ac:	eb43 0301 	adc.w	r3, r3, r1
						ref_quat[0] = rv_float[3];
 80114b0:	9939      	ldr	r1, [sp, #228]	; 0xe4
 80114b2:	913e      	str	r1, [sp, #248]	; 0xf8
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 80114b4:	ee07 0a90 	vmov	s15, r0
						ref_quat[1] = rv_float[0];
 80114b8:	9936      	ldr	r1, [sp, #216]	; 0xd8
 80114ba:	913f      	str	r1, [sp, #252]	; 0xfc
						ref_quat[2] = rv_float[1];
 80114bc:	9937      	ldr	r1, [sp, #220]	; 0xdc
 80114be:	9140      	str	r1, [sp, #256]	; 0x100
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 80114c0:	eefa 7ae1 	vcvt.f32.s32	s15, s15, #29
						ref_quat[3] = rv_float[2];
 80114c4:	9938      	ldr	r1, [sp, #224]	; 0xe0
 80114c6:	9141      	str	r1, [sp, #260]	; 0x104
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 80114c8:	f8c4 331c 	str.w	r3, [r4, #796]	; 0x31c
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 80114cc:	210a      	movs	r1, #10
 80114ce:	4648      	mov	r0, r9
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 80114d0:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 80114d4:	47c0      	blx	r8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 80114d6:	2103      	movs	r1, #3
 80114d8:	4620      	mov	r0, r4
 80114da:	f7fa fc2b 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 80114de:	b3a8      	cbz	r0, 801154c <inv_icm20948_poll_sensor+0x544>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80114e0:	f894 52be 	ldrb.w	r5, [r4, #702]	; 0x2be
	if (s->skip_sample[icm20948_sensor_id])
 80114e4:	2d00      	cmp	r5, #0
 80114e6:	f040 825a 	bne.w	801199e <inv_icm20948_poll_sensor+0x996>
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 80114ea:	a914      	add	r1, sp, #80	; 0x50
 80114ec:	a82c      	add	r0, sp, #176	; 0xb0
 80114ee:	f7f9 fe71 	bl	800b1d4 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 80114f2:	eddd 7a2c 	vldr	s15, [sp, #176]	; 0xb0
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 80114f6:	9501      	str	r5, [sp, #4]
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 80114f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 80114fc:	f8d4 34a8 	ldr.w	r3, [r4, #1192]	; 0x4a8
 8011500:	f8d4 2358 	ldr.w	r2, [r4, #856]	; 0x358
 8011504:	f8d4 14ac 	ldr.w	r1, [r4, #1196]	; 0x4ac
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 8011508:	ee67 7aa8 	vmul.f32	s15, s15, s17
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 801150c:	18d2      	adds	r2, r2, r3
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 801150e:	edcd 7a2f 	vstr	s15, [sp, #188]	; 0xbc
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 8011512:	eddd 7a2d 	vldr	s15, [sp, #180]	; 0xb4
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 8011516:	f8d4 335c 	ldr.w	r3, [r4, #860]	; 0x35c
 801151a:	f8c4 2358 	str.w	r2, [r4, #856]	; 0x358
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 801151e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 8011522:	eb43 0301 	adc.w	r3, r3, r1
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 8011526:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 801152a:	a92f      	add	r1, sp, #188	; 0xbc
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 801152c:	edcd 7a30 	vstr	s15, [sp, #192]	; 0xc0
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 8011530:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 8011534:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 8011538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 801153c:	9100      	str	r1, [sp, #0]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 801153e:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 8011542:	2112      	movs	r1, #18
 8011544:	4648      	mov	r0, r9
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 8011546:	edcd 7a31 	vstr	s15, [sp, #196]	; 0xc4
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 801154a:	47c0      	blx	r8
				if (header & GEOMAG_SET) {
 801154c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8011550:	e656      	b.n	8011200 <inv_icm20948_poll_sensor+0x1f8>
					inv_icm20948_dmp_get_6quaternion(long_quat);
 8011552:	a814      	add	r0, sp, #80	; 0x50
 8011554:	f7fe fe7a 	bl	801024c <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 8011558:	210f      	movs	r1, #15
 801155a:	4620      	mov	r0, r4
 801155c:	f7fa fbea 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011560:	b330      	cbz	r0, 80115b0 <inv_icm20948_poll_sensor+0x5a8>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011562:	f894 52b5 	ldrb.w	r5, [r4, #693]	; 0x2b5
	if (s->skip_sample[icm20948_sensor_id])
 8011566:	2d00      	cmp	r5, #0
 8011568:	f040 82f8 	bne.w	8011b5c <inv_icm20948_poll_sensor+0xb54>
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 801156c:	aa32      	add	r2, sp, #200	; 0xc8
 801156e:	a914      	add	r1, sp, #80	; 0x50
 8011570:	4620      	mov	r0, r4
 8011572:	f7fd f91b 	bl	800e7ac <inv_icm20948_convert_rotation_vector>
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 8011576:	ab3e      	add	r3, sp, #248	; 0xf8
 8011578:	9501      	str	r5, [sp, #4]
 801157a:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 801157c:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
 8011580:	f8d4 2310 	ldr.w	r2, [r4, #784]	; 0x310
 8011584:	f8d4 141c 	ldr.w	r1, [r4, #1052]	; 0x41c
 8011588:	18d2      	adds	r2, r2, r3
 801158a:	f8d4 3314 	ldr.w	r3, [r4, #788]	; 0x314
 801158e:	f8c4 2310 	str.w	r2, [r4, #784]	; 0x310
 8011592:	eb43 0301 	adc.w	r3, r3, r1
						ref_quat[0] = grv_float[3];
 8011596:	9935      	ldr	r1, [sp, #212]	; 0xd4
 8011598:	913e      	str	r1, [sp, #248]	; 0xf8
						ref_quat[1] = grv_float[0];
 801159a:	9932      	ldr	r1, [sp, #200]	; 0xc8
 801159c:	913f      	str	r1, [sp, #252]	; 0xfc
						ref_quat[2] = grv_float[1];
 801159e:	9933      	ldr	r1, [sp, #204]	; 0xcc
 80115a0:	9140      	str	r1, [sp, #256]	; 0x100
						ref_quat[3] = grv_float[2];
 80115a2:	9934      	ldr	r1, [sp, #208]	; 0xd0
 80115a4:	9141      	str	r1, [sp, #260]	; 0x104
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 80115a6:	f8c4 3314 	str.w	r3, [r4, #788]	; 0x314
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 80115aa:	2109      	movs	r1, #9
 80115ac:	4648      	mov	r0, r9
 80115ae:	47c0      	blx	r8
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 80115b0:	a926      	add	r1, sp, #152	; 0x98
 80115b2:	aa14      	add	r2, sp, #80	; 0x50
 80115b4:	4620      	mov	r0, r4
 80115b6:	f7f9 fdab 	bl	800b110 <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 80115ba:	2109      	movs	r1, #9
 80115bc:	4620      	mov	r0, r4
 80115be:	f7fa fbb9 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 80115c2:	b138      	cbz	r0, 80115d4 <inv_icm20948_poll_sensor+0x5cc>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80115c4:	f894 32bc 	ldrb.w	r3, [r4, #700]	; 0x2bc
	if (s->skip_sample[icm20948_sensor_id])
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	f000 8229 	beq.w	8011a20 <inv_icm20948_poll_sensor+0xa18>
		s->skip_sample[icm20948_sensor_id]--;
 80115ce:	3b01      	subs	r3, #1
 80115d0:	f884 32bc 	strb.w	r3, [r4, #700]	; 0x2bc
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 80115d4:	210a      	movs	r1, #10
 80115d6:	4620      	mov	r0, r4
 80115d8:	f7fa fbac 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 80115dc:	b138      	cbz	r0, 80115ee <inv_icm20948_poll_sensor+0x5e6>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80115de:	f894 32bd 	ldrb.w	r3, [r4, #701]	; 0x2bd
	if (s->skip_sample[icm20948_sensor_id])
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	f000 824b 	beq.w	8011a7e <inv_icm20948_poll_sensor+0xa76>
		s->skip_sample[icm20948_sensor_id]--;
 80115e8:	3b01      	subs	r3, #1
 80115ea:	f884 32bd 	strb.w	r3, [r4, #701]	; 0x2bd
				if (header & QUAT9_SET) {
 80115ee:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80115f2:	e602      	b.n	80111fa <inv_icm20948_poll_sensor+0x1f2>
 80115f4:	0801b584 	.word	0x0801b584
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 80115f8:	a811      	add	r0, sp, #68	; 0x44
 80115fa:	f7fe fe77 	bl	80102ec <inv_icm20948_dmp_get_calibrated_compass>
					compass_accuracy = inv_icm20948_get_mag_accuracy();
 80115fe:	f7fe febf 	bl	8010380 <inv_icm20948_get_mag_accuracy>
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 8011602:	a911      	add	r1, sp, #68	; 0x44
					compass_accuracy = inv_icm20948_get_mag_accuracy();
 8011604:	900c      	str	r0, [sp, #48]	; 0x30
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 8011606:	eeb0 0a68 	vmov.f32	s0, s17
 801160a:	4620      	mov	r0, r4
 801160c:	aa23      	add	r2, sp, #140	; 0x8c
 801160e:	f7fc fdbb 	bl	800e188 <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 8011612:	2102      	movs	r1, #2
 8011614:	4620      	mov	r0, r4
 8011616:	f7fa fb8d 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 801161a:	b138      	cbz	r0, 801162c <inv_icm20948_poll_sensor+0x624>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 801161c:	f894 32b8 	ldrb.w	r3, [r4, #696]	; 0x2b8
	if (s->skip_sample[icm20948_sensor_id])
 8011620:	2b00      	cmp	r3, #0
 8011622:	f000 81c0 	beq.w	80119a6 <inv_icm20948_poll_sensor+0x99e>
		s->skip_sample[icm20948_sensor_id]--;
 8011626:	3b01      	subs	r3, #1
 8011628:	f884 32b8 	strb.w	r3, [r4, #696]	; 0x2b8
				if (header & CPASS_SET) {
 801162c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8011630:	0498      	lsls	r0, r3, #18
 8011632:	f57f addf 	bpl.w	80111f4 <inv_icm20948_poll_sensor+0x1ec>
					inv_icm20948_dmp_get_raw_compass(long_data);
 8011636:	a811      	add	r0, sp, #68	; 0x44
 8011638:	f7fe fe44 	bl	80102c4 <inv_icm20948_dmp_get_raw_compass>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 801163c:	210e      	movs	r1, #14
 801163e:	4620      	mov	r0, r4
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011640:	e9dd 7611 	ldrd	r7, r6, [sp, #68]	; 0x44
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011644:	9d13      	ldr	r5, [sp, #76]	; 0x4c
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 8011646:	f7fa fb75 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 801164a:	2800      	cmp	r0, #0
 801164c:	f000 8181 	beq.w	8011952 <inv_icm20948_poll_sensor+0x94a>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011650:	f894 32b0 	ldrb.w	r3, [r4, #688]	; 0x2b0
	if (s->skip_sample[icm20948_sensor_id])
 8011654:	2b00      	cmp	r3, #0
 8011656:	f040 8179 	bne.w	801194c <inv_icm20948_poll_sensor+0x944>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 801165a:	ee07 7a90 	vmov	s15, r7
 801165e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011662:	ee07 6a90 	vmov	s15, r6
 8011666:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 801166a:	ee07 5a90 	vmov	s15, r5
 801166e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011672:	ee66 6aa8 	vmul.f32	s13, s13, s17
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011676:	ee27 7a28 	vmul.f32	s14, s14, s17
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 801167a:	ee67 7aa8 	vmul.f32	s15, s15, s17
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 801167e:	a92f      	add	r1, sp, #188	; 0xbc
 8011680:	4620      	mov	r0, r4
						raw_bias_mag[0] = compass_raw_float[0];
 8011682:	edcd 6a3e 	vstr	s13, [sp, #248]	; 0xf8
						raw_bias_mag[1] = compass_raw_float[1];
 8011686:	ed8d 7a3f 	vstr	s14, [sp, #252]	; 0xfc
						raw_bias_mag[2] = compass_raw_float[2];
 801168a:	edcd 7a40 	vstr	s15, [sp, #256]	; 0x100
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 801168e:	f7fb fe7f 	bl	800d390 <inv_icm20948_ctrl_get_mag_bias>
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8011692:	eddd 7a2f 	vldr	s15, [sp, #188]	; 0xbc
 8011696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801169a:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801169e:	edcd 7a41 	vstr	s15, [sp, #260]	; 0x104
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80116a2:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 80116a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116aa:	ee67 7aa8 	vmul.f32	s15, s15, s17
 80116ae:	edcd 7a42 	vstr	s15, [sp, #264]	; 0x108
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80116b2:	eddd 7a31 	vldr	s15, [sp, #196]	; 0xc4
 80116b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116ba:	ee67 7aa8 	vmul.f32	s15, s15, s17
 80116be:	edcd 7a43 	vstr	s15, [sp, #268]	; 0x10c
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 80116c2:	f7fe fe5d 	bl	8010380 <inv_icm20948_get_mag_accuracy>
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 80116c6:	ab0c      	add	r3, sp, #48	; 0x30
 80116c8:	9301      	str	r3, [sp, #4]
 80116ca:	ab3e      	add	r3, sp, #248	; 0xf8
 80116cc:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 80116ce:	f8d4 22e8 	ldr.w	r2, [r4, #744]	; 0x2e8
 80116d2:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 80116d6:	f8d4 13cc 	ldr.w	r1, [r4, #972]	; 0x3cc
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 80116da:	900c      	str	r0, [sp, #48]	; 0x30
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 80116dc:	18d2      	adds	r2, r2, r3
 80116de:	f8d4 32ec 	ldr.w	r3, [r4, #748]	; 0x2ec
 80116e2:	f8c4 22e8 	str.w	r2, [r4, #744]	; 0x2e8
 80116e6:	eb43 0301 	adc.w	r3, r3, r1
 80116ea:	f8c4 32ec 	str.w	r3, [r4, #748]	; 0x2ec
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 80116ee:	2104      	movs	r1, #4
 80116f0:	4648      	mov	r0, r9
 80116f2:	47c0      	blx	r8
				if (header & QUAT6_SET) {
 80116f4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80116f8:	e57c      	b.n	80111f4 <inv_icm20948_poll_sensor+0x1ec>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 80116fa:	4620      	mov	r0, r4
 80116fc:	f7fc f9d8 	bl	800dab0 <inv_icm20948_get_gyro_fullscale>
 8011700:	2301      	movs	r3, #1
 8011702:	4083      	lsls	r3, r0
 8011704:	ee08 3a10 	vmov	s16, r3
 8011708:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 801170c:	a80f      	add	r0, sp, #60	; 0x3c
					signed long  lRawGyroQ15[3] = {0};
 801170e:	e9cd 552d 	strd	r5, r5, [sp, #180]	; 0xb4
					signed long  lBiasGyroQ20[3] = {0};
 8011712:	e9cd 5530 	strd	r5, r5, [sp, #192]	; 0xc0
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 8011716:	ee28 8a2a 	vmul.f32	s16, s16, s21
					signed long  lRawGyroQ15[3] = {0};
 801171a:	952c      	str	r5, [sp, #176]	; 0xb0
					signed long  lBiasGyroQ20[3] = {0};
 801171c:	952f      	str	r5, [sp, #188]	; 0xbc
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 801171e:	f7fe fd59 	bl	80101d4 <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 8011722:	f9bd 303c 	ldrsh.w	r3, [sp, #60]	; 0x3c
 8011726:	932c      	str	r3, [sp, #176]	; 0xb0
					lRawGyroQ15[1] = (long) short_data[1];
 8011728:	f9bd 303e 	ldrsh.w	r3, [sp, #62]	; 0x3e
 801172c:	932d      	str	r3, [sp, #180]	; 0xb4
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 801172e:	a92c      	add	r1, sp, #176	; 0xb0
					lRawGyroQ15[2] = (long) short_data[2];
 8011730:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
 8011734:	932e      	str	r3, [sp, #184]	; 0xb8
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 8011736:	4620      	mov	r0, r4
 8011738:	ee28 0a09 	vmul.f32	s0, s16, s18
 801173c:	aa17      	add	r2, sp, #92	; 0x5c
 801173e:	f7fc fd23 	bl	800e188 <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 8011742:	212b      	movs	r1, #43	; 0x2b
 8011744:	4620      	mov	r0, r4
 8011746:	f7fa faf5 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 801174a:	b300      	cbz	r0, 801178e <inv_icm20948_poll_sensor+0x786>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 801174c:	f894 32af 	ldrb.w	r3, [r4, #687]	; 0x2af
	if (s->skip_sample[icm20948_sensor_id])
 8011750:	2b00      	cmp	r3, #0
 8011752:	f040 8207 	bne.w	8011b64 <inv_icm20948_poll_sensor+0xb5c>
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 8011756:	aa3e      	add	r2, sp, #248	; 0xf8
 8011758:	a92c      	add	r1, sp, #176	; 0xb0
 801175a:	f104 00a8 	add.w	r0, r4, #168	; 0xa8
 801175e:	f7fc fc4f 	bl	800e000 <inv_icm20948_convert_quat_rotate_fxp>
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 8011762:	ab0a      	add	r3, sp, #40	; 0x28
 8011764:	9301      	str	r3, [sp, #4]
 8011766:	ab3e      	add	r3, sp, #248	; 0xf8
 8011768:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 801176a:	f8d4 22e0 	ldr.w	r2, [r4, #736]	; 0x2e0
 801176e:	f8d4 33b8 	ldr.w	r3, [r4, #952]	; 0x3b8
 8011772:	f8d4 13bc 	ldr.w	r1, [r4, #956]	; 0x3bc
 8011776:	18d2      	adds	r2, r2, r3
 8011778:	f8d4 32e4 	ldr.w	r3, [r4, #740]	; 0x2e4
 801177c:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8011780:	eb43 0301 	adc.w	r3, r3, r1
 8011784:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 8011788:	2103      	movs	r1, #3
 801178a:	4648      	mov	r0, r9
 801178c:	47c0      	blx	r8
					inv_icm20948_dmp_get_gyro_bias(short_data);
 801178e:	a80f      	add	r0, sp, #60	; 0x3c
 8011790:	f7fe fd34 	bl	80101fc <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 8011794:	f9bd 303c 	ldrsh.w	r3, [sp, #60]	; 0x3c
 8011798:	932f      	str	r3, [sp, #188]	; 0xbc
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 801179a:	ee28 8a0a 	vmul.f32	s16, s16, s20
					lBiasGyroQ20[1] = (long) short_data[1];
 801179e:	f9bd 303e 	ldrsh.w	r3, [sp, #62]	; 0x3e
 80117a2:	9330      	str	r3, [sp, #192]	; 0xc0
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 80117a4:	eeb0 0a48 	vmov.f32	s0, s16
					lBiasGyroQ20[2] = (long) short_data[2];
 80117a8:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
 80117ac:	9331      	str	r3, [sp, #196]	; 0xc4
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 80117ae:	aa1a      	add	r2, sp, #104	; 0x68
 80117b0:	a92f      	add	r1, sp, #188	; 0xbc
 80117b2:	4620      	mov	r0, r4
 80117b4:	f7fc fce8 	bl	800e188 <inv_icm20948_convert_dmp3_to_body>
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 80117b8:	f7fe fddc 	bl	8010374 <inv_icm20948_get_gyro_accuracy>
					if(s->set_accuracy){
 80117bc:	f9b4 34f2 	ldrsh.w	r3, [r4, #1266]	; 0x4f2
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	f000 80c9 	beq.w	8011958 <inv_icm20948_poll_sensor+0x950>
						s->set_accuracy = 0;
 80117c6:	2300      	movs	r3, #0
						s->new_accuracy = gyro_accuracy;
 80117c8:	f8c4 04f4 	str.w	r0, [r4, #1268]	; 0x4f4
						s->set_accuracy = 0;
 80117cc:	f8a4 34f2 	strh.w	r3, [r4, #1266]	; 0x4f2
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 80117d0:	2104      	movs	r1, #4
 80117d2:	4620      	mov	r0, r4
 80117d4:	f7fa faae 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 80117d8:	b380      	cbz	r0, 801183c <inv_icm20948_poll_sensor+0x834>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80117da:	f894 32ad 	ldrb.w	r3, [r4, #685]	; 0x2ad
	if (s->skip_sample[icm20948_sensor_id])
 80117de:	2b00      	cmp	r3, #0
 80117e0:	f040 81c4 	bne.w	8011b6c <inv_icm20948_poll_sensor+0xb64>
						lRawGyroQ15[0] <<= 5;
 80117e4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80117e6:	015b      	lsls	r3, r3, #5
 80117e8:	932c      	str	r3, [sp, #176]	; 0xb0
						lRawGyroQ15[1] <<= 5;
 80117ea:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80117ec:	015b      	lsls	r3, r3, #5
 80117ee:	932d      	str	r3, [sp, #180]	; 0xb4
						lRawGyroQ15[2] <<= 5;
 80117f0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 80117f2:	aa2f      	add	r2, sp, #188	; 0xbc
						lRawGyroQ15[2] <<= 5;
 80117f4:	015b      	lsls	r3, r3, #5
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 80117f6:	a92c      	add	r1, sp, #176	; 0xb0
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 80117f8:	ad20      	add	r5, sp, #128	; 0x80
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 80117fa:	a811      	add	r0, sp, #68	; 0x44
						lRawGyroQ15[2] <<= 5;
 80117fc:	932e      	str	r3, [sp, #184]	; 0xb8
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 80117fe:	f7fe fd0d 	bl	801021c <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 8011802:	462a      	mov	r2, r5
 8011804:	a911      	add	r1, sp, #68	; 0x44
 8011806:	4620      	mov	r0, r4
 8011808:	eeb0 0a48 	vmov.f32	s0, s16
 801180c:	f7fc fcbc 	bl	800e188 <inv_icm20948_convert_dmp3_to_body>
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 8011810:	9500      	str	r5, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 8011812:	f8d4 22d0 	ldr.w	r2, [r4, #720]	; 0x2d0
 8011816:	f8d4 3398 	ldr.w	r3, [r4, #920]	; 0x398
 801181a:	f8d4 139c 	ldr.w	r1, [r4, #924]	; 0x39c
 801181e:	18d2      	adds	r2, r2, r3
 8011820:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 8011824:	f8c4 22d0 	str.w	r2, [r4, #720]	; 0x2d0
 8011828:	eb43 0301 	adc.w	r3, r3, r1
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 801182c:	f204 41f4 	addw	r1, r4, #1268	; 0x4f4
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 8011830:	f8c4 32d4 	str.w	r3, [r4, #724]	; 0x2d4
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 8011834:	4648      	mov	r0, r9
 8011836:	9101      	str	r1, [sp, #4]
 8011838:	2101      	movs	r1, #1
 801183a:	47c0      	blx	r8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 801183c:	2110      	movs	r1, #16
 801183e:	4620      	mov	r0, r4
 8011840:	f7fa fa78 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011844:	b138      	cbz	r0, 8011856 <inv_icm20948_poll_sensor+0x84e>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011846:	f894 32b1 	ldrb.w	r3, [r4, #689]	; 0x2b1
	if (s->skip_sample[icm20948_sensor_id])
 801184a:	2b00      	cmp	r3, #0
 801184c:	f000 80c4 	beq.w	80119d8 <inv_icm20948_poll_sensor+0x9d0>
		s->skip_sample[icm20948_sensor_id]--;
 8011850:	3b01      	subs	r3, #1
 8011852:	f884 32b1 	strb.w	r3, [r4, #689]	; 0x2b1
				if (header & ACCEL_SET) {
 8011856:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801185a:	041e      	lsls	r6, r3, #16
 801185c:	f57f acc4 	bpl.w	80111e8 <inv_icm20948_poll_sensor+0x1e0>
					inv_icm20948_dmp_get_accel(long_data);
 8011860:	a811      	add	r0, sp, #68	; 0x44
 8011862:	f7fe fca3 	bl	80101ac <inv_icm20948_dmp_get_accel>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 8011866:	212a      	movs	r1, #42	; 0x2a
 8011868:	4620      	mov	r0, r4
 801186a:	f7fa fa63 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 801186e:	b348      	cbz	r0, 80118c4 <inv_icm20948_poll_sensor+0x8bc>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 8011870:	f894 32ae 	ldrb.w	r3, [r4, #686]	; 0x2ae
	if (s->skip_sample[icm20948_sensor_id])
 8011874:	2b00      	cmp	r3, #0
 8011876:	f040 817d 	bne.w	8011b74 <inv_icm20948_poll_sensor+0xb6c>
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 801187a:	aa3e      	add	r2, sp, #248	; 0xf8
 801187c:	a911      	add	r1, sp, #68	; 0x44
 801187e:	f104 00a8 	add.w	r0, r4, #168	; 0xa8
 8011882:	f7fc fbbd 	bl	800e000 <inv_icm20948_convert_quat_rotate_fxp>
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 8011886:	ab0a      	add	r3, sp, #40	; 0x28
 8011888:	9301      	str	r3, [sp, #4]
 801188a:	ab3e      	add	r3, sp, #248	; 0xf8
 801188c:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 801188e:	f8d4 32d8 	ldr.w	r3, [r4, #728]	; 0x2d8
 8011892:	f8d4 23a8 	ldr.w	r2, [r4, #936]	; 0x3a8
 8011896:	f8d4 13ac 	ldr.w	r1, [r4, #940]	; 0x3ac
 801189a:	189a      	adds	r2, r3, r2
 801189c:	f8d4 32dc 	ldr.w	r3, [r4, #732]	; 0x2dc
 80118a0:	f8c4 22d8 	str.w	r2, [r4, #728]	; 0x2d8
 80118a4:	eb43 0301 	adc.w	r3, r3, r1
						out[0] = out[0] >> 15;
 80118a8:	993e      	ldr	r1, [sp, #248]	; 0xf8
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 80118aa:	f8c4 32dc 	str.w	r3, [r4, #732]	; 0x2dc
						out[0] = out[0] >> 15;
 80118ae:	13c9      	asrs	r1, r1, #15
 80118b0:	913e      	str	r1, [sp, #248]	; 0xf8
						out[1] = out[1] >> 15;
 80118b2:	993f      	ldr	r1, [sp, #252]	; 0xfc
 80118b4:	13c9      	asrs	r1, r1, #15
 80118b6:	913f      	str	r1, [sp, #252]	; 0xfc
						out[2] = out[2] >> 15;
 80118b8:	9940      	ldr	r1, [sp, #256]	; 0x100
 80118ba:	13c9      	asrs	r1, r1, #15
 80118bc:	9140      	str	r1, [sp, #256]	; 0x100
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 80118be:	4648      	mov	r0, r9
 80118c0:	2102      	movs	r1, #2
 80118c2:	47c0      	blx	r8
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 80118c4:	2101      	movs	r1, #1
 80118c6:	4620      	mov	r0, r4
 80118c8:	f7fa fa34 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 80118cc:	b128      	cbz	r0, 80118da <inv_icm20948_poll_sensor+0x8d2>
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80118ce:	f894 32ac 	ldrb.w	r3, [r4, #684]	; 0x2ac
	if (s->skip_sample[icm20948_sensor_id])
 80118d2:	b13b      	cbz	r3, 80118e4 <inv_icm20948_poll_sensor+0x8dc>
		s->skip_sample[icm20948_sensor_id]--;
 80118d4:	3b01      	subs	r3, #1
 80118d6:	f884 32ac 	strb.w	r3, [r4, #684]	; 0x2ac
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 80118da:	210a      	movs	r1, #10
 80118dc:	4620      	mov	r0, r4
 80118de:	f7fa fa29 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 80118e2:	b380      	cbz	r0, 8011946 <inv_icm20948_poll_sensor+0x93e>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 80118e4:	f7fe fd40 	bl	8010368 <inv_icm20948_get_accel_accuracy>
 80118e8:	900b      	str	r0, [sp, #44]	; 0x2c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 80118ea:	4620      	mov	r0, r4
 80118ec:	f7fc f9ce 	bl	800dc8c <inv_icm20948_get_accel_fullscale>
 80118f0:	2501      	movs	r5, #1
 80118f2:	fa05 f000 	lsl.w	r0, r5, r0
 80118f6:	ee07 0a90 	vmov	s15, r0
 80118fa:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 80118fe:	a911      	add	r1, sp, #68	; 0x44
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 8011900:	ee30 0a00 	vadd.f32	s0, s0, s0
						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 8011904:	4620      	mov	r0, r4
 8011906:	ee20 0a0b 	vmul.f32	s0, s0, s22
 801190a:	aa1d      	add	r2, sp, #116	; 0x74
 801190c:	f7fc fc3c 	bl	800e188 <inv_icm20948_convert_dmp3_to_body>
						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 8011910:	4629      	mov	r1, r5
 8011912:	4620      	mov	r0, r4
 8011914:	f7fa fa0e 	bl	800bd34 <inv_icm20948_ctrl_androidSensor_enabled>
 8011918:	b1a8      	cbz	r0, 8011946 <inv_icm20948_poll_sensor+0x93e>
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 801191a:	ab1d      	add	r3, sp, #116	; 0x74
 801191c:	9300      	str	r3, [sp, #0]
 801191e:	ab0b      	add	r3, sp, #44	; 0x2c
 8011920:	9301      	str	r3, [sp, #4]
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 8011922:	f8d4 22c8 	ldr.w	r2, [r4, #712]	; 0x2c8
 8011926:	f8d4 3388 	ldr.w	r3, [r4, #904]	; 0x388
 801192a:	f8d4 138c 	ldr.w	r1, [r4, #908]	; 0x38c
 801192e:	18d2      	adds	r2, r2, r3
 8011930:	f8d4 32cc 	ldr.w	r3, [r4, #716]	; 0x2cc
 8011934:	f8c4 22c8 	str.w	r2, [r4, #712]	; 0x2c8
 8011938:	eb43 0301 	adc.w	r3, r3, r1
 801193c:	f8c4 32cc 	str.w	r3, [r4, #716]	; 0x2cc
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 8011940:	2100      	movs	r1, #0
 8011942:	4648      	mov	r0, r9
 8011944:	47c0      	blx	r8
				if (header & CPASS_CALIBR_SET) {
 8011946:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801194a:	e44d      	b.n	80111e8 <inv_icm20948_poll_sensor+0x1e0>
		s->skip_sample[icm20948_sensor_id]--;
 801194c:	3b01      	subs	r3, #1
 801194e:	f884 32b0 	strb.w	r3, [r4, #688]	; 0x2b0
				if (header & QUAT6_SET) {
 8011952:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8011956:	e44d      	b.n	80111f4 <inv_icm20948_poll_sensor+0x1ec>
					if(gyro_accuracy != s->new_accuracy){
 8011958:	f8d4 34f4 	ldr.w	r3, [r4, #1268]	; 0x4f4
 801195c:	4283      	cmp	r3, r0
						s->set_accuracy = 1;
 801195e:	bf1c      	itt	ne
 8011960:	2301      	movne	r3, #1
 8011962:	f8a4 34f2 	strhne.w	r3, [r4, #1266]	; 0x4f2
 8011966:	e733      	b.n	80117d0 <inv_icm20948_poll_sensor+0x7c8>
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 8011968:	4620      	mov	r0, r4
 801196a:	f7fa fadf 	bl	800bf2c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 801196e:	4603      	mov	r3, r0
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 8011970:	2106      	movs	r1, #6
 8011972:	4648      	mov	r0, r9
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 8011974:	2b00      	cmp	r3, #0
 8011976:	f43f ad44 	beq.w	8011402 <inv_icm20948_poll_sensor+0x3fa>
								bac_event = -map[i].sensor_bac;
 801197a:	f995 7001 	ldrsb.w	r7, [r5, #1]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 801197e:	e9d4 23be 	ldrd	r2, r3, [r4, #760]	; 0x2f8
								bac_event = -map[i].sensor_bac;
 8011982:	427f      	negs	r7, r7
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 8011984:	e9cd 6b00 	strd	r6, fp, [sp]
								bac_event = -map[i].sensor_bac;
 8011988:	972f      	str	r7, [sp, #188]	; 0xbc
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 801198a:	47c0      	blx	r8
 801198c:	e539      	b.n	8011402 <inv_icm20948_poll_sensor+0x3fa>
		s->skip_sample[icm20948_sensor_id]--;
 801198e:	3b01      	subs	r3, #1
 8011990:	f884 32b7 	strb.w	r3, [r4, #695]	; 0x2b7
	return skip_sample;
 8011994:	e437      	b.n	8011206 <inv_icm20948_poll_sensor+0x1fe>
		s->skip_sample[icm20948_sensor_id]--;
 8011996:	3b01      	subs	r3, #1
 8011998:	f884 32b6 	strb.w	r3, [r4, #694]	; 0x2b6
	return skip_sample;
 801199c:	e59b      	b.n	80114d6 <inv_icm20948_poll_sensor+0x4ce>
		s->skip_sample[icm20948_sensor_id]--;
 801199e:	3d01      	subs	r5, #1
 80119a0:	f884 52be 	strb.w	r5, [r4, #702]	; 0x2be
	return skip_sample;
 80119a4:	e5d2      	b.n	801154c <inv_icm20948_poll_sensor+0x544>
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 80119a6:	ab0c      	add	r3, sp, #48	; 0x30
 80119a8:	9301      	str	r3, [sp, #4]
 80119aa:	ab23      	add	r3, sp, #140	; 0x8c
 80119ac:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 80119ae:	f8d4 3448 	ldr.w	r3, [r4, #1096]	; 0x448
 80119b2:	f8d4 2328 	ldr.w	r2, [r4, #808]	; 0x328
 80119b6:	f8d4 144c 	ldr.w	r1, [r4, #1100]	; 0x44c
 80119ba:	18d2      	adds	r2, r2, r3
 80119bc:	f8d4 332c 	ldr.w	r3, [r4, #812]	; 0x32c
 80119c0:	f8c4 2328 	str.w	r2, [r4, #808]	; 0x328
 80119c4:	eb43 0301 	adc.w	r3, r3, r1
 80119c8:	f8c4 332c 	str.w	r3, [r4, #812]	; 0x32c
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 80119cc:	210c      	movs	r1, #12
 80119ce:	4648      	mov	r0, r9
 80119d0:	47c0      	blx	r8
				if (header & CPASS_SET) {
 80119d2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80119d6:	e40a      	b.n	80111ee <inv_icm20948_poll_sensor+0x1e6>
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 80119d8:	ab3e      	add	r3, sp, #248	; 0xf8
 80119da:	9300      	str	r3, [sp, #0]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 80119dc:	f8d4 22f0 	ldr.w	r2, [r4, #752]	; 0x2f0
 80119e0:	f8d4 33d8 	ldr.w	r3, [r4, #984]	; 0x3d8
 80119e4:	f8d4 13dc 	ldr.w	r1, [r4, #988]	; 0x3dc
 80119e8:	18d2      	adds	r2, r2, r3
 80119ea:	f8d4 32f4 	ldr.w	r3, [r4, #756]	; 0x2f4
 80119ee:	f8c4 22f0 	str.w	r2, [r4, #752]	; 0x2f0
 80119f2:	eb43 0301 	adc.w	r3, r3, r1
						raw_bias_gyr[0] = gyro_raw_float[0];
 80119f6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80119f8:	913e      	str	r1, [sp, #248]	; 0xf8
						raw_bias_gyr[1] = gyro_raw_float[1];
 80119fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80119fc:	913f      	str	r1, [sp, #252]	; 0xfc
						raw_bias_gyr[2] = gyro_raw_float[2];
 80119fe:	9919      	ldr	r1, [sp, #100]	; 0x64
 8011a00:	9140      	str	r1, [sp, #256]	; 0x100
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 8011a02:	f204 41f4 	addw	r1, r4, #1268	; 0x4f4
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 8011a06:	f8c4 32f4 	str.w	r3, [r4, #756]	; 0x2f4
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 8011a0a:	9101      	str	r1, [sp, #4]
						raw_bias_gyr[3] = gyro_bias_float[0];
 8011a0c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011a0e:	9141      	str	r1, [sp, #260]	; 0x104
						raw_bias_gyr[4] = gyro_bias_float[1];
 8011a10:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8011a12:	9142      	str	r1, [sp, #264]	; 0x108
						raw_bias_gyr[5] = gyro_bias_float[2];
 8011a14:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011a16:	9143      	str	r1, [sp, #268]	; 0x10c
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 8011a18:	4648      	mov	r0, r9
 8011a1a:	2105      	movs	r1, #5
 8011a1c:	47c0      	blx	r8
 8011a1e:	e71a      	b.n	8011856 <inv_icm20948_poll_sensor+0x84e>
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 8011a20:	eddd 7a26 	vldr	s15, [sp, #152]	; 0x98
 8011a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8011a28:	ab0b      	add	r3, sp, #44	; 0x2c
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 8011a2a:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8011a2e:	9301      	str	r3, [sp, #4]
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 8011a30:	edcd 7a2f 	vstr	s15, [sp, #188]	; 0xbc
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8011a34:	eddd 7a27 	vldr	s15, [sp, #156]	; 0x9c
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a38:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8011a3c:	f8d4 2348 	ldr.w	r2, [r4, #840]	; 0x348
 8011a40:	f8d4 148c 	ldr.w	r1, [r4, #1164]	; 0x48c
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8011a44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a48:	18d2      	adds	r2, r2, r3
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8011a4a:	ee67 7aa8 	vmul.f32	s15, s15, s17
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a4e:	f8d4 334c 	ldr.w	r3, [r4, #844]	; 0x34c
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8011a52:	edcd 7a30 	vstr	s15, [sp, #192]	; 0xc0
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8011a56:	eddd 7a28 	vldr	s15, [sp, #160]	; 0xa0
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a5a:	f8c4 2348 	str.w	r2, [r4, #840]	; 0x348
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8011a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a62:	eb43 0301 	adc.w	r3, r3, r1
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8011a66:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8011a6a:	a92f      	add	r1, sp, #188	; 0xbc
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8011a6c:	f8c4 334c 	str.w	r3, [r4, #844]	; 0x34c
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8011a70:	4648      	mov	r0, r9
 8011a72:	9100      	str	r1, [sp, #0]
 8011a74:	2110      	movs	r1, #16
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8011a76:	edcd 7a31 	vstr	s15, [sp, #196]	; 0xc4
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8011a7a:	47c0      	blx	r8
 8011a7c:	e5aa      	b.n	80115d4 <inv_icm20948_poll_sensor+0x5cc>
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011a7e:	eddd 6a1d 	vldr	s13, [sp, #116]	; 0x74
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011a82:	ed9d 7a1e 	vldr	s14, [sp, #120]	; 0x78
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011a86:	eddd 7a1f 	vldr	s15, [sp, #124]	; 0x7c
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011a8a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8011a8e:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 8011a92:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8011a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011a9a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011a9e:	bfb4      	ite	lt
 8011aa0:	eef0 4a65 	vmovlt.f32	s9, s11
 8011aa4:	eef0 4a46 	vmovge.f32	s9, s12
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011aac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011ab0:	bfb4      	ite	lt
 8011ab2:	eeb0 5a65 	vmovlt.f32	s10, s11
 8011ab6:	eeb0 5a46 	vmovge.f32	s10, s12
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011aba:	ee66 6aa9 	vmul.f32	s13, s13, s19
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011ac2:	ee27 7a29 	vmul.f32	s14, s14, s19
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011ac6:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8011aca:	bfb8      	it	lt
 8011acc:	eeb0 6a65 	vmovlt.f32	s12, s11
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011ad0:	ee76 6aa4 	vadd.f32	s13, s13, s9
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011ad4:	ee37 7a05 	vadd.f32	s14, s14, s10
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011ad8:	ee77 7a86 	vadd.f32	s15, s15, s12
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011adc:	eefd 6ae6 	vcvt.s32.f32	s13, s13
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011ae0:	eebd 7ac7 	vcvt.s32.f32	s14, s14
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011ae4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 8011ae8:	a926      	add	r1, sp, #152	; 0x98
 8011aea:	aa2f      	add	r2, sp, #188	; 0xbc
 8011aec:	a82c      	add	r0, sp, #176	; 0xb0
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8011aee:	edcd 7a31 	vstr	s15, [sp, #196]	; 0xc4
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8011af2:	edcd 6a2f 	vstr	s13, [sp, #188]	; 0xbc
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8011af6:	ed8d 7a30 	vstr	s14, [sp, #192]	; 0xc0
						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 8011afa:	f7f9 fb53 	bl	800b1a4 <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 8011afe:	eddd 7a2c 	vldr	s15, [sp, #176]	; 0xb0
 8011b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8011b06:	ab0b      	add	r3, sp, #44	; 0x2c
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 8011b08:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8011b0c:	9301      	str	r3, [sp, #4]
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 8011b0e:	edcd 7a29 	vstr	s15, [sp, #164]	; 0xa4
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8011b12:	eddd 7a2d 	vldr	s15, [sp, #180]	; 0xb4
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b16:	f8d4 3498 	ldr.w	r3, [r4, #1176]	; 0x498
 8011b1a:	f8d4 2350 	ldr.w	r2, [r4, #848]	; 0x350
 8011b1e:	f8d4 149c 	ldr.w	r1, [r4, #1180]	; 0x49c
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8011b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b26:	18d2      	adds	r2, r2, r3
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8011b28:	ee67 7aa8 	vmul.f32	s15, s15, s17
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b2c:	f8d4 3354 	ldr.w	r3, [r4, #852]	; 0x354
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8011b30:	edcd 7a2a 	vstr	s15, [sp, #168]	; 0xa8
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8011b34:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b38:	f8c4 2350 	str.w	r2, [r4, #848]	; 0x350
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8011b3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b40:	eb43 0301 	adc.w	r3, r3, r1
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8011b44:	ee67 7aa8 	vmul.f32	s15, s15, s17
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8011b48:	a929      	add	r1, sp, #164	; 0xa4
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8011b4a:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8011b4e:	4648      	mov	r0, r9
 8011b50:	9100      	str	r1, [sp, #0]
 8011b52:	2111      	movs	r1, #17
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8011b54:	edcd 7a2b 	vstr	s15, [sp, #172]	; 0xac
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8011b58:	47c0      	blx	r8
 8011b5a:	e548      	b.n	80115ee <inv_icm20948_poll_sensor+0x5e6>
		s->skip_sample[icm20948_sensor_id]--;
 8011b5c:	3d01      	subs	r5, #1
 8011b5e:	f884 52b5 	strb.w	r5, [r4, #693]	; 0x2b5
	return skip_sample;
 8011b62:	e525      	b.n	80115b0 <inv_icm20948_poll_sensor+0x5a8>
		s->skip_sample[icm20948_sensor_id]--;
 8011b64:	3b01      	subs	r3, #1
 8011b66:	f884 32af 	strb.w	r3, [r4, #687]	; 0x2af
	return skip_sample;
 8011b6a:	e610      	b.n	801178e <inv_icm20948_poll_sensor+0x786>
		s->skip_sample[icm20948_sensor_id]--;
 8011b6c:	3b01      	subs	r3, #1
 8011b6e:	f884 32ad 	strb.w	r3, [r4, #685]	; 0x2ad
	return skip_sample;
 8011b72:	e663      	b.n	801183c <inv_icm20948_poll_sensor+0x834>
		s->skip_sample[icm20948_sensor_id]--;
 8011b74:	3b01      	subs	r3, #1
 8011b76:	f884 32ae 	strb.w	r3, [r4, #686]	; 0x2ae
	return skip_sample;
 8011b7a:	e6a3      	b.n	80118c4 <inv_icm20948_poll_sensor+0x8bc>
 8011b7c:	e9dd ba04 	ldrd	fp, sl, [sp, #16]
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011b80:	4912      	ldr	r1, [pc, #72]	; (8011bcc <inv_icm20948_poll_sensor+0xbc4>)
 8011b82:	4813      	ldr	r0, [pc, #76]	; (8011bd0 <inv_icm20948_poll_sensor+0xbc8>)
 8011b84:	2201      	movs	r2, #1
	switch(sensor) {
 8011b86:	f1a5 0311 	sub.w	r3, r5, #17
 8011b8a:	b2db      	uxtb	r3, r3
 8011b8c:	2b1e      	cmp	r3, #30
 8011b8e:	f105 37ff 	add.w	r7, r5, #4294967295
 8011b92:	fa02 f603 	lsl.w	r6, r2, r3
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011b96:	eb01 0c05 	add.w	ip, r1, r5
 8011b9a:	d801      	bhi.n	8011ba0 <inv_icm20948_poll_sensor+0xb98>
 8011b9c:	4206      	tst	r6, r0
 8011b9e:	d10b      	bne.n	8011bb8 <inv_icm20948_poll_sensor+0xbb0>
 8011ba0:	2f2e      	cmp	r7, #46	; 0x2e
 8011ba2:	bf94      	ite	ls
 8011ba4:	f81c 3c01 	ldrbls.w	r3, [ip, #-1]
 8011ba8:	2314      	movhi	r3, #20
 8011baa:	3359      	adds	r3, #89	; 0x59
 8011bac:	eb04 06c3 	add.w	r6, r4, r3, lsl #3
 8011bb0:	f844 b033 	str.w	fp, [r4, r3, lsl #3]
 8011bb4:	f8c6 a004 	str.w	sl, [r6, #4]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 8011bb8:	3501      	adds	r5, #1
 8011bba:	2d33      	cmp	r5, #51	; 0x33
 8011bbc:	d1e3      	bne.n	8011b86 <inv_icm20948_poll_sensor+0xb7e>
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 8011bbe:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8011bc2:	0599      	lsls	r1, r3, #22
 8011bc4:	f57f ab89 	bpl.w	80112da <inv_icm20948_poll_sensor+0x2d2>
 8011bc8:	f7ff bb79 	b.w	80112be <inv_icm20948_poll_sensor+0x2b6>
 8011bcc:	0801f91c 	.word	0x0801f91c
 8011bd0:	71000007 	.word	0x71000007

08011bd4 <inv_set_bank.part.0>:
 *  @brief      Set up the register bank register for accessing registers in 20630.
 *  @param[in]  register bank number
 *  @return     0 if successful.
 */

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
 8011bd4:	b570      	push	{r4, r5, r6, lr}
static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
	assert(s);

	if(len > s->max_read)
 8011bd6:	68c3      	ldr	r3, [r0, #12]
	int result;
	//if bank reg was set before, just return
	if(bank==s->lastBank)
		return 0;
	else
		s->lastBank = bank;
 8011bd8:	f880 14db 	strb.w	r1, [r0, #1243]	; 0x4db
static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
 8011bdc:	b082      	sub	sp, #8
 8011bde:	4604      	mov	r4, r0
 8011be0:	b1fb      	cbz	r3, 8011c22 <inv_set_bank.part.0+0x4e>
		return INV_ERROR_SIZE;

	if(s->read_reg(s->context, reg, buf, len) != 0)
 8011be2:	f200 42da 	addw	r2, r0, #1242	; 0x4da
 8011be6:	460d      	mov	r5, r1
 8011be8:	6800      	ldr	r0, [r0, #0]
 8011bea:	6866      	ldr	r6, [r4, #4]
 8011bec:	9201      	str	r2, [sp, #4]
 8011bee:	2301      	movs	r3, #1
 8011bf0:	217f      	movs	r1, #127	; 0x7f
 8011bf2:	47b0      	blx	r6
 8011bf4:	b990      	cbnz	r0, 8011c1c <inv_set_bank.part.0+0x48>
	result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);

	if (result)
		return result;

	s->reg &= 0xce;
 8011bf6:	f894 34da 	ldrb.w	r3, [r4, #1242]	; 0x4da
static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
	assert(s);

	if(len > s->max_write)
 8011bfa:	6920      	ldr	r0, [r4, #16]
 8011bfc:	f023 0331 	bic.w	r3, r3, #49	; 0x31
	s->reg |= (bank << 4);
 8011c00:	ea43 1105 	orr.w	r1, r3, r5, lsl #4
 8011c04:	f884 14da 	strb.w	r1, [r4, #1242]	; 0x4da
 8011c08:	b158      	cbz	r0, 8011c22 <inv_set_bank.part.0+0x4e>
		return INV_ERROR_SIZE;

	if(s->write_reg(s->context, reg, buf, len) != 0)
 8011c0a:	68a5      	ldr	r5, [r4, #8]
 8011c0c:	6820      	ldr	r0, [r4, #0]
 8011c0e:	9a01      	ldr	r2, [sp, #4]
 8011c10:	2301      	movs	r3, #1
 8011c12:	217f      	movs	r1, #127	; 0x7f
 8011c14:	47a8      	blx	r5
 8011c16:	b908      	cbnz	r0, 8011c1c <inv_set_bank.part.0+0x48>
	result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);

	return result;
}
 8011c18:	b002      	add	sp, #8
 8011c1a:	bd70      	pop	{r4, r5, r6, pc}
		return INV_ERROR_TRANSPORT;
 8011c1c:	f06f 0002 	mvn.w	r0, #2
 8011c20:	e7fa      	b.n	8011c18 <inv_set_bank.part.0+0x44>
		return INV_ERROR_SIZE;
 8011c22:	f06f 0004 	mvn.w	r0, #4
 8011c26:	e7f7      	b.n	8011c18 <inv_set_bank.part.0+0x44>

08011c28 <inv_icm20948_read_reg>:
{
 8011c28:	b510      	push	{r4, lr}
	assert(s);
 8011c2a:	b168      	cbz	r0, 8011c48 <inv_icm20948_read_reg+0x20>
	if(len > s->max_read)
 8011c2c:	68c4      	ldr	r4, [r0, #12]
 8011c2e:	42a3      	cmp	r3, r4
 8011c30:	d807      	bhi.n	8011c42 <inv_icm20948_read_reg+0x1a>
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8011c32:	e9d0 0400 	ldrd	r0, r4, [r0]
 8011c36:	47a0      	blx	r4
		return INV_ERROR_TRANSPORT;
 8011c38:	2800      	cmp	r0, #0
 8011c3a:	bf18      	it	ne
 8011c3c:	f06f 0002 	mvnne.w	r0, #2
}
 8011c40:	bd10      	pop	{r4, pc}
		return INV_ERROR_SIZE;
 8011c42:	f06f 0004 	mvn.w	r0, #4
 8011c46:	bd10      	pop	{r4, pc}
	assert(s);
 8011c48:	4b02      	ldr	r3, [pc, #8]	; (8011c54 <inv_icm20948_read_reg+0x2c>)
 8011c4a:	4a03      	ldr	r2, [pc, #12]	; (8011c58 <inv_icm20948_read_reg+0x30>)
 8011c4c:	4803      	ldr	r0, [pc, #12]	; (8011c5c <inv_icm20948_read_reg+0x34>)
 8011c4e:	214e      	movs	r1, #78	; 0x4e
 8011c50:	f002 f9be 	bl	8013fd0 <__assert_func>
 8011c54:	0801f14c 	.word	0x0801f14c
 8011c58:	0801f9ac 	.word	0x0801f9ac
 8011c5c:	0801f94c 	.word	0x0801f94c

08011c60 <inv_icm20948_write_reg>:
{
 8011c60:	b510      	push	{r4, lr}
	assert(s);
 8011c62:	b168      	cbz	r0, 8011c80 <inv_icm20948_write_reg+0x20>
	if(len > s->max_write)
 8011c64:	6904      	ldr	r4, [r0, #16]
 8011c66:	42a3      	cmp	r3, r4
 8011c68:	d807      	bhi.n	8011c7a <inv_icm20948_write_reg+0x1a>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8011c6a:	6884      	ldr	r4, [r0, #8]
 8011c6c:	6800      	ldr	r0, [r0, #0]
 8011c6e:	47a0      	blx	r4
		return INV_ERROR_TRANSPORT;
 8011c70:	2800      	cmp	r0, #0
 8011c72:	bf18      	it	ne
 8011c74:	f06f 0002 	mvnne.w	r0, #2
}
 8011c78:	bd10      	pop	{r4, pc}
		return INV_ERROR_SIZE;
 8011c7a:	f06f 0004 	mvn.w	r0, #4
 8011c7e:	bd10      	pop	{r4, pc}
	assert(s);
 8011c80:	4b02      	ldr	r3, [pc, #8]	; (8011c8c <inv_icm20948_write_reg+0x2c>)
 8011c82:	4a03      	ldr	r2, [pc, #12]	; (8011c90 <inv_icm20948_write_reg+0x30>)
 8011c84:	4803      	ldr	r0, [pc, #12]	; (8011c94 <inv_icm20948_write_reg+0x34>)
 8011c86:	215c      	movs	r1, #92	; 0x5c
 8011c88:	f002 f9a2 	bl	8013fd0 <__assert_func>
 8011c8c:	0801f14c 	.word	0x0801f14c
 8011c90:	0801f98c 	.word	0x0801f98c
 8011c94:	0801f94c 	.word	0x0801f94c

08011c98 <inv_icm20948_sleep_100us>:
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 8011c98:	2364      	movs	r3, #100	; 0x64
 8011c9a:	fb03 f000 	mul.w	r0, r3, r0
 8011c9e:	f001 bd23 	b.w	80136e8 <inv_icm20948_sleep_us>
 8011ca2:	bf00      	nop

08011ca4 <inv_icm20948_transport_init>:
	s->lastBank = 0x7E;
 8011ca4:	f64f 737e 	movw	r3, #65406	; 0xff7e
 8011ca8:	f8a0 34db 	strh.w	r3, [r0, #1243]	; 0x4db
}
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop

08011cb0 <inv_icm20948_write_mems_reg>:
 *  @param[in]  Length of data
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 8011cb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb4:	468b      	mov	fp, r1
 8011cb6:	4699      	mov	r9, r3
 8011cb8:	4605      	mov	r5, r0
 8011cba:	4616      	mov	r6, r2
	int result = 0;
	unsigned int bytesWrite = 0;
	unsigned char regOnly = (unsigned char)(reg & 0x7F);

	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8011cbc:	f7fb fc14 	bl	800d4e8 <inv_icm20948_get_chip_power_state>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011cc0:	07c3      	lsls	r3, r0, #31
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8011cc2:	f00b 0a7f 	and.w	sl, fp, #127	; 0x7f
	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011cc6:	d57d      	bpl.n	8011dc4 <inv_icm20948_write_mems_reg+0x114>
	int result = 0;
 8011cc8:	f04f 0800 	mov.w	r8, #0
	switch(reg){
 8011ccc:	f1bb 0f72 	cmp.w	fp, #114	; 0x72
 8011cd0:	d869      	bhi.n	8011da6 <inv_icm20948_write_mems_reg+0xf6>
 8011cd2:	f1bb 0f6f 	cmp.w	fp, #111	; 0x6f
 8011cd6:	d809      	bhi.n	8011cec <inv_icm20948_write_mems_reg+0x3c>
 8011cd8:	f1bb 0f10 	cmp.w	fp, #16
 8011cdc:	d85e      	bhi.n	8011d9c <inv_icm20948_write_mems_reg+0xec>
 8011cde:	f1bb 0f0e 	cmp.w	fp, #14
 8011ce2:	d803      	bhi.n	8011cec <inv_icm20948_write_mems_reg+0x3c>
 8011ce4:	f1ab 0305 	sub.w	r3, fp, #5
 8011ce8:	2b02      	cmp	r3, #2
 8011cea:	d863      	bhi.n	8011db4 <inv_icm20948_write_mems_reg+0x104>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011cec:	4628      	mov	r0, r5
 8011cee:	f7fa f8b9 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled
 8011cf2:	2800      	cmp	r0, #0
 8011cf4:	d15e      	bne.n	8011db4 <inv_icm20948_write_mems_reg+0x104>
	if(bank==s->lastBank)
 8011cf6:	f895 34db 	ldrb.w	r3, [r5, #1243]	; 0x4db
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN

	result |= inv_set_bank(s, reg >> 7);
 8011cfa:	f3cb 11c7 	ubfx	r1, fp, #7, #8
	if(bank==s->lastBank)
 8011cfe:	428b      	cmp	r3, r1
 8011d00:	d004      	beq.n	8011d0c <inv_icm20948_write_mems_reg+0x5c>
 8011d02:	4628      	mov	r0, r5
 8011d04:	f7ff ff66 	bl	8011bd4 <inv_set_bank.part.0>
	result |= inv_set_bank(s, reg >> 7);
 8011d08:	ea48 0800 	orr.w	r8, r8, r0

	while (bytesWrite<length) 
 8011d0c:	b1be      	cbz	r6, 8011d3e <inv_icm20948_write_mems_reg+0x8e>
	unsigned int bytesWrite = 0;
 8011d0e:	2400      	movs	r4, #0
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 8011d10:	1b33      	subs	r3, r6, r4
 8011d12:	2b10      	cmp	r3, #16
	if(len > s->max_write)
 8011d14:	6928      	ldr	r0, [r5, #16]
 8011d16:	bf28      	it	cs
 8011d18:	2310      	movcs	r3, #16

		result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 8011d1a:	eb0a 0104 	add.w	r1, sl, r4
 8011d1e:	4283      	cmp	r3, r0
 8011d20:	eb09 0204 	add.w	r2, r9, r4
 8011d24:	b2c9      	uxtb	r1, r1

		if (result)
			return result;

		bytesWrite += thisLen;
 8011d26:	441c      	add	r4, r3
 8011d28:	d853      	bhi.n	8011dd2 <inv_icm20948_write_mems_reg+0x122>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8011d2a:	6828      	ldr	r0, [r5, #0]
 8011d2c:	68af      	ldr	r7, [r5, #8]
 8011d2e:	47b8      	blx	r7
 8011d30:	2800      	cmp	r0, #0
 8011d32:	d155      	bne.n	8011de0 <inv_icm20948_write_mems_reg+0x130>
		if (result)
 8011d34:	f1b8 0f00 	cmp.w	r8, #0
 8011d38:	d11c      	bne.n	8011d74 <inv_icm20948_write_mems_reg+0xc4>
	while (bytesWrite<length) 
 8011d3a:	42a6      	cmp	r6, r4
 8011d3c:	d8e8      	bhi.n	8011d10 <inv_icm20948_write_mems_reg+0x60>
	switch(reg){
 8011d3e:	f1bb 0f72 	cmp.w	fp, #114	; 0x72
 8011d42:	d821      	bhi.n	8011d88 <inv_icm20948_write_mems_reg+0xd8>
 8011d44:	f1bb 0f6f 	cmp.w	fp, #111	; 0x6f
 8011d48:	d809      	bhi.n	8011d5e <inv_icm20948_write_mems_reg+0xae>
 8011d4a:	f1bb 0f10 	cmp.w	fp, #16
 8011d4e:	d814      	bhi.n	8011d7a <inv_icm20948_write_mems_reg+0xca>
 8011d50:	f1bb 0f0e 	cmp.w	fp, #14
 8011d54:	d803      	bhi.n	8011d5e <inv_icm20948_write_mems_reg+0xae>
 8011d56:	f1ab 0705 	sub.w	r7, fp, #5
 8011d5a:	2f02      	cmp	r7, #2
 8011d5c:	d803      	bhi.n	8011d66 <inv_icm20948_write_mems_reg+0xb6>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011d5e:	4628      	mov	r0, r5
 8011d60:	f7fa f880 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
	}

	if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 8011d64:	b130      	cbz	r0, 8011d74 <inv_icm20948_write_mems_reg+0xc4>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8011d66:	2201      	movs	r2, #1
 8011d68:	2102      	movs	r1, #2
 8011d6a:	4628      	mov	r0, r5
 8011d6c:	f7fb fb5a 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011d70:	ea48 0800 	orr.w	r8, r8, r0

	return result;
}
 8011d74:	4640      	mov	r0, r8
 8011d76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8011d7a:	f1ab 0718 	sub.w	r7, fp, #24
 8011d7e:	2f01      	cmp	r7, #1
 8011d80:	d8f1      	bhi.n	8011d66 <inv_icm20948_write_mems_reg+0xb6>
}
 8011d82:	4640      	mov	r0, r8
 8011d84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8011d88:	f1bb 0f76 	cmp.w	fp, #118	; 0x76
 8011d8c:	d0f2      	beq.n	8011d74 <inv_icm20948_write_mems_reg+0xc4>
 8011d8e:	f1ab 077e 	sub.w	r7, fp, #126	; 0x7e
 8011d92:	2f01      	cmp	r7, #1
 8011d94:	d8e7      	bhi.n	8011d66 <inv_icm20948_write_mems_reg+0xb6>
}
 8011d96:	4640      	mov	r0, r8
 8011d98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8011d9c:	f1ab 0318 	sub.w	r3, fp, #24
 8011da0:	2b01      	cmp	r3, #1
 8011da2:	d9a8      	bls.n	8011cf6 <inv_icm20948_write_mems_reg+0x46>
 8011da4:	e006      	b.n	8011db4 <inv_icm20948_write_mems_reg+0x104>
 8011da6:	f1bb 0f76 	cmp.w	fp, #118	; 0x76
 8011daa:	d0a4      	beq.n	8011cf6 <inv_icm20948_write_mems_reg+0x46>
 8011dac:	f1ab 037e 	sub.w	r3, fp, #126	; 0x7e
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	d9a0      	bls.n	8011cf6 <inv_icm20948_write_mems_reg+0x46>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 8011db4:	2200      	movs	r2, #0
 8011db6:	2102      	movs	r1, #2
 8011db8:	4628      	mov	r0, r5
 8011dba:	f7fb fb33 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011dbe:	ea48 0800 	orr.w	r8, r8, r0
 8011dc2:	e798      	b.n	8011cf6 <inv_icm20948_write_mems_reg+0x46>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8011dc4:	2201      	movs	r2, #1
 8011dc6:	4611      	mov	r1, r2
 8011dc8:	4628      	mov	r0, r5
 8011dca:	f7fb fb2b 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011dce:	4680      	mov	r8, r0
 8011dd0:	e77c      	b.n	8011ccc <inv_icm20948_write_mems_reg+0x1c>
		return INV_ERROR_SIZE;
 8011dd2:	f06f 0304 	mvn.w	r3, #4
		result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 8011dd6:	ea48 0803 	orr.w	r8, r8, r3
}
 8011dda:	4640      	mov	r0, r8
 8011ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return INV_ERROR_TRANSPORT;
 8011de0:	f06f 0302 	mvn.w	r3, #2
 8011de4:	e7f7      	b.n	8011dd6 <inv_icm20948_write_mems_reg+0x126>
 8011de6:	bf00      	nop

08011de8 <inv_icm20948_write_single_mems_reg>:
 *  @param[in]  Register address
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 8011de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011dea:	b083      	sub	sp, #12
 8011dec:	460c      	mov	r4, r1
 8011dee:	4605      	mov	r5, r0
 8011df0:	f88d 2007 	strb.w	r2, [sp, #7]
	int result = 0;
	unsigned char regOnly = (unsigned char)(reg & 0x7F);


	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8011df4:	f7fb fb78 	bl	800d4e8 <inv_icm20948_get_chip_power_state>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011df8:	07c3      	lsls	r3, r0, #31
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8011dfa:	f004 077f 	and.w	r7, r4, #127	; 0x7f
	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011dfe:	d55d      	bpl.n	8011ebc <inv_icm20948_write_single_mems_reg+0xd4>
	int result = 0;
 8011e00:	2600      	movs	r6, #0
	switch(reg){
 8011e02:	2c72      	cmp	r4, #114	; 0x72
 8011e04:	d839      	bhi.n	8011e7a <inv_icm20948_write_single_mems_reg+0x92>
 8011e06:	2c6f      	cmp	r4, #111	; 0x6f
 8011e08:	d806      	bhi.n	8011e18 <inv_icm20948_write_single_mems_reg+0x30>
 8011e0a:	2c10      	cmp	r4, #16
 8011e0c:	d830      	bhi.n	8011e70 <inv_icm20948_write_single_mems_reg+0x88>
 8011e0e:	2c0e      	cmp	r4, #14
 8011e10:	d802      	bhi.n	8011e18 <inv_icm20948_write_single_mems_reg+0x30>
 8011e12:	1f63      	subs	r3, r4, #5
 8011e14:	2b02      	cmp	r3, #2
 8011e16:	d836      	bhi.n	8011e86 <inv_icm20948_write_single_mems_reg+0x9e>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011e18:	4628      	mov	r0, r5
 8011e1a:	f7fa f823 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 8011e1e:	bb90      	cbnz	r0, 8011e86 <inv_icm20948_write_single_mems_reg+0x9e>
	if(bank==s->lastBank)
 8011e20:	f895 34db 	ldrb.w	r3, [r5, #1243]	; 0x4db
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN

	result |= inv_set_bank(s, reg >> 7);
 8011e24:	f3c4 11c7 	ubfx	r1, r4, #7, #8
	if(bank==s->lastBank)
 8011e28:	428b      	cmp	r3, r1
 8011e2a:	d003      	beq.n	8011e34 <inv_icm20948_write_single_mems_reg+0x4c>
 8011e2c:	4628      	mov	r0, r5
 8011e2e:	f7ff fed1 	bl	8011bd4 <inv_set_bank.part.0>
	result |= inv_set_bank(s, reg >> 7);
 8011e32:	4306      	orrs	r6, r0
	if(len > s->max_write)
 8011e34:	692b      	ldr	r3, [r5, #16]
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d047      	beq.n	8011eca <inv_icm20948_write_single_mems_reg+0xe2>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8011e3a:	4639      	mov	r1, r7
 8011e3c:	6828      	ldr	r0, [r5, #0]
 8011e3e:	68af      	ldr	r7, [r5, #8]
 8011e40:	2301      	movs	r3, #1
 8011e42:	f10d 0207 	add.w	r2, sp, #7
 8011e46:	47b8      	blx	r7
 8011e48:	2800      	cmp	r0, #0
 8011e4a:	d141      	bne.n	8011ed0 <inv_icm20948_write_single_mems_reg+0xe8>
	switch(reg){
 8011e4c:	2c72      	cmp	r4, #114	; 0x72
 8011e4e:	d82d      	bhi.n	8011eac <inv_icm20948_write_single_mems_reg+0xc4>
 8011e50:	2c6f      	cmp	r4, #111	; 0x6f
 8011e52:	d806      	bhi.n	8011e62 <inv_icm20948_write_single_mems_reg+0x7a>
 8011e54:	2c10      	cmp	r4, #16
 8011e56:	d81d      	bhi.n	8011e94 <inv_icm20948_write_single_mems_reg+0xac>
 8011e58:	2c0e      	cmp	r4, #14
 8011e5a:	d802      	bhi.n	8011e62 <inv_icm20948_write_single_mems_reg+0x7a>
 8011e5c:	3c05      	subs	r4, #5
 8011e5e:	2c02      	cmp	r4, #2
 8011e60:	d81b      	bhi.n	8011e9a <inv_icm20948_write_single_mems_reg+0xb2>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011e62:	4628      	mov	r0, r5
 8011e64:	f7f9 fffe 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);

	if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 8011e68:	b9b8      	cbnz	r0, 8011e9a <inv_icm20948_write_single_mems_reg+0xb2>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);

	return result;
}
 8011e6a:	4630      	mov	r0, r6
 8011e6c:	b003      	add	sp, #12
 8011e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(reg){
 8011e70:	f1a4 0318 	sub.w	r3, r4, #24
 8011e74:	2b01      	cmp	r3, #1
 8011e76:	d9d3      	bls.n	8011e20 <inv_icm20948_write_single_mems_reg+0x38>
 8011e78:	e005      	b.n	8011e86 <inv_icm20948_write_single_mems_reg+0x9e>
 8011e7a:	2c76      	cmp	r4, #118	; 0x76
 8011e7c:	d0d0      	beq.n	8011e20 <inv_icm20948_write_single_mems_reg+0x38>
 8011e7e:	f1a4 037e 	sub.w	r3, r4, #126	; 0x7e
 8011e82:	2b01      	cmp	r3, #1
 8011e84:	d9cc      	bls.n	8011e20 <inv_icm20948_write_single_mems_reg+0x38>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 8011e86:	2200      	movs	r2, #0
 8011e88:	2102      	movs	r1, #2
 8011e8a:	4628      	mov	r0, r5
 8011e8c:	f7fb faca 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011e90:	4306      	orrs	r6, r0
 8011e92:	e7c5      	b.n	8011e20 <inv_icm20948_write_single_mems_reg+0x38>
	switch(reg){
 8011e94:	3c18      	subs	r4, #24
 8011e96:	2c01      	cmp	r4, #1
 8011e98:	d9e7      	bls.n	8011e6a <inv_icm20948_write_single_mems_reg+0x82>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8011e9a:	2201      	movs	r2, #1
 8011e9c:	2102      	movs	r1, #2
 8011e9e:	4628      	mov	r0, r5
 8011ea0:	f7fb fac0 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011ea4:	4306      	orrs	r6, r0
}
 8011ea6:	4630      	mov	r0, r6
 8011ea8:	b003      	add	sp, #12
 8011eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(reg){
 8011eac:	2c76      	cmp	r4, #118	; 0x76
 8011eae:	d0dc      	beq.n	8011e6a <inv_icm20948_write_single_mems_reg+0x82>
 8011eb0:	3c7e      	subs	r4, #126	; 0x7e
 8011eb2:	2c01      	cmp	r4, #1
 8011eb4:	d8f1      	bhi.n	8011e9a <inv_icm20948_write_single_mems_reg+0xb2>
}
 8011eb6:	4630      	mov	r0, r6
 8011eb8:	b003      	add	sp, #12
 8011eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8011ebc:	2201      	movs	r2, #1
 8011ebe:	4611      	mov	r1, r2
 8011ec0:	4628      	mov	r0, r5
 8011ec2:	f7fb faaf 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011ec6:	4606      	mov	r6, r0
 8011ec8:	e79b      	b.n	8011e02 <inv_icm20948_write_single_mems_reg+0x1a>
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 8011eca:	f066 0604 	orn	r6, r6, #4
 8011ece:	e7bd      	b.n	8011e4c <inv_icm20948_write_single_mems_reg+0x64>
 8011ed0:	f066 0602 	orn	r6, r6, #2
		return INV_ERROR_TRANSPORT;
 8011ed4:	e7ba      	b.n	8011e4c <inv_icm20948_write_single_mems_reg+0x64>
 8011ed6:	bf00      	nop

08011ed8 <inv_icm20948_read_mems_reg>:
 *  @param[in]  Length of data
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 8011ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011edc:	b087      	sub	sp, #28
 8011ede:	4688      	mov	r8, r1
 8011ee0:	469b      	mov	fp, r3
 8011ee2:	4606      	mov	r6, r0
 8011ee4:	4617      	mov	r7, r2
	int result = 0;
	unsigned int bytesRead = 0;
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8011ee6:	f7fb faff 	bl	800d4e8 <inv_icm20948_get_chip_power_state>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011eea:	07c3      	lsls	r3, r0, #31
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8011eec:	f008 0a7f 	and.w	sl, r8, #127	; 0x7f
	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8011ef0:	f140 80a3 	bpl.w	801203a <inv_icm20948_read_mems_reg+0x162>
	int result = 0;
 8011ef4:	f04f 0900 	mov.w	r9, #0
	switch(reg){
 8011ef8:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
 8011efc:	d853      	bhi.n	8011fa6 <inv_icm20948_read_mems_reg+0xce>
 8011efe:	f1b8 0f6f 	cmp.w	r8, #111	; 0x6f
 8011f02:	d809      	bhi.n	8011f18 <inv_icm20948_read_mems_reg+0x40>
 8011f04:	f1b8 0f10 	cmp.w	r8, #16
 8011f08:	d848      	bhi.n	8011f9c <inv_icm20948_read_mems_reg+0xc4>
 8011f0a:	f1b8 0f0e 	cmp.w	r8, #14
 8011f0e:	d803      	bhi.n	8011f18 <inv_icm20948_read_mems_reg+0x40>
 8011f10:	f1a8 0305 	sub.w	r3, r8, #5
 8011f14:	2b02      	cmp	r3, #2
 8011f16:	d84d      	bhi.n	8011fb4 <inv_icm20948_read_mems_reg+0xdc>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011f18:	4630      	mov	r0, r6
 8011f1a:	f7f9 ffa3 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 8011f1e:	2800      	cmp	r0, #0
 8011f20:	d148      	bne.n	8011fb4 <inv_icm20948_read_mems_reg+0xdc>
	if(bank==s->lastBank)
 8011f22:	f896 34db 	ldrb.w	r3, [r6, #1243]	; 0x4db
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN

	result |= inv_set_bank(s, reg >> 7);
 8011f26:	f3c8 11c7 	ubfx	r1, r8, #7, #8
	if(bank==s->lastBank)
 8011f2a:	428b      	cmp	r3, r1
 8011f2c:	d004      	beq.n	8011f38 <inv_icm20948_read_mems_reg+0x60>
 8011f2e:	4630      	mov	r0, r6
 8011f30:	f7ff fe50 	bl	8011bd4 <inv_set_bank.part.0>
	result |= inv_set_bank(s, reg >> 7);
 8011f34:	ea49 0900 	orr.w	r9, r9, r0

	while (bytesRead<length) 
 8011f38:	2f00      	cmp	r7, #0
 8011f3a:	d048      	beq.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
	unsigned int bytesRead = 0;
 8011f3c:	2400      	movs	r4, #0
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 8011f3e:	9701      	str	r7, [sp, #4]
 8011f40:	e00e      	b.n	8011f60 <inv_icm20948_read_mems_reg+0x88>
	if(len > s->max_read)
 8011f42:	4285      	cmp	r5, r0
 8011f44:	d824      	bhi.n	8011f90 <inv_icm20948_read_mems_reg+0xb8>
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8011f46:	e9d6 0700 	ldrd	r0, r7, [r6]
 8011f4a:	47b8      	blx	r7
 8011f4c:	2800      	cmp	r0, #0
 8011f4e:	f040 80b2 	bne.w	80120b6 <inv_icm20948_read_mems_reg+0x1de>
		}

		if (result)
			return result;

		bytesRead += thisLen;
 8011f52:	442c      	add	r4, r5
		if (result)
 8011f54:	f1b9 0f00 	cmp.w	r9, #0
 8011f58:	d11c      	bne.n	8011f94 <inv_icm20948_read_mems_reg+0xbc>
	while (bytesRead<length) 
 8011f5a:	9b01      	ldr	r3, [sp, #4]
 8011f5c:	42a3      	cmp	r3, r4
 8011f5e:	d931      	bls.n	8011fc4 <inv_icm20948_read_mems_reg+0xec>
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 8011f60:	9b01      	ldr	r3, [sp, #4]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8011f62:	f896 2027 	ldrb.w	r2, [r6, #39]	; 0x27
	if(len > s->max_read)
 8011f66:	68f0      	ldr	r0, [r6, #12]
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 8011f68:	1b1d      	subs	r5, r3, r4
 8011f6a:	2d10      	cmp	r5, #16
 8011f6c:	bf28      	it	cs
 8011f6e:	2510      	movcs	r5, #16
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 8011f70:	eb0a 0104 	add.w	r1, sl, r4
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8011f74:	2a02      	cmp	r2, #2
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8011f76:	462b      	mov	r3, r5
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 8011f78:	b2c9      	uxtb	r1, r1
 8011f7a:	eb0b 0204 	add.w	r2, fp, r4
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8011f7e:	d1e0      	bne.n	8011f42 <inv_icm20948_read_mems_reg+0x6a>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 8011f80:	eb0a 0104 	add.w	r1, sl, r4
 8011f84:	f104 0208 	add.w	r2, r4, #8
	if(len > s->max_read)
 8011f88:	4285      	cmp	r5, r0
 8011f8a:	b2c9      	uxtb	r1, r1
 8011f8c:	446a      	add	r2, sp
 8011f8e:	d9da      	bls.n	8011f46 <inv_icm20948_read_mems_reg+0x6e>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 8011f90:	f069 0904 	orn	r9, r9, #4

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN

	return result;
}
 8011f94:	4648      	mov	r0, r9
 8011f96:	b007      	add	sp, #28
 8011f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8011f9c:	f1a8 0318 	sub.w	r3, r8, #24
 8011fa0:	2b01      	cmp	r3, #1
 8011fa2:	d9be      	bls.n	8011f22 <inv_icm20948_read_mems_reg+0x4a>
 8011fa4:	e006      	b.n	8011fb4 <inv_icm20948_read_mems_reg+0xdc>
 8011fa6:	f1b8 0f76 	cmp.w	r8, #118	; 0x76
 8011faa:	d0ba      	beq.n	8011f22 <inv_icm20948_read_mems_reg+0x4a>
 8011fac:	f1a8 037e 	sub.w	r3, r8, #126	; 0x7e
 8011fb0:	2b01      	cmp	r3, #1
 8011fb2:	d9b6      	bls.n	8011f22 <inv_icm20948_read_mems_reg+0x4a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 8011fb4:	2200      	movs	r2, #0
 8011fb6:	2102      	movs	r1, #2
 8011fb8:	4630      	mov	r0, r6
 8011fba:	f7fb fa33 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8011fbe:	ea49 0900 	orr.w	r9, r9, r0
 8011fc2:	e7ae      	b.n	8011f22 <inv_icm20948_read_mems_reg+0x4a>
 8011fc4:	461f      	mov	r7, r3
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8011fc6:	f896 3027 	ldrb.w	r3, [r6, #39]	; 0x27
 8011fca:	2b02      	cmp	r3, #2
 8011fcc:	d03c      	beq.n	8012048 <inv_icm20948_read_mems_reg+0x170>
	switch(reg){
 8011fce:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
 8011fd2:	d81d      	bhi.n	8012010 <inv_icm20948_read_mems_reg+0x138>
 8011fd4:	f1b8 0f6f 	cmp.w	r8, #111	; 0x6f
 8011fd8:	d80a      	bhi.n	8011ff0 <inv_icm20948_read_mems_reg+0x118>
 8011fda:	f1b8 0f10 	cmp.w	r8, #16
 8011fde:	d823      	bhi.n	8012028 <inv_icm20948_read_mems_reg+0x150>
 8011fe0:	f1b8 0f0e 	cmp.w	r8, #14
 8011fe4:	d804      	bhi.n	8011ff0 <inv_icm20948_read_mems_reg+0x118>
 8011fe6:	f1a8 0805 	sub.w	r8, r8, #5
 8011fea:	f1b8 0f02 	cmp.w	r8, #2
 8011fee:	d804      	bhi.n	8011ffa <inv_icm20948_read_mems_reg+0x122>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 8011ff0:	4630      	mov	r0, r6
 8011ff2:	f7f9 ff37 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 8011ff6:	2800      	cmp	r0, #0
 8011ff8:	d0cc      	beq.n	8011f94 <inv_icm20948_read_mems_reg+0xbc>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 8011ffa:	2201      	movs	r2, #1
 8011ffc:	2102      	movs	r1, #2
 8011ffe:	4630      	mov	r0, r6
 8012000:	f7fb fa10 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8012004:	ea49 0900 	orr.w	r9, r9, r0
}
 8012008:	4648      	mov	r0, r9
 801200a:	b007      	add	sp, #28
 801200c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8012010:	f1b8 0f76 	cmp.w	r8, #118	; 0x76
 8012014:	d0be      	beq.n	8011f94 <inv_icm20948_read_mems_reg+0xbc>
 8012016:	f1a8 087e 	sub.w	r8, r8, #126	; 0x7e
 801201a:	f1b8 0f01 	cmp.w	r8, #1
 801201e:	d8ec      	bhi.n	8011ffa <inv_icm20948_read_mems_reg+0x122>
}
 8012020:	4648      	mov	r0, r9
 8012022:	b007      	add	sp, #28
 8012024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8012028:	f1a8 0818 	sub.w	r8, r8, #24
 801202c:	f1b8 0f01 	cmp.w	r8, #1
 8012030:	d8e3      	bhi.n	8011ffa <inv_icm20948_read_mems_reg+0x122>
}
 8012032:	4648      	mov	r0, r9
 8012034:	b007      	add	sp, #28
 8012036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 801203a:	2201      	movs	r2, #1
 801203c:	4611      	mov	r1, r2
 801203e:	4630      	mov	r0, r6
 8012040:	f7fb f9f0 	bl	800d424 <inv_icm20948_set_chip_power_state>
 8012044:	4681      	mov	r9, r0
 8012046:	e757      	b.n	8011ef8 <inv_icm20948_read_mems_reg+0x20>
 8012048:	f1a7 0309 	sub.w	r3, r7, #9
 801204c:	2bf6      	cmp	r3, #246	; 0xf6
 801204e:	d835      	bhi.n	80120bc <inv_icm20948_read_mems_reg+0x1e4>
			*data= dat[i];
 8012050:	9b02      	ldr	r3, [sp, #8]
 8012052:	f8cb 3000 	str.w	r3, [fp]
 8012056:	9b03      	ldr	r3, [sp, #12]
 8012058:	f8cb 3004 	str.w	r3, [fp, #4]
 801205c:	08bb      	lsrs	r3, r7, #2
		for (i=0; i< length; i++) {
 801205e:	2b02      	cmp	r3, #2
 8012060:	d008      	beq.n	8012074 <inv_icm20948_read_mems_reg+0x19c>
			*data= dat[i];
 8012062:	2b03      	cmp	r3, #3
 8012064:	9a04      	ldr	r2, [sp, #16]
 8012066:	bf18      	it	ne
 8012068:	9b05      	ldrne	r3, [sp, #20]
 801206a:	f8cb 2008 	str.w	r2, [fp, #8]
 801206e:	bf18      	it	ne
 8012070:	f8cb 300c 	strne.w	r3, [fp, #12]
		for (i=0; i< length; i++) {
 8012074:	f027 0203 	bic.w	r2, r7, #3
 8012078:	4297      	cmp	r7, r2
 801207a:	eb0b 0102 	add.w	r1, fp, r2
 801207e:	b2d3      	uxtb	r3, r2
 8012080:	d0a5      	beq.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012082:	f102 0018 	add.w	r0, r2, #24
 8012086:	4468      	add	r0, sp
 8012088:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 801208c:	f80b 0002 	strb.w	r0, [fp, r2]
		for (i=0; i< length; i++) {
 8012090:	1c5a      	adds	r2, r3, #1
 8012092:	b2d2      	uxtb	r2, r2
 8012094:	4297      	cmp	r7, r2
 8012096:	d99a      	bls.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012098:	3218      	adds	r2, #24
 801209a:	446a      	add	r2, sp
		for (i=0; i< length; i++) {
 801209c:	3302      	adds	r3, #2
 801209e:	b2db      	uxtb	r3, r3
			*data= dat[i];
 80120a0:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80120a4:	704a      	strb	r2, [r1, #1]
		for (i=0; i< length; i++) {
 80120a6:	429f      	cmp	r7, r3
 80120a8:	d991      	bls.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 80120aa:	3318      	adds	r3, #24
 80120ac:	446b      	add	r3, sp
 80120ae:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80120b2:	708b      	strb	r3, [r1, #2]
		for (i=0; i< length; i++) {
 80120b4:	e78b      	b.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 80120b6:	f069 0902 	orn	r9, r9, #2
		return INV_ERROR_TRANSPORT;
 80120ba:	e76b      	b.n	8011f94 <inv_icm20948_read_mems_reg+0xbc>
			*data= dat[i];
 80120bc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80120c0:	f88b 3000 	strb.w	r3, [fp]
		for (i=0; i< length; i++) {
 80120c4:	2f01      	cmp	r7, #1
 80120c6:	d982      	bls.n	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 80120c8:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80120cc:	f88b 3001 	strb.w	r3, [fp, #1]
		for (i=0; i< length; i++) {
 80120d0:	2f02      	cmp	r7, #2
 80120d2:	f43f af7c 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 80120d6:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80120da:	f88b 3002 	strb.w	r3, [fp, #2]
		for (i=0; i< length; i++) {
 80120de:	2f03      	cmp	r7, #3
 80120e0:	f43f af75 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 80120e4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80120e8:	f88b 3003 	strb.w	r3, [fp, #3]
		for (i=0; i< length; i++) {
 80120ec:	2f04      	cmp	r7, #4
 80120ee:	f43f af6e 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 80120f2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80120f6:	f88b 3004 	strb.w	r3, [fp, #4]
		for (i=0; i< length; i++) {
 80120fa:	2f05      	cmp	r7, #5
 80120fc:	f43f af67 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012100:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8012104:	f88b 3005 	strb.w	r3, [fp, #5]
		for (i=0; i< length; i++) {
 8012108:	2f06      	cmp	r7, #6
 801210a:	f43f af60 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 801210e:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8012112:	f88b 3006 	strb.w	r3, [fp, #6]
		for (i=0; i< length; i++) {
 8012116:	2f07      	cmp	r7, #7
 8012118:	f43f af59 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 801211c:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8012120:	f88b 3007 	strb.w	r3, [fp, #7]
		for (i=0; i< length; i++) {
 8012124:	2f08      	cmp	r7, #8
 8012126:	f43f af52 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 801212a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 801212e:	f88b 3008 	strb.w	r3, [fp, #8]
		for (i=0; i< length; i++) {
 8012132:	2f09      	cmp	r7, #9
 8012134:	f43f af4b 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012138:	f89d 3011 	ldrb.w	r3, [sp, #17]
 801213c:	f88b 3009 	strb.w	r3, [fp, #9]
		for (i=0; i< length; i++) {
 8012140:	2f0a      	cmp	r7, #10
 8012142:	f43f af44 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012146:	f89d 3012 	ldrb.w	r3, [sp, #18]
 801214a:	f88b 300a 	strb.w	r3, [fp, #10]
		for (i=0; i< length; i++) {
 801214e:	2f0b      	cmp	r7, #11
 8012150:	f43f af3d 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012154:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8012158:	f88b 300b 	strb.w	r3, [fp, #11]
		for (i=0; i< length; i++) {
 801215c:	2f0c      	cmp	r7, #12
 801215e:	f43f af36 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012162:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8012166:	f88b 300c 	strb.w	r3, [fp, #12]
		for (i=0; i< length; i++) {
 801216a:	2f0d      	cmp	r7, #13
 801216c:	f43f af2f 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 8012170:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8012174:	f88b 300d 	strb.w	r3, [fp, #13]
		for (i=0; i< length; i++) {
 8012178:	2f0e      	cmp	r7, #14
 801217a:	f43f af28 	beq.w	8011fce <inv_icm20948_read_mems_reg+0xf6>
			*data= dat[i];
 801217e:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012182:	f88b 300e 	strb.w	r3, [fp, #14]
		for (i=0; i< length; i++) {
 8012186:	2f0f      	cmp	r7, #15
			*data= dat[i];
 8012188:	bf1c      	itt	ne
 801218a:	f89d 3017 	ldrbne.w	r3, [sp, #23]
 801218e:	f88b 300f 	strbne.w	r3, [fp, #15]
		for (i=0; i< length; i++) {
 8012192:	e71c      	b.n	8011fce <inv_icm20948_read_mems_reg+0xf6>

08012194 <inv_icm20948_read_mems>:
 *  @param[in]  number of byte to be read
 *  @param[in]  input data from the register
 *  @return     0 if successful.
 */
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 8012194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int result=0;
	unsigned int bytesWritten = 0;
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 8012198:	2500      	movs	r5, #0
{
 801219a:	b087      	sub	sp, #28
 801219c:	469a      	mov	sl, r3
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 801219e:	e9cd 5502 	strd	r5, r5, [sp, #8]
 80121a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
{
 80121a6:	4604      	mov	r4, r0
 80121a8:	460e      	mov	r6, r1
 80121aa:	4690      	mov	r8, r2
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 80121ac:	f7fb f99c 	bl	800d4e8 <inv_icm20948_get_chip_power_state>
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 80121b0:	f1ba 0f00 	cmp.w	sl, #0
 80121b4:	f000 8186 	beq.w	80124c4 <inv_icm20948_read_mems+0x330>
		return -1;

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 80121b8:	07c3      	lsls	r3, r0, #31
 80121ba:	f140 8090 	bpl.w	80122de <inv_icm20948_read_mems+0x14a>
	int result=0;
 80121be:	46a9      	mov	r9, r5
	switch(reg){
 80121c0:	2e72      	cmp	r6, #114	; 0x72
 80121c2:	d871      	bhi.n	80122a8 <inv_icm20948_read_mems+0x114>
 80121c4:	2e6f      	cmp	r6, #111	; 0x6f
 80121c6:	d806      	bhi.n	80121d6 <inv_icm20948_read_mems+0x42>
 80121c8:	2e10      	cmp	r6, #16
 80121ca:	d861      	bhi.n	8012290 <inv_icm20948_read_mems+0xfc>
 80121cc:	2e0e      	cmp	r6, #14
 80121ce:	d802      	bhi.n	80121d6 <inv_icm20948_read_mems+0x42>
 80121d0:	1f73      	subs	r3, r6, #5
 80121d2:	2b02      	cmp	r3, #2
 80121d4:	d860      	bhi.n	8012298 <inv_icm20948_read_mems+0x104>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 80121d6:	4620      	mov	r0, r4
 80121d8:	f7f9 fe44 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	if(check_reg_access_lp_disable(s, reg))
 80121dc:	2800      	cmp	r0, #0
 80121de:	d15b      	bne.n	8012298 <inv_icm20948_read_mems+0x104>
	if(bank==s->lastBank)
 80121e0:	f894 34db 	ldrb.w	r3, [r4, #1243]	; 0x4db
 80121e4:	b12b      	cbz	r3, 80121f2 <inv_icm20948_read_mems+0x5e>
 80121e6:	2100      	movs	r1, #0
 80121e8:	4620      	mov	r0, r4
 80121ea:	f7ff fcf3 	bl	8011bd4 <inv_set_bank.part.0>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);

	result |= inv_set_bank(s, 0);
 80121ee:	ea49 0900 	orr.w	r9, r9, r0

	lBankSelected = (reg >> 8);
	if (lBankSelected != s->lLastBankSelected)
 80121f2:	f894 24dc 	ldrb.w	r2, [r4, #1244]	; 0x4dc
	lBankSelected = (reg >> 8);
 80121f6:	0a33      	lsrs	r3, r6, #8
	if (lBankSelected != s->lLastBankSelected)
 80121f8:	429a      	cmp	r2, r3
	lBankSelected = (reg >> 8);
 80121fa:	f88d 3006 	strb.w	r3, [sp, #6]
	if (lBankSelected != s->lLastBankSelected)
 80121fe:	d15a      	bne.n	80122b6 <inv_icm20948_read_mems+0x122>
		if (result)
			return result;
		s->lLastBankSelected = lBankSelected;
	}

	while (bytesWritten < length) 
 8012200:	f1b8 0f00 	cmp.w	r8, #0
 8012204:	d076      	beq.n	80122f4 <inv_icm20948_read_mems+0x160>
 8012206:	f04f 0b00 	mov.w	fp, #0
 801220a:	e00d      	b.n	8012228 <inv_icm20948_read_mems+0x94>
	if(len > s->max_read)
 801220c:	68e0      	ldr	r0, [r4, #12]
 801220e:	4285      	cmp	r5, r0
 8012210:	f200 80db 	bhi.w	80123ca <inv_icm20948_read_mems+0x236>
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8012214:	e9d4 0700 	ldrd	r0, r7, [r4]
 8012218:	47b8      	blx	r7
 801221a:	2800      	cmp	r0, #0
 801221c:	d132      	bne.n	8012284 <inv_icm20948_read_mems+0xf0>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
		}
		if (result)
			return result;

		bytesWritten += thisLen;
 801221e:	44ab      	add	fp, r5
		reg += thisLen;
 8012220:	442e      	add	r6, r5
	while (bytesWritten < length) 
 8012222:	45d8      	cmp	r8, fp
		reg += thisLen;
 8012224:	b2b6      	uxth	r6, r6
	while (bytesWritten < length) 
 8012226:	d961      	bls.n	80122ec <inv_icm20948_read_mems+0x158>
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 8012228:	eba8 050b 	sub.w	r5, r8, fp
	if(len > s->max_write)
 801222c:	6920      	ldr	r0, [r4, #16]
		lStartAddrSelected = (reg & 0xff);
 801222e:	f88d 6007 	strb.w	r6, [sp, #7]
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 8012232:	2d10      	cmp	r5, #16
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8012234:	f04f 0301 	mov.w	r3, #1
 8012238:	f10d 0207 	add.w	r2, sp, #7
 801223c:	f04f 017c 	mov.w	r1, #124	; 0x7c
 8012240:	bf28      	it	cs
 8012242:	2510      	movcs	r5, #16
	if(len > s->max_write)
 8012244:	2800      	cmp	r0, #0
 8012246:	f000 80b5 	beq.w	80123b4 <inv_icm20948_read_mems+0x220>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 801224a:	6820      	ldr	r0, [r4, #0]
 801224c:	68a7      	ldr	r7, [r4, #8]
 801224e:	47b8      	blx	r7
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8012250:	462b      	mov	r3, r5
 8012252:	217d      	movs	r1, #125	; 0x7d
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 8012254:	eb0a 020b 	add.w	r2, sl, fp
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8012258:	2800      	cmp	r0, #0
 801225a:	f040 80b3 	bne.w	80123c4 <inv_icm20948_read_mems+0x230>
		if (result)
 801225e:	f1b9 0f00 	cmp.w	r9, #0
 8012262:	d111      	bne.n	8012288 <inv_icm20948_read_mems+0xf4>
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8012264:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
 8012268:	2802      	cmp	r0, #2
 801226a:	d1cf      	bne.n	801220c <inv_icm20948_read_mems+0x78>
	if(len > s->max_read)
 801226c:	68e1      	ldr	r1, [r4, #12]
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 801226e:	aa02      	add	r2, sp, #8
 8012270:	428d      	cmp	r5, r1
 8012272:	445a      	add	r2, fp
 8012274:	f200 80a9 	bhi.w	80123ca <inv_icm20948_read_mems+0x236>
	if(s->read_reg(s->context, reg, buf, len) != 0)
 8012278:	6820      	ldr	r0, [r4, #0]
 801227a:	6867      	ldr	r7, [r4, #4]
 801227c:	217d      	movs	r1, #125	; 0x7d
 801227e:	47b8      	blx	r7
 8012280:	2800      	cmp	r0, #0
 8012282:	d0cc      	beq.n	801221e <inv_icm20948_read_mems+0x8a>
		return INV_ERROR_TRANSPORT;
 8012284:	f06f 0902 	mvn.w	r9, #2
	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);

	return result;
}
 8012288:	4648      	mov	r0, r9
 801228a:	b007      	add	sp, #28
 801228c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8012290:	f1a6 0318 	sub.w	r3, r6, #24
 8012294:	2b01      	cmp	r3, #1
 8012296:	d9a3      	bls.n	80121e0 <inv_icm20948_read_mems+0x4c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 8012298:	2200      	movs	r2, #0
 801229a:	2102      	movs	r1, #2
 801229c:	4620      	mov	r0, r4
 801229e:	f7fb f8c1 	bl	800d424 <inv_icm20948_set_chip_power_state>
 80122a2:	ea49 0900 	orr.w	r9, r9, r0
 80122a6:	e79b      	b.n	80121e0 <inv_icm20948_read_mems+0x4c>
	switch(reg){
 80122a8:	2e76      	cmp	r6, #118	; 0x76
 80122aa:	d099      	beq.n	80121e0 <inv_icm20948_read_mems+0x4c>
 80122ac:	f1a6 037e 	sub.w	r3, r6, #126	; 0x7e
 80122b0:	2b01      	cmp	r3, #1
 80122b2:	d8f1      	bhi.n	8012298 <inv_icm20948_read_mems+0x104>
 80122b4:	e794      	b.n	80121e0 <inv_icm20948_read_mems+0x4c>
	if(len > s->max_write)
 80122b6:	6923      	ldr	r3, [r4, #16]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d07b      	beq.n	80123b4 <inv_icm20948_read_mems+0x220>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 80122bc:	68a5      	ldr	r5, [r4, #8]
 80122be:	6820      	ldr	r0, [r4, #0]
 80122c0:	2301      	movs	r3, #1
 80122c2:	f10d 0206 	add.w	r2, sp, #6
 80122c6:	217e      	movs	r1, #126	; 0x7e
 80122c8:	47a8      	blx	r5
 80122ca:	2800      	cmp	r0, #0
 80122cc:	d17a      	bne.n	80123c4 <inv_icm20948_read_mems+0x230>
		if (result)
 80122ce:	f1b9 0f00 	cmp.w	r9, #0
 80122d2:	d1d9      	bne.n	8012288 <inv_icm20948_read_mems+0xf4>
		s->lLastBankSelected = lBankSelected;
 80122d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80122d8:	f884 34dc 	strb.w	r3, [r4, #1244]	; 0x4dc
 80122dc:	e790      	b.n	8012200 <inv_icm20948_read_mems+0x6c>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 80122de:	2201      	movs	r2, #1
 80122e0:	4611      	mov	r1, r2
 80122e2:	4620      	mov	r0, r4
 80122e4:	f7fb f89e 	bl	800d424 <inv_icm20948_set_chip_power_state>
 80122e8:	4681      	mov	r9, r0
 80122ea:	e769      	b.n	80121c0 <inv_icm20948_read_mems+0x2c>
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 80122ec:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 80122f0:	2b02      	cmp	r3, #2
 80122f2:	d027      	beq.n	8012344 <inv_icm20948_read_mems+0x1b0>
	switch(reg){
 80122f4:	2e72      	cmp	r6, #114	; 0x72
 80122f6:	d81c      	bhi.n	8012332 <inv_icm20948_read_mems+0x19e>
 80122f8:	2e6f      	cmp	r6, #111	; 0x6f
 80122fa:	d806      	bhi.n	801230a <inv_icm20948_read_mems+0x176>
 80122fc:	2e10      	cmp	r6, #16
 80122fe:	d811      	bhi.n	8012324 <inv_icm20948_read_mems+0x190>
 8012300:	2e0e      	cmp	r6, #14
 8012302:	d802      	bhi.n	801230a <inv_icm20948_read_mems+0x176>
 8012304:	3e05      	subs	r6, #5
 8012306:	2e02      	cmp	r6, #2
 8012308:	d804      	bhi.n	8012314 <inv_icm20948_read_mems+0x180>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 801230a:	4620      	mov	r0, r4
 801230c:	f7f9 fdaa 	bl	800be64 <inv_icm20948_ctrl_get_batch_mode_status>
	if(check_reg_access_lp_disable(s, reg))
 8012310:	2800      	cmp	r0, #0
 8012312:	d0b9      	beq.n	8012288 <inv_icm20948_read_mems+0xf4>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8012314:	2201      	movs	r2, #1
 8012316:	2102      	movs	r1, #2
 8012318:	4620      	mov	r0, r4
 801231a:	f7fb f883 	bl	800d424 <inv_icm20948_set_chip_power_state>
 801231e:	ea49 0900 	orr.w	r9, r9, r0
 8012322:	e7b1      	b.n	8012288 <inv_icm20948_read_mems+0xf4>
	switch(reg){
 8012324:	3e18      	subs	r6, #24
 8012326:	2e01      	cmp	r6, #1
 8012328:	d8f4      	bhi.n	8012314 <inv_icm20948_read_mems+0x180>
}
 801232a:	4648      	mov	r0, r9
 801232c:	b007      	add	sp, #28
 801232e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(reg){
 8012332:	2e76      	cmp	r6, #118	; 0x76
 8012334:	d0a8      	beq.n	8012288 <inv_icm20948_read_mems+0xf4>
 8012336:	3e7e      	subs	r6, #126	; 0x7e
 8012338:	2e01      	cmp	r6, #1
 801233a:	d8eb      	bhi.n	8012314 <inv_icm20948_read_mems+0x180>
}
 801233c:	4648      	mov	r0, r9
 801233e:	b007      	add	sp, #28
 8012340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012344:	f1a8 0309 	sub.w	r3, r8, #9
 8012348:	2bf6      	cmp	r3, #246	; 0xf6
 801234a:	d841      	bhi.n	80123d0 <inv_icm20948_read_mems+0x23c>
			*data= dat[i];
 801234c:	9b02      	ldr	r3, [sp, #8]
 801234e:	f8ca 3000 	str.w	r3, [sl]
 8012352:	9b03      	ldr	r3, [sp, #12]
 8012354:	f8ca 3004 	str.w	r3, [sl, #4]
 8012358:	ea4f 0398 	mov.w	r3, r8, lsr #2
		for (i=0; i< length; i++) {
 801235c:	2b02      	cmp	r3, #2
 801235e:	d008      	beq.n	8012372 <inv_icm20948_read_mems+0x1de>
			*data= dat[i];
 8012360:	2b03      	cmp	r3, #3
 8012362:	9a04      	ldr	r2, [sp, #16]
 8012364:	bf18      	it	ne
 8012366:	9b05      	ldrne	r3, [sp, #20]
 8012368:	f8ca 2008 	str.w	r2, [sl, #8]
 801236c:	bf18      	it	ne
 801236e:	f8ca 300c 	strne.w	r3, [sl, #12]
		for (i=0; i< length; i++) {
 8012372:	f028 0203 	bic.w	r2, r8, #3
 8012376:	4590      	cmp	r8, r2
 8012378:	eb0a 0102 	add.w	r1, sl, r2
 801237c:	b2d3      	uxtb	r3, r2
 801237e:	d0b9      	beq.n	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 8012380:	f102 0018 	add.w	r0, r2, #24
 8012384:	4468      	add	r0, sp
 8012386:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 801238a:	f80a 0002 	strb.w	r0, [sl, r2]
		for (i=0; i< length; i++) {
 801238e:	1c5a      	adds	r2, r3, #1
 8012390:	b2d2      	uxtb	r2, r2
 8012392:	4590      	cmp	r8, r2
 8012394:	d9ae      	bls.n	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 8012396:	3218      	adds	r2, #24
 8012398:	446a      	add	r2, sp
		for (i=0; i< length; i++) {
 801239a:	3302      	adds	r3, #2
 801239c:	b2db      	uxtb	r3, r3
			*data= dat[i];
 801239e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80123a2:	704a      	strb	r2, [r1, #1]
		for (i=0; i< length; i++) {
 80123a4:	4598      	cmp	r8, r3
 80123a6:	d9a5      	bls.n	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 80123a8:	3318      	adds	r3, #24
 80123aa:	446b      	add	r3, sp
 80123ac:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80123b0:	708b      	strb	r3, [r1, #2]
		for (i=0; i< length; i++) {
 80123b2:	e79f      	b.n	80122f4 <inv_icm20948_read_mems+0x160>
		return INV_ERROR_SIZE;
 80123b4:	f06f 0304 	mvn.w	r3, #4
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 80123b8:	ea49 0903 	orr.w	r9, r9, r3
}
 80123bc:	4648      	mov	r0, r9
 80123be:	b007      	add	sp, #28
 80123c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return INV_ERROR_TRANSPORT;
 80123c4:	f06f 0302 	mvn.w	r3, #2
 80123c8:	e7f6      	b.n	80123b8 <inv_icm20948_read_mems+0x224>
		return INV_ERROR_SIZE;
 80123ca:	f06f 0904 	mvn.w	r9, #4
 80123ce:	e75b      	b.n	8012288 <inv_icm20948_read_mems+0xf4>
			*data= dat[i];
 80123d0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80123d4:	f88a 3000 	strb.w	r3, [sl]
		for (i=0; i< length; i++) {
 80123d8:	f1b8 0f01 	cmp.w	r8, #1
 80123dc:	d98a      	bls.n	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 80123de:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80123e2:	f88a 3001 	strb.w	r3, [sl, #1]
		for (i=0; i< length; i++) {
 80123e6:	f1b8 0f02 	cmp.w	r8, #2
 80123ea:	d083      	beq.n	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 80123ec:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80123f0:	f88a 3002 	strb.w	r3, [sl, #2]
		for (i=0; i< length; i++) {
 80123f4:	f1b8 0f03 	cmp.w	r8, #3
 80123f8:	f43f af7c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 80123fc:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012400:	f88a 3003 	strb.w	r3, [sl, #3]
		for (i=0; i< length; i++) {
 8012404:	f1b8 0f04 	cmp.w	r8, #4
 8012408:	f43f af74 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801240c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8012410:	f88a 3004 	strb.w	r3, [sl, #4]
		for (i=0; i< length; i++) {
 8012414:	f1b8 0f05 	cmp.w	r8, #5
 8012418:	f43f af6c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801241c:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8012420:	f88a 3005 	strb.w	r3, [sl, #5]
		for (i=0; i< length; i++) {
 8012424:	f1b8 0f06 	cmp.w	r8, #6
 8012428:	f43f af64 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801242c:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8012430:	f88a 3006 	strb.w	r3, [sl, #6]
		for (i=0; i< length; i++) {
 8012434:	f1b8 0f07 	cmp.w	r8, #7
 8012438:	f43f af5c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801243c:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8012440:	f88a 3007 	strb.w	r3, [sl, #7]
		for (i=0; i< length; i++) {
 8012444:	f1b8 0f08 	cmp.w	r8, #8
 8012448:	f43f af54 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801244c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8012450:	f88a 3008 	strb.w	r3, [sl, #8]
		for (i=0; i< length; i++) {
 8012454:	f1b8 0f09 	cmp.w	r8, #9
 8012458:	f43f af4c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801245c:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8012460:	f88a 3009 	strb.w	r3, [sl, #9]
		for (i=0; i< length; i++) {
 8012464:	f1b8 0f0a 	cmp.w	r8, #10
 8012468:	f43f af44 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801246c:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8012470:	f88a 300a 	strb.w	r3, [sl, #10]
		for (i=0; i< length; i++) {
 8012474:	f1b8 0f0b 	cmp.w	r8, #11
 8012478:	f43f af3c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801247c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8012480:	f88a 300b 	strb.w	r3, [sl, #11]
		for (i=0; i< length; i++) {
 8012484:	f1b8 0f0c 	cmp.w	r8, #12
 8012488:	f43f af34 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801248c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8012490:	f88a 300c 	strb.w	r3, [sl, #12]
		for (i=0; i< length; i++) {
 8012494:	f1b8 0f0d 	cmp.w	r8, #13
 8012498:	f43f af2c 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 801249c:	f89d 3015 	ldrb.w	r3, [sp, #21]
 80124a0:	f88a 300d 	strb.w	r3, [sl, #13]
		for (i=0; i< length; i++) {
 80124a4:	f1b8 0f0e 	cmp.w	r8, #14
 80124a8:	f43f af24 	beq.w	80122f4 <inv_icm20948_read_mems+0x160>
			*data= dat[i];
 80124ac:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80124b0:	f88a 300e 	strb.w	r3, [sl, #14]
		for (i=0; i< length; i++) {
 80124b4:	f1b8 0f0f 	cmp.w	r8, #15
			*data= dat[i];
 80124b8:	bf1c      	itt	ne
 80124ba:	f89d 3017 	ldrbne.w	r3, [sp, #23]
 80124be:	f88a 300f 	strbne.w	r3, [sl, #15]
		for (i=0; i< length; i++) {
 80124c2:	e717      	b.n	80122f4 <inv_icm20948_read_mems+0x160>
		return -1;
 80124c4:	f04f 39ff 	mov.w	r9, #4294967295
 80124c8:	e6de      	b.n	8012288 <inv_icm20948_read_mems+0xf4>
 80124ca:	bf00      	nop

080124cc <inv_icm20948_write_mems>:
 *  @param[in]   number of byte to be written
 *  @param[out]  output data from the register
 *  @return     0 if successful.
 */
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 80124cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124d0:	469a      	mov	sl, r3
 80124d2:	b083      	sub	sp, #12
 80124d4:	4605      	mov	r5, r0
 80124d6:	468b      	mov	fp, r1
 80124d8:	4690      	mov	r8, r2
	unsigned int bytesWritten = 0;
	unsigned int thisLen;
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 80124da:	f7fb f805 	bl	800d4e8 <inv_icm20948_get_chip_power_state>

	if(!data)
 80124de:	f1ba 0f00 	cmp.w	sl, #0
 80124e2:	d078      	beq.n	80125d6 <inv_icm20948_write_mems+0x10a>
		return -1;

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 80124e4:	07c3      	lsls	r3, r0, #31
 80124e6:	d55f      	bpl.n	80125a8 <inv_icm20948_write_mems+0xdc>
	int result=0;
 80124e8:	2600      	movs	r6, #0
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 80124ea:	2200      	movs	r2, #0
 80124ec:	2102      	movs	r1, #2
 80124ee:	4628      	mov	r0, r5
 80124f0:	f7fa ff98 	bl	800d424 <inv_icm20948_set_chip_power_state>
	if(bank==s->lastBank)
 80124f4:	f895 34db 	ldrb.w	r3, [r5, #1243]	; 0x4db
	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 80124f8:	4306      	orrs	r6, r0
	if(bank==s->lastBank)
 80124fa:	b123      	cbz	r3, 8012506 <inv_icm20948_write_mems+0x3a>
 80124fc:	2100      	movs	r1, #0
 80124fe:	4628      	mov	r0, r5
 8012500:	f7ff fb68 	bl	8011bd4 <inv_set_bank.part.0>

	result |= inv_set_bank(s, 0);
 8012504:	4306      	orrs	r6, r0

	lBankSelected = (reg >> 8);
	if (lBankSelected != s->lLastBankSelected)
 8012506:	f895 24dc 	ldrb.w	r2, [r5, #1244]	; 0x4dc
	lBankSelected = (reg >> 8);
 801250a:	ea4f 231b 	mov.w	r3, fp, lsr #8
	if (lBankSelected != s->lLastBankSelected)
 801250e:	429a      	cmp	r2, r3
	lBankSelected = (reg >> 8);
 8012510:	f88d 3006 	strb.w	r3, [sp, #6]
	if (lBankSelected != s->lLastBankSelected)
 8012514:	d137      	bne.n	8012586 <inv_icm20948_write_mems+0xba>
		if (result)
			return result;
		s->lLastBankSelected = lBankSelected;
	}

	while (bytesWritten < length)
 8012516:	f1b8 0f00 	cmp.w	r8, #0
 801251a:	d02a      	beq.n	8012572 <inv_icm20948_write_mems+0xa6>
 801251c:	f04f 0900 	mov.w	r9, #0
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
		if (result)
			return result;

		thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 8012520:	eba8 0409 	sub.w	r4, r8, r9
	if(len > s->max_write)
 8012524:	6928      	ldr	r0, [r5, #16]
		lStartAddrSelected = (reg & 0xff);
 8012526:	f88d b007 	strb.w	fp, [sp, #7]
		thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 801252a:	2c10      	cmp	r4, #16
	if(s->write_reg(s->context, reg, buf, len) != 0)
 801252c:	f04f 0301 	mov.w	r3, #1
 8012530:	f10d 0207 	add.w	r2, sp, #7
 8012534:	f04f 017c 	mov.w	r1, #124	; 0x7c
 8012538:	bf28      	it	cs
 801253a:	2410      	movcs	r4, #16
	if(len > s->max_write)
 801253c:	2800      	cmp	r0, #0
 801253e:	d03a      	beq.n	80125b6 <inv_icm20948_write_mems+0xea>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8012540:	6828      	ldr	r0, [r5, #0]
 8012542:	68af      	ldr	r7, [r5, #8]
 8012544:	47b8      	blx	r7

		/* Write data */
		result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 8012546:	eb0a 0209 	add.w	r2, sl, r9
 801254a:	4623      	mov	r3, r4
 801254c:	217d      	movs	r1, #125	; 0x7d
		if (result)
			return result;

		bytesWritten += thisLen;
 801254e:	44a1      	add	r9, r4
 8012550:	2800      	cmp	r0, #0
 8012552:	d137      	bne.n	80125c4 <inv_icm20948_write_mems+0xf8>
		if (result)
 8012554:	b99e      	cbnz	r6, 801257e <inv_icm20948_write_mems+0xb2>
	if(len > s->max_write)
 8012556:	6928      	ldr	r0, [r5, #16]
 8012558:	4284      	cmp	r4, r0
 801255a:	d836      	bhi.n	80125ca <inv_icm20948_write_mems+0xfe>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 801255c:	68ae      	ldr	r6, [r5, #8]
 801255e:	6828      	ldr	r0, [r5, #0]
 8012560:	47b0      	blx	r6
		reg += thisLen;
 8012562:	eb0b 0704 	add.w	r7, fp, r4
 8012566:	fa1f fb87 	uxth.w	fp, r7
 801256a:	4606      	mov	r6, r0
 801256c:	bb80      	cbnz	r0, 80125d0 <inv_icm20948_write_mems+0x104>
	while (bytesWritten < length)
 801256e:	45c8      	cmp	r8, r9
 8012570:	d8d6      	bhi.n	8012520 <inv_icm20948_write_mems+0x54>
	}

	//Enable LP_EN since we disabled it at begining of this function.
	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8012572:	2201      	movs	r2, #1
 8012574:	2102      	movs	r1, #2
 8012576:	4628      	mov	r0, r5
 8012578:	f7fa ff54 	bl	800d424 <inv_icm20948_set_chip_power_state>
 801257c:	4306      	orrs	r6, r0

	return result;
}
 801257e:	4630      	mov	r0, r6
 8012580:	b003      	add	sp, #12
 8012582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(len > s->max_write)
 8012586:	692b      	ldr	r3, [r5, #16]
 8012588:	b1ab      	cbz	r3, 80125b6 <inv_icm20948_write_mems+0xea>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 801258a:	68ac      	ldr	r4, [r5, #8]
 801258c:	6828      	ldr	r0, [r5, #0]
 801258e:	2301      	movs	r3, #1
 8012590:	f10d 0206 	add.w	r2, sp, #6
 8012594:	217e      	movs	r1, #126	; 0x7e
 8012596:	47a0      	blx	r4
 8012598:	b9a0      	cbnz	r0, 80125c4 <inv_icm20948_write_mems+0xf8>
		if (result)
 801259a:	2e00      	cmp	r6, #0
 801259c:	d1ef      	bne.n	801257e <inv_icm20948_write_mems+0xb2>
		s->lLastBankSelected = lBankSelected;
 801259e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80125a2:	f885 34dc 	strb.w	r3, [r5, #1244]	; 0x4dc
 80125a6:	e7b6      	b.n	8012516 <inv_icm20948_write_mems+0x4a>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 80125a8:	2201      	movs	r2, #1
 80125aa:	4611      	mov	r1, r2
 80125ac:	4628      	mov	r0, r5
 80125ae:	f7fa ff39 	bl	800d424 <inv_icm20948_set_chip_power_state>
 80125b2:	4606      	mov	r6, r0
 80125b4:	e799      	b.n	80124ea <inv_icm20948_write_mems+0x1e>
		return INV_ERROR_SIZE;
 80125b6:	f06f 0304 	mvn.w	r3, #4
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 80125ba:	431e      	orrs	r6, r3
}
 80125bc:	4630      	mov	r0, r6
 80125be:	b003      	add	sp, #12
 80125c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return INV_ERROR_TRANSPORT;
 80125c4:	f06f 0302 	mvn.w	r3, #2
 80125c8:	e7f7      	b.n	80125ba <inv_icm20948_write_mems+0xee>
		return INV_ERROR_SIZE;
 80125ca:	f06f 0604 	mvn.w	r6, #4
 80125ce:	e7d6      	b.n	801257e <inv_icm20948_write_mems+0xb2>
		return INV_ERROR_TRANSPORT;
 80125d0:	f06f 0602 	mvn.w	r6, #2
 80125d4:	e7d3      	b.n	801257e <inv_icm20948_write_mems+0xb2>
		return -1;
 80125d6:	f04f 36ff 	mov.w	r6, #4294967295
 80125da:	e7d0      	b.n	801257e <inv_icm20948_write_mems+0xb2>

080125dc <inv_icm20948_write_single_mems_reg_core>:
 *  @param[in]  Register address
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 80125dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125de:	b083      	sub	sp, #12
	int result = 0;
	unsigned char regOnly = (unsigned char)(reg & 0x7F);

	result |= inv_set_bank(s, reg >> 7);
 80125e0:	f3c1 13c7 	ubfx	r3, r1, #7, #8
{
 80125e4:	f88d 2007 	strb.w	r2, [sp, #7]
	if(bank==s->lastBank)
 80125e8:	f890 24db 	ldrb.w	r2, [r0, #1243]	; 0x4db
 80125ec:	429a      	cmp	r2, r3
{
 80125ee:	4605      	mov	r5, r0
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 80125f0:	f001 047f 	and.w	r4, r1, #127	; 0x7f
	if(bank==s->lastBank)
 80125f4:	d010      	beq.n	8012618 <inv_icm20948_write_single_mems_reg_core+0x3c>
 80125f6:	4619      	mov	r1, r3
 80125f8:	f7ff faec 	bl	8011bd4 <inv_set_bank.part.0>
 80125fc:	4606      	mov	r6, r0
	if(len > s->max_write)
 80125fe:	692b      	ldr	r3, [r5, #16]
 8012600:	b163      	cbz	r3, 801261c <inv_icm20948_write_single_mems_reg_core+0x40>
	if(s->write_reg(s->context, reg, buf, len) != 0)
 8012602:	68af      	ldr	r7, [r5, #8]
 8012604:	6828      	ldr	r0, [r5, #0]
 8012606:	2301      	movs	r3, #1
 8012608:	4621      	mov	r1, r4
 801260a:	f10d 0207 	add.w	r2, sp, #7
 801260e:	47b8      	blx	r7
 8012610:	b938      	cbnz	r0, 8012622 <inv_icm20948_write_single_mems_reg_core+0x46>
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);

	return result;
}
 8012612:	4630      	mov	r0, r6
 8012614:	b003      	add	sp, #12
 8012616:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
 8012618:	2600      	movs	r6, #0
 801261a:	e7f0      	b.n	80125fe <inv_icm20948_write_single_mems_reg_core+0x22>
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 801261c:	f066 0604 	orn	r6, r6, #4
 8012620:	e7f7      	b.n	8012612 <inv_icm20948_write_single_mems_reg_core+0x36>
 8012622:	f066 0602 	orn	r6, r6, #2
	return result;
 8012626:	e7f4      	b.n	8012612 <inv_icm20948_write_single_mems_reg_core+0x36>

08012628 <inv_msg_setup>:
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
	msg_level   = level;
	if (level < INV_MSG_LEVEL_OFF)
 8012628:	2800      	cmp	r0, #0
		msg_level = INV_MSG_LEVEL_OFF;
 801262a:	4b07      	ldr	r3, [pc, #28]	; (8012648 <inv_msg_setup+0x20>)
	if (level < INV_MSG_LEVEL_OFF)
 801262c:	db07      	blt.n	801263e <inv_msg_setup+0x16>
	else if (level > INV_MSG_LEVEL_MAX)
 801262e:	2806      	cmp	r0, #6
		msg_level = INV_MSG_LEVEL_MAX;
 8012630:	bfca      	itet	gt
 8012632:	2206      	movgt	r2, #6
	msg_level   = level;
 8012634:	6018      	strle	r0, [r3, #0]
		msg_level = INV_MSG_LEVEL_MAX;
 8012636:	601a      	strgt	r2, [r3, #0]
	msg_printer = printer;
 8012638:	4b04      	ldr	r3, [pc, #16]	; (801264c <inv_msg_setup+0x24>)
 801263a:	6019      	str	r1, [r3, #0]
}
 801263c:	4770      	bx	lr
		msg_level = INV_MSG_LEVEL_OFF;
 801263e:	2200      	movs	r2, #0
 8012640:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 8012642:	4b02      	ldr	r3, [pc, #8]	; (801264c <inv_msg_setup+0x24>)
 8012644:	6019      	str	r1, [r3, #0]
}
 8012646:	4770      	bx	lr
 8012648:	2000d8e8 	.word	0x2000d8e8
 801264c:	2000d8ec 	.word	0x2000d8ec

08012650 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
	if(level && level <= msg_level && msg_printer) {
 8012650:	b190      	cbz	r0, 8012678 <inv_msg+0x28>
{
 8012652:	b40e      	push	{r1, r2, r3}
	if(level && level <= msg_level && msg_printer) {
 8012654:	4a09      	ldr	r2, [pc, #36]	; (801267c <inv_msg+0x2c>)
{
 8012656:	b500      	push	{lr}
	if(level && level <= msg_level && msg_printer) {
 8012658:	6812      	ldr	r2, [r2, #0]
 801265a:	4282      	cmp	r2, r0
{
 801265c:	b082      	sub	sp, #8
	if(level && level <= msg_level && msg_printer) {
 801265e:	db06      	blt.n	801266e <inv_msg+0x1e>
 8012660:	4b07      	ldr	r3, [pc, #28]	; (8012680 <inv_msg+0x30>)
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	b11b      	cbz	r3, 801266e <inv_msg+0x1e>
		va_list ap;
		va_start(ap, str);
 8012666:	aa04      	add	r2, sp, #16
		msg_printer(level, str, ap);
 8012668:	9903      	ldr	r1, [sp, #12]
		va_start(ap, str);
 801266a:	9201      	str	r2, [sp, #4]
		msg_printer(level, str, ap);
 801266c:	4798      	blx	r3
		va_end(ap);
	}
}
 801266e:	b002      	add	sp, #8
 8012670:	f85d eb04 	ldr.w	lr, [sp], #4
 8012674:	b003      	add	sp, #12
 8012676:	4770      	bx	lr
 8012678:	4770      	bx	lr
 801267a:	bf00      	nop
 801267c:	2000d8e8 	.word	0x2000d8e8
 8012680:	2000d8ec 	.word	0x2000d8ec

08012684 <ILI9341_SetAddressWindow>:
        buff += chunk_size;
        buff_size -= chunk_size;
    }
}

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8012684:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012688:	b083      	sub	sp, #12
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 801268a:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801275c <ILI9341_SetAddressWindow+0xd8>
 801268e:	272a      	movs	r7, #42	; 0x2a
 8012690:	f88d 7004 	strb.w	r7, [sp, #4]
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012694:	4f30      	ldr	r7, [pc, #192]	; (8012758 <ILI9341_SetAddressWindow+0xd4>)
static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8012696:	4606      	mov	r6, r0
 8012698:	460c      	mov	r4, r1
 801269a:	4615      	mov	r5, r2
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 801269c:	4640      	mov	r0, r8
 801269e:	2200      	movs	r2, #0
 80126a0:	2102      	movs	r1, #2
static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80126a2:	4699      	mov	r9, r3
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80126a4:	f7f1 f9f2 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80126a8:	f04f 33ff 	mov.w	r3, #4294967295
 80126ac:	a901      	add	r1, sp, #4
 80126ae:	2201      	movs	r2, #1
 80126b0:	4638      	mov	r0, r7
 80126b2:	f7f3 fa67 	bl	8005b84 <HAL_SPI_Transmit>
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 80126b6:	f88d 6005 	strb.w	r6, [sp, #5]
 80126ba:	f88d 5007 	strb.w	r5, [sp, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80126be:	4640      	mov	r0, r8
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 80126c0:	0a36      	lsrs	r6, r6, #8
 80126c2:	0a2d      	lsrs	r5, r5, #8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80126c4:	2201      	movs	r2, #1
 80126c6:	2102      	movs	r1, #2
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 80126c8:	f88d 6004 	strb.w	r6, [sp, #4]
 80126cc:	f88d 5006 	strb.w	r5, [sp, #6]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80126d0:	f7f1 f9dc 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80126d4:	2204      	movs	r2, #4
 80126d6:	eb0d 0102 	add.w	r1, sp, r2
 80126da:	f04f 33ff 	mov.w	r3, #4294967295
 80126de:	4638      	mov	r0, r7
 80126e0:	f7f3 fa50 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80126e4:	4640      	mov	r0, r8
 80126e6:	232b      	movs	r3, #43	; 0x2b
 80126e8:	2200      	movs	r2, #0
 80126ea:	2102      	movs	r1, #2
 80126ec:	f88d 3004 	strb.w	r3, [sp, #4]
 80126f0:	f7f1 f9cc 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80126f4:	a901      	add	r1, sp, #4
 80126f6:	f04f 33ff 	mov.w	r3, #4294967295
 80126fa:	2201      	movs	r2, #1
 80126fc:	4638      	mov	r0, r7
 80126fe:	f7f3 fa41 	bl	8005b84 <HAL_SPI_Transmit>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012702:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8012706:	f88d 4005 	strb.w	r4, [sp, #5]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801270a:	4640      	mov	r0, r8
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 801270c:	0a24      	lsrs	r4, r4, #8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801270e:	2201      	movs	r2, #1
 8012710:	2102      	movs	r1, #2
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012712:	f88d 3006 	strb.w	r3, [sp, #6]
 8012716:	f88d 4004 	strb.w	r4, [sp, #4]
 801271a:	f88d 9007 	strb.w	r9, [sp, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801271e:	f7f1 f9b5 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012722:	2204      	movs	r2, #4
 8012724:	eb0d 0102 	add.w	r1, sp, r2
 8012728:	f04f 33ff 	mov.w	r3, #4294967295
 801272c:	4638      	mov	r0, r7
 801272e:	f7f3 fa29 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012732:	4640      	mov	r0, r8
 8012734:	232c      	movs	r3, #44	; 0x2c
 8012736:	2200      	movs	r2, #0
 8012738:	2102      	movs	r1, #2
 801273a:	f88d 3004 	strb.w	r3, [sp, #4]
 801273e:	f7f1 f9a5 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012742:	f04f 33ff 	mov.w	r3, #4294967295
 8012746:	2201      	movs	r2, #1
 8012748:	a901      	add	r1, sp, #4
 801274a:	4638      	mov	r0, r7
 801274c:	f7f3 fa1a 	bl	8005b84 <HAL_SPI_Transmit>
        ILI9341_WriteData(data, sizeof(data));
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
}
 8012750:	b003      	add	sp, #12
 8012752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012756:	bf00      	nop
 8012758:	20001360 	.word	0x20001360
 801275c:	48000400 	.word	0x48000400

08012760 <ILI9341_Unselect>:
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012760:	4802      	ldr	r0, [pc, #8]	; (801276c <ILI9341_Unselect+0xc>)
 8012762:	2201      	movs	r2, #1
 8012764:	2140      	movs	r1, #64	; 0x40
 8012766:	f7f1 b991 	b.w	8003a8c <HAL_GPIO_WritePin>
 801276a:	bf00      	nop
 801276c:	48000400 	.word	0x48000400

08012770 <ILI9341_Init>:

void ILI9341_Init() {
 8012770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012774:	4df9      	ldr	r5, [pc, #996]	; (8012b5c <ILI9341_Init+0x3ec>)
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012776:	4efa      	ldr	r6, [pc, #1000]	; (8012b60 <ILI9341_Init+0x3f0>)
    HAL_Delay(1000);
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8012778:	f8df 83f0 	ldr.w	r8, [pc, #1008]	; 8012b6c <ILI9341_Init+0x3fc>
void ILI9341_Init() {
 801277c:	b084      	sub	sp, #16
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 801277e:	4628      	mov	r0, r5
 8012780:	2200      	movs	r2, #0
 8012782:	2140      	movs	r1, #64	; 0x40
 8012784:	f7f1 f982 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8012788:	2200      	movs	r2, #0
 801278a:	2101      	movs	r1, #1
 801278c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012790:	f7f1 f97c 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8012794:	2005      	movs	r0, #5
 8012796:	f7ef ffab 	bl	80026f0 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 801279a:	2201      	movs	r2, #1
 801279c:	4611      	mov	r1, r2
 801279e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80127a2:	4614      	mov	r4, r2
 80127a4:	f7f1 f972 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80127a8:	4628      	mov	r0, r5
 80127aa:	2200      	movs	r2, #0
 80127ac:	2102      	movs	r1, #2
 80127ae:	f88d 4000 	strb.w	r4, [sp]
 80127b2:	f7f1 f96b 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80127b6:	4622      	mov	r2, r4
 80127b8:	4669      	mov	r1, sp
 80127ba:	f04f 33ff 	mov.w	r3, #4294967295
 80127be:	4630      	mov	r0, r6
 80127c0:	f7f3 f9e0 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_Delay(1000);
 80127c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80127c8:	f7ef ff92 	bl	80026f0 <HAL_Delay>
    ILI9341_WriteCommand(0xCB);
 80127cc:	23cb      	movs	r3, #203	; 0xcb
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80127ce:	4628      	mov	r0, r5
 80127d0:	2200      	movs	r2, #0
 80127d2:	2102      	movs	r1, #2
 80127d4:	f88d 3000 	strb.w	r3, [sp]
 80127d8:	f7f1 f958 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80127dc:	f04f 33ff 	mov.w	r3, #4294967295
 80127e0:	4622      	mov	r2, r4
 80127e2:	4669      	mov	r1, sp
 80127e4:	4630      	mov	r0, r6
 80127e6:	f7f3 f9cd 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 80127ea:	e898 0003 	ldmia.w	r8, {r0, r1}
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80127ee:	4622      	mov	r2, r4
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 80127f0:	9000      	str	r0, [sp, #0]
 80127f2:	f88d 1004 	strb.w	r1, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80127f6:	4628      	mov	r0, r5
 80127f8:	2102      	movs	r1, #2
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
    {
        uint8_t data[] = { 0x00, 0x00 };
 80127fa:	2700      	movs	r7, #0
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80127fc:	f7f1 f946 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012800:	4669      	mov	r1, sp
 8012802:	f04f 33ff 	mov.w	r3, #4294967295
 8012806:	2205      	movs	r2, #5
 8012808:	4630      	mov	r0, r6
 801280a:	f7f3 f9bb 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 801280e:	463a      	mov	r2, r7
 8012810:	4628      	mov	r0, r5
 8012812:	23cf      	movs	r3, #207	; 0xcf
 8012814:	2102      	movs	r1, #2
 8012816:	f88d 3000 	strb.w	r3, [sp]
 801281a:	f7f1 f937 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 801281e:	4622      	mov	r2, r4
 8012820:	4669      	mov	r1, sp
 8012822:	f04f 33ff 	mov.w	r3, #4294967295
 8012826:	4630      	mov	r0, r6
 8012828:	f7f3 f9ac 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 801282c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012830:	f8ad 3000 	strh.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012834:	4622      	mov	r2, r4
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8012836:	0c1b      	lsrs	r3, r3, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012838:	4628      	mov	r0, r5
 801283a:	2102      	movs	r1, #2
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 801283c:	f88d 3002 	strb.w	r3, [sp, #2]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012840:	f7f1 f924 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012844:	f04f 33ff 	mov.w	r3, #4294967295
 8012848:	4669      	mov	r1, sp
 801284a:	2203      	movs	r2, #3
 801284c:	4630      	mov	r0, r6
 801284e:	f7f3 f999 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0xE8);
 8012852:	f04f 09e8 	mov.w	r9, #232	; 0xe8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012856:	463a      	mov	r2, r7
 8012858:	4628      	mov	r0, r5
 801285a:	2102      	movs	r1, #2
 801285c:	f88d 9000 	strb.w	r9, [sp]
 8012860:	f7f1 f914 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012864:	4622      	mov	r2, r4
 8012866:	4669      	mov	r1, sp
 8012868:	f04f 33ff 	mov.w	r3, #4294967295
 801286c:	4630      	mov	r0, r6
 801286e:	f7f3 f989 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8012872:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012876:	f8ad 3000 	strh.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801287a:	4622      	mov	r2, r4
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 801287c:	0c1b      	lsrs	r3, r3, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801287e:	4628      	mov	r0, r5
 8012880:	2102      	movs	r1, #2
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8012882:	f88d 3002 	strb.w	r3, [sp, #2]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012886:	f7f1 f901 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 801288a:	4669      	mov	r1, sp
 801288c:	f04f 33ff 	mov.w	r3, #4294967295
 8012890:	2203      	movs	r2, #3
 8012892:	4630      	mov	r0, r6
 8012894:	f7f3 f976 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012898:	463a      	mov	r2, r7
 801289a:	4628      	mov	r0, r5
 801289c:	23ea      	movs	r3, #234	; 0xea
 801289e:	2102      	movs	r1, #2
 80128a0:	f88d 3000 	strb.w	r3, [sp]
 80128a4:	f7f1 f8f2 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80128a8:	f04f 33ff 	mov.w	r3, #4294967295
 80128ac:	4622      	mov	r2, r4
 80128ae:	4669      	mov	r1, sp
 80128b0:	4630      	mov	r0, r6
 80128b2:	f7f3 f967 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80128b6:	4622      	mov	r2, r4
 80128b8:	4628      	mov	r0, r5
 80128ba:	2102      	movs	r1, #2
        uint8_t data[] = { 0x00, 0x00 };
 80128bc:	f8ad 7000 	strh.w	r7, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80128c0:	f7f1 f8e4 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80128c4:	4669      	mov	r1, sp
 80128c6:	f04f 33ff 	mov.w	r3, #4294967295
 80128ca:	2202      	movs	r2, #2
 80128cc:	4630      	mov	r0, r6
 80128ce:	f7f3 f959 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80128d2:	463a      	mov	r2, r7
 80128d4:	4628      	mov	r0, r5
 80128d6:	23ed      	movs	r3, #237	; 0xed
 80128d8:	2102      	movs	r1, #2
 80128da:	f88d 3000 	strb.w	r3, [sp]
 80128de:	f7f1 f8d5 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80128e2:	4622      	mov	r2, r4
 80128e4:	4669      	mov	r1, sp
 80128e6:	f04f 33ff 	mov.w	r3, #4294967295
 80128ea:	4630      	mov	r0, r6
 80128ec:	f7f3 f94a 	bl	8005b84 <HAL_SPI_Transmit>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 80128f0:	4b9c      	ldr	r3, [pc, #624]	; (8012b64 <ILI9341_Init+0x3f4>)
 80128f2:	9300      	str	r3, [sp, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80128f4:	4622      	mov	r2, r4
 80128f6:	4628      	mov	r0, r5
 80128f8:	2102      	movs	r1, #2
 80128fa:	f7f1 f8c7 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80128fe:	4669      	mov	r1, sp
 8012900:	f04f 33ff 	mov.w	r3, #4294967295
 8012904:	2204      	movs	r2, #4
 8012906:	4630      	mov	r0, r6
 8012908:	f7f3 f93c 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 801290c:	463a      	mov	r2, r7
 801290e:	4628      	mov	r0, r5
 8012910:	23f7      	movs	r3, #247	; 0xf7
 8012912:	2102      	movs	r1, #2
 8012914:	f88d 3000 	strb.w	r3, [sp]
 8012918:	f7f1 f8b8 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 801291c:	4622      	mov	r2, r4
 801291e:	4669      	mov	r1, sp
 8012920:	f04f 33ff 	mov.w	r3, #4294967295
 8012924:	4630      	mov	r0, r6
 8012926:	f7f3 f92d 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801292a:	4622      	mov	r2, r4
 801292c:	4628      	mov	r0, r5
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
    {
        uint8_t data[] = { 0x20 };
 801292e:	2320      	movs	r3, #32
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012930:	2102      	movs	r1, #2
        uint8_t data[] = { 0x20 };
 8012932:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012936:	f7f1 f8a9 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 801293a:	4622      	mov	r2, r4
 801293c:	4669      	mov	r1, sp
 801293e:	f04f 33ff 	mov.w	r3, #4294967295
 8012942:	4630      	mov	r0, r6
 8012944:	f7f3 f91e 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012948:	463a      	mov	r2, r7
 801294a:	4628      	mov	r0, r5
 801294c:	23c0      	movs	r3, #192	; 0xc0
 801294e:	2102      	movs	r1, #2
 8012950:	f88d 3000 	strb.w	r3, [sp]
 8012954:	f7f1 f89a 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012958:	4622      	mov	r2, r4
 801295a:	4669      	mov	r1, sp
 801295c:	f04f 33ff 	mov.w	r3, #4294967295
 8012960:	4630      	mov	r0, r6
 8012962:	f7f3 f90f 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012966:	4622      	mov	r2, r4
 8012968:	4628      	mov	r0, r5
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
    {
        uint8_t data[] = { 0x23 };
 801296a:	2323      	movs	r3, #35	; 0x23
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801296c:	2102      	movs	r1, #2
        uint8_t data[] = { 0x23 };
 801296e:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012972:	f7f1 f88b 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012976:	4622      	mov	r2, r4
 8012978:	4669      	mov	r1, sp
 801297a:	f04f 33ff 	mov.w	r3, #4294967295
 801297e:	4630      	mov	r0, r6
 8012980:	f7f3 f900 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012984:	463a      	mov	r2, r7
 8012986:	4628      	mov	r0, r5
 8012988:	23c1      	movs	r3, #193	; 0xc1
 801298a:	2102      	movs	r1, #2
 801298c:	f88d 3000 	strb.w	r3, [sp]
 8012990:	f7f1 f87c 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012994:	4622      	mov	r2, r4
 8012996:	4669      	mov	r1, sp
 8012998:	f04f 33ff 	mov.w	r3, #4294967295
 801299c:	4630      	mov	r0, r6
 801299e:	f7f3 f8f1 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129a2:	4622      	mov	r2, r4
 80129a4:	4628      	mov	r0, r5
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
    {
        uint8_t data[] = { 0x10 };
 80129a6:	2310      	movs	r3, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129a8:	2102      	movs	r1, #2
        uint8_t data[] = { 0x10 };
 80129aa:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129ae:	f7f1 f86d 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80129b2:	4622      	mov	r2, r4
 80129b4:	4669      	mov	r1, sp
 80129b6:	f04f 33ff 	mov.w	r3, #4294967295
 80129ba:	4630      	mov	r0, r6
 80129bc:	f7f3 f8e2 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80129c0:	463a      	mov	r2, r7
 80129c2:	4628      	mov	r0, r5
 80129c4:	23c5      	movs	r3, #197	; 0xc5
 80129c6:	2102      	movs	r1, #2
 80129c8:	f88d 3000 	strb.w	r3, [sp]
 80129cc:	f7f1 f85e 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80129d0:	4622      	mov	r2, r4
 80129d2:	4669      	mov	r1, sp
 80129d4:	f04f 33ff 	mov.w	r3, #4294967295
 80129d8:	4630      	mov	r0, r6
 80129da:	f7f3 f8d3 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129de:	4622      	mov	r2, r4
 80129e0:	4628      	mov	r0, r5
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
    {
        uint8_t data[] = { 0x3E, 0x28 };
 80129e2:	f642 033e 	movw	r3, #10302	; 0x283e
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129e6:	2102      	movs	r1, #2
        uint8_t data[] = { 0x3E, 0x28 };
 80129e8:	f8ad 3000 	strh.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80129ec:	f7f1 f84e 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80129f0:	4669      	mov	r1, sp
 80129f2:	f04f 33ff 	mov.w	r3, #4294967295
 80129f6:	2202      	movs	r2, #2
 80129f8:	4630      	mov	r0, r6
 80129fa:	f7f3 f8c3 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80129fe:	463a      	mov	r2, r7
 8012a00:	4628      	mov	r0, r5
 8012a02:	23c7      	movs	r3, #199	; 0xc7
 8012a04:	2102      	movs	r1, #2
 8012a06:	f88d 3000 	strb.w	r3, [sp]
 8012a0a:	f7f1 f83f 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012a0e:	4622      	mov	r2, r4
 8012a10:	4669      	mov	r1, sp
 8012a12:	f04f 33ff 	mov.w	r3, #4294967295
 8012a16:	4630      	mov	r0, r6
 8012a18:	f7f3 f8b4 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a1c:	4622      	mov	r2, r4
 8012a1e:	4628      	mov	r0, r5
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
    {
        uint8_t data[] = { 0x86 };
 8012a20:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a22:	2102      	movs	r1, #2
        uint8_t data[] = { 0x86 };
 8012a24:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a28:	f7f1 f830 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a30:	4622      	mov	r2, r4
 8012a32:	4669      	mov	r1, sp
 8012a34:	4630      	mov	r0, r6
 8012a36:	f7f3 f8a5 	bl	8005b84 <HAL_SPI_Transmit>
        ILI9341_WriteData(data, sizeof(data));
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8012a3a:	f04f 0a36 	mov.w	sl, #54	; 0x36
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012a3e:	463a      	mov	r2, r7
 8012a40:	4628      	mov	r0, r5
 8012a42:	2102      	movs	r1, #2
 8012a44:	f88d a000 	strb.w	sl, [sp]
 8012a48:	f7f1 f820 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012a4c:	4622      	mov	r2, r4
 8012a4e:	4669      	mov	r1, sp
 8012a50:	f04f 33ff 	mov.w	r3, #4294967295
 8012a54:	4630      	mov	r0, r6
 8012a56:	f7f3 f895 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a5a:	4622      	mov	r2, r4
 8012a5c:	4628      	mov	r0, r5
    {
        uint8_t data[] = { 0x48 };
 8012a5e:	2348      	movs	r3, #72	; 0x48
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a60:	2102      	movs	r1, #2
        uint8_t data[] = { 0x48 };
 8012a62:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a66:	f7f1 f811 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012a6a:	4622      	mov	r2, r4
 8012a6c:	4669      	mov	r1, sp
 8012a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8012a72:	4630      	mov	r0, r6
 8012a74:	f7f3 f886 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012a78:	463a      	mov	r2, r7
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	233a      	movs	r3, #58	; 0x3a
 8012a7e:	2102      	movs	r1, #2
 8012a80:	f88d 3000 	strb.w	r3, [sp]
 8012a84:	f7f1 f802 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012a88:	4622      	mov	r2, r4
 8012a8a:	4669      	mov	r1, sp
 8012a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a90:	4630      	mov	r0, r6
 8012a92:	f7f3 f877 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a96:	4622      	mov	r2, r4
 8012a98:	4628      	mov	r0, r5
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
    {
        uint8_t data[] = { 0x55 };
 8012a9a:	2355      	movs	r3, #85	; 0x55
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012a9c:	2102      	movs	r1, #2
        uint8_t data[] = { 0x55 };
 8012a9e:	f88d 3000 	strb.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012aa2:	f7f0 fff3 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012aa6:	4622      	mov	r2, r4
 8012aa8:	4669      	mov	r1, sp
 8012aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8012aae:	4630      	mov	r0, r6
 8012ab0:	f7f3 f868 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012ab4:	463a      	mov	r2, r7
 8012ab6:	4628      	mov	r0, r5
 8012ab8:	23b1      	movs	r3, #177	; 0xb1
 8012aba:	2102      	movs	r1, #2
 8012abc:	f88d 3000 	strb.w	r3, [sp]
 8012ac0:	f7f0 ffe4 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012ac4:	4622      	mov	r2, r4
 8012ac6:	4669      	mov	r1, sp
 8012ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8012acc:	4630      	mov	r0, r6
 8012ace:	f7f3 f859 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ad2:	4622      	mov	r2, r4
 8012ad4:	4628      	mov	r0, r5
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
    {
        uint8_t data[] = { 0x00, 0x18 };
 8012ad6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ada:	2102      	movs	r1, #2
        uint8_t data[] = { 0x00, 0x18 };
 8012adc:	f8ad 3000 	strh.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ae0:	f7f0 ffd4 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012ae4:	4669      	mov	r1, sp
 8012ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8012aea:	2202      	movs	r2, #2
 8012aec:	4630      	mov	r0, r6
 8012aee:	f7f3 f849 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012af2:	463a      	mov	r2, r7
 8012af4:	4628      	mov	r0, r5
 8012af6:	23b6      	movs	r3, #182	; 0xb6
 8012af8:	2102      	movs	r1, #2
 8012afa:	f88d 3000 	strb.w	r3, [sp]
 8012afe:	f7f0 ffc5 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012b02:	4622      	mov	r2, r4
 8012b04:	4669      	mov	r1, sp
 8012b06:	f04f 33ff 	mov.w	r3, #4294967295
 8012b0a:	4630      	mov	r0, r6
 8012b0c:	f7f3 f83a 	bl	8005b84 <HAL_SPI_Transmit>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8012b10:	4b15      	ldr	r3, [pc, #84]	; (8012b68 <ILI9341_Init+0x3f8>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	f8ad 3000 	strh.w	r3, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012b18:	4622      	mov	r2, r4
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8012b1a:	0c1b      	lsrs	r3, r3, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012b1c:	4628      	mov	r0, r5
 8012b1e:	2102      	movs	r1, #2
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8012b20:	f88d 3002 	strb.w	r3, [sp, #2]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012b24:	f7f0 ffb2 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012b28:	4669      	mov	r1, sp
 8012b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8012b2e:	2203      	movs	r2, #3
 8012b30:	4630      	mov	r0, r6
 8012b32:	f7f3 f827 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012b36:	463a      	mov	r2, r7
 8012b38:	4628      	mov	r0, r5
 8012b3a:	23f2      	movs	r3, #242	; 0xf2
 8012b3c:	2102      	movs	r1, #2
 8012b3e:	f88d 3000 	strb.w	r3, [sp]
 8012b42:	f7f0 ffa3 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012b46:	f04f 33ff 	mov.w	r3, #4294967295
 8012b4a:	4622      	mov	r2, r4
 8012b4c:	4669      	mov	r1, sp
 8012b4e:	4630      	mov	r0, r6
 8012b50:	f7f3 f818 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012b54:	4622      	mov	r2, r4
 8012b56:	4628      	mov	r0, r5
 8012b58:	2102      	movs	r1, #2
 8012b5a:	e009      	b.n	8012b70 <ILI9341_Init+0x400>
 8012b5c:	48000400 	.word	0x48000400
 8012b60:	20001360 	.word	0x20001360
 8012b64:	81120364 	.word	0x81120364
 8012b68:	08021a70 	.word	0x08021a70
 8012b6c:	0801b590 	.word	0x0801b590
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
    {
        uint8_t data[] = { 0x00 };
 8012b70:	f88d 7000 	strb.w	r7, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012b74:	f7f0 ff8a 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012b78:	4622      	mov	r2, r4
 8012b7a:	4669      	mov	r1, sp
 8012b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8012b80:	4630      	mov	r0, r6
 8012b82:	f7f2 ffff 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012b86:	463a      	mov	r2, r7
 8012b88:	4628      	mov	r0, r5
 8012b8a:	2326      	movs	r3, #38	; 0x26
 8012b8c:	2102      	movs	r1, #2
 8012b8e:	f88d 3000 	strb.w	r3, [sp]
 8012b92:	f7f0 ff7b 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012b96:	f04f 33ff 	mov.w	r3, #4294967295
 8012b9a:	4622      	mov	r2, r4
 8012b9c:	4669      	mov	r1, sp
 8012b9e:	4630      	mov	r0, r6
 8012ba0:	f7f2 fff0 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ba4:	4622      	mov	r2, r4
 8012ba6:	4628      	mov	r0, r5
 8012ba8:	2102      	movs	r1, #2
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
    {
        uint8_t data[] = { 0x01 };
 8012baa:	f88d 4000 	strb.w	r4, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012bae:	f7f0 ff6d 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012bb2:	4622      	mov	r2, r4
 8012bb4:	4669      	mov	r1, sp
 8012bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8012bba:	4630      	mov	r0, r6
 8012bbc:	f7f2 ffe2 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012bc0:	463a      	mov	r2, r7
 8012bc2:	4628      	mov	r0, r5
 8012bc4:	23e0      	movs	r3, #224	; 0xe0
 8012bc6:	2102      	movs	r1, #2
 8012bc8:	f88d 3000 	strb.w	r3, [sp]
 8012bcc:	f7f0 ff5e 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012bd0:	4622      	mov	r2, r4
 8012bd2:	4669      	mov	r1, sp
 8012bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8012bd8:	4630      	mov	r0, r6
 8012bda:	f7f2 ffd3 	bl	8005b84 <HAL_SPI_Transmit>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8012bde:	4b41      	ldr	r3, [pc, #260]	; (8012ce4 <ILI9341_Init+0x574>)
 8012be0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012be2:	46ec      	mov	ip, sp
 8012be4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8012be8:	f82c 3b02 	strh.w	r3, [ip], #2
 8012bec:	0c1b      	lsrs	r3, r3, #16
 8012bee:	f88c 3000 	strb.w	r3, [ip]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012bf2:	4622      	mov	r2, r4
 8012bf4:	4628      	mov	r0, r5
 8012bf6:	2102      	movs	r1, #2
 8012bf8:	f7f0 ff48 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012bfc:	4669      	mov	r1, sp
 8012bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8012c02:	220f      	movs	r2, #15
 8012c04:	4630      	mov	r0, r6
 8012c06:	f7f2 ffbd 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012c0a:	463a      	mov	r2, r7
 8012c0c:	4628      	mov	r0, r5
 8012c0e:	23e1      	movs	r3, #225	; 0xe1
 8012c10:	2102      	movs	r1, #2
 8012c12:	f88d 3000 	strb.w	r3, [sp]
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8012c16:	f108 0810 	add.w	r8, r8, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012c1a:	f7f0 ff37 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012c1e:	4622      	mov	r2, r4
 8012c20:	4669      	mov	r1, sp
 8012c22:	f04f 33ff 	mov.w	r3, #4294967295
 8012c26:	4630      	mov	r0, r6
 8012c28:	f7f2 ffac 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8012c2c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8012c30:	46ec      	mov	ip, sp
 8012c32:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8012c36:	f82c 3b02 	strh.w	r3, [ip], #2
 8012c3a:	0c1b      	lsrs	r3, r3, #16
 8012c3c:	f88c 3000 	strb.w	r3, [ip]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012c40:	4622      	mov	r2, r4
 8012c42:	4628      	mov	r0, r5
 8012c44:	2102      	movs	r1, #2
 8012c46:	f7f0 ff21 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012c4a:	4669      	mov	r1, sp
 8012c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8012c50:	220f      	movs	r2, #15
 8012c52:	4630      	mov	r0, r6
 8012c54:	f7f2 ff96 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012c58:	463a      	mov	r2, r7
 8012c5a:	4628      	mov	r0, r5
 8012c5c:	2311      	movs	r3, #17
 8012c5e:	2102      	movs	r1, #2
 8012c60:	f88d 3000 	strb.w	r3, [sp]
 8012c64:	f7f0 ff12 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012c68:	4622      	mov	r2, r4
 8012c6a:	4669      	mov	r1, sp
 8012c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8012c70:	4630      	mov	r0, r6
 8012c72:	f7f2 ff87 	bl	8005b84 <HAL_SPI_Transmit>
        ILI9341_WriteData(data, sizeof(data));
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
    HAL_Delay(120);
 8012c76:	2078      	movs	r0, #120	; 0x78
 8012c78:	f7ef fd3a 	bl	80026f0 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012c7c:	463a      	mov	r2, r7
 8012c7e:	4628      	mov	r0, r5
 8012c80:	2329      	movs	r3, #41	; 0x29
 8012c82:	2102      	movs	r1, #2
 8012c84:	f88d 3000 	strb.w	r3, [sp]
 8012c88:	f7f0 ff00 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8012c90:	4622      	mov	r2, r4
 8012c92:	4669      	mov	r1, sp
 8012c94:	4630      	mov	r0, r6
 8012c96:	f7f2 ff75 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012c9a:	463a      	mov	r2, r7
 8012c9c:	4628      	mov	r0, r5
 8012c9e:	2102      	movs	r1, #2
 8012ca0:	f88d a000 	strb.w	sl, [sp]
 8012ca4:	f7f0 fef2 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8012cac:	4622      	mov	r2, r4
 8012cae:	4669      	mov	r1, sp
 8012cb0:	4630      	mov	r0, r6
 8012cb2:	f7f2 ff67 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012cb6:	4622      	mov	r2, r4
 8012cb8:	4628      	mov	r0, r5
 8012cba:	2102      	movs	r1, #2
    ILI9341_WriteCommand(0x29);

    // MADCTL
    ILI9341_WriteCommand(0x36);
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8012cbc:	f88d 9000 	strb.w	r9, [sp]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012cc0:	f7f0 fee4 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012cc4:	4669      	mov	r1, sp
 8012cc6:	4622      	mov	r2, r4
 8012cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8012ccc:	4630      	mov	r0, r6
 8012cce:	f7f2 ff59 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012cd2:	4622      	mov	r2, r4
 8012cd4:	2140      	movs	r1, #64	; 0x40
 8012cd6:	4628      	mov	r0, r5
        ILI9341_WriteData(data, sizeof(data));
    }

    ILI9341_Unselect();
}
 8012cd8:	b004      	add	sp, #16
 8012cda:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012cde:	f7f0 bed5 	b.w	8003a8c <HAL_GPIO_WritePin>
 8012ce2:	bf00      	nop
 8012ce4:	08021a74 	.word	0x08021a74

08012ce8 <ILI9341_SetOrientation>:

void ILI9341_SetOrientation(uint8_t orientation){
 8012ce8:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012cea:	4c17      	ldr	r4, [pc, #92]	; (8012d48 <ILI9341_SetOrientation+0x60>)
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012cec:	4e17      	ldr	r6, [pc, #92]	; (8012d4c <ILI9341_SetOrientation+0x64>)
void ILI9341_SetOrientation(uint8_t orientation){
 8012cee:	b082      	sub	sp, #8
 8012cf0:	4605      	mov	r5, r0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012cf2:	2200      	movs	r2, #0
 8012cf4:	4620      	mov	r0, r4
 8012cf6:	2140      	movs	r1, #64	; 0x40
 8012cf8:	f7f0 fec8 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	2336      	movs	r3, #54	; 0x36
 8012d00:	2200      	movs	r2, #0
 8012d02:	2102      	movs	r1, #2
 8012d04:	f88d 3004 	strb.w	r3, [sp, #4]
 8012d08:	f7f0 fec0 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d10:	a901      	add	r1, sp, #4
 8012d12:	2201      	movs	r2, #1
 8012d14:	4630      	mov	r0, r6
 8012d16:	f7f2 ff35 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012d1a:	4620      	mov	r0, r4
 8012d1c:	2201      	movs	r2, #1
 8012d1e:	2102      	movs	r1, #2
    ILI9341_Select();

    ILI9341_WriteCommand(0x36);
    {
        uint8_t data[] = { orientation };
 8012d20:	f88d 5004 	strb.w	r5, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012d24:	f7f0 feb2 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012d28:	a901      	add	r1, sp, #4
 8012d2a:	2201      	movs	r2, #1
 8012d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d30:	4630      	mov	r0, r6
 8012d32:	f7f2 ff27 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012d36:	2201      	movs	r2, #1
 8012d38:	2140      	movs	r1, #64	; 0x40
 8012d3a:	4620      	mov	r0, r4
        ILI9341_WriteData(data, sizeof(data));
    }

    ILI9341_Unselect();
}
 8012d3c:	b002      	add	sp, #8
 8012d3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012d42:	f7f0 bea3 	b.w	8003a8c <HAL_GPIO_WritePin>
 8012d46:	bf00      	nop
 8012d48:	48000400 	.word	0x48000400
 8012d4c:	20001360 	.word	0x20001360

08012d50 <ILI9341_WriteString>:
            }
        }
    }
}

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8012d50:	b082      	sub	sp, #8
 8012d52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d56:	b08f      	sub	sp, #60	; 0x3c
 8012d58:	4614      	mov	r4, r2
 8012d5a:	e9cd 1005 	strd	r1, r0, [sp, #20]
 8012d5e:	9319      	str	r3, [sp, #100]	; 0x64
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012d60:	487f      	ldr	r0, [pc, #508]	; (8012f60 <ILI9341_WriteString+0x210>)
void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8012d62:	f8bd b06c 	ldrh.w	fp, [sp, #108]	; 0x6c
 8012d66:	f8bd 9070 	ldrh.w	r9, [sp, #112]	; 0x70
 8012d6a:	b2de      	uxtb	r6, r3
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8012d72:	2140      	movs	r1, #64	; 0x40
 8012d74:	9304      	str	r3, [sp, #16]
 8012d76:	f7f0 fe89 	bl	8003a8c <HAL_GPIO_WritePin>
    ILI9341_Select();

    while(*str) {
 8012d7a:	7823      	ldrb	r3, [r4, #0]
 8012d7c:	9303      	str	r3, [sp, #12]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	f000 80dc 	beq.w	8012f3c <ILI9341_WriteString+0x1ec>
 8012d84:	1c63      	adds	r3, r4, #1
        if(x + font.width >= ILI9341_WIDTH) {
            x = 0;
            y += font.height;
 8012d86:	9a04      	ldr	r2, [sp, #16]
 8012d88:	9307      	str	r3, [sp, #28]
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8012d8a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8012d8e:	9301      	str	r3, [sp, #4]
            y += font.height;
 8012d90:	b293      	uxth	r3, r2
 8012d92:	930b      	str	r3, [sp, #44]	; 0x2c
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012d94:	1e53      	subs	r3, r2, #1
                uint8_t data[] = { color >> 8, color & 0xFF };
 8012d96:	ea4f 2a1b 	mov.w	sl, fp, lsr #8
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012d9a:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012d9c:	4c70      	ldr	r4, [pc, #448]	; (8012f60 <ILI9341_WriteString+0x210>)
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012d9e:	4d71      	ldr	r5, [pc, #452]	; (8012f64 <ILI9341_WriteString+0x214>)
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012da0:	9602      	str	r6, [sp, #8]
 8012da2:	465b      	mov	r3, fp
 8012da4:	46d3      	mov	fp, sl
 8012da6:	469a      	mov	sl, r3
        if(x + font.width >= ILI9341_WIDTH) {
 8012da8:	9b06      	ldr	r3, [sp, #24]
 8012daa:	9a02      	ldr	r2, [sp, #8]
 8012dac:	4413      	add	r3, r2
 8012dae:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8012db2:	f2c0 80cc 	blt.w	8012f4e <ILI9341_WriteString+0x1fe>
            y += font.height;
 8012db6:	9b05      	ldr	r3, [sp, #20]
 8012db8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012dba:	4413      	add	r3, r2
            if(y + font.height >= ILI9341_HEIGHT) {
 8012dbc:	9a04      	ldr	r2, [sp, #16]
            y += font.height;
 8012dbe:	b29b      	uxth	r3, r3
 8012dc0:	9305      	str	r3, [sp, #20]
            if(y + font.height >= ILI9341_HEIGHT) {
 8012dc2:	4413      	add	r3, r2
 8012dc4:	2bef      	cmp	r3, #239	; 0xef
 8012dc6:	f300 80b9 	bgt.w	8012f3c <ILI9341_WriteString+0x1ec>
                break;
            }

            if(*str == ' ') {
 8012dca:	9b03      	ldr	r3, [sp, #12]
 8012dcc:	2b20      	cmp	r3, #32
            x = 0;
 8012dce:	f04f 0300 	mov.w	r3, #0
            if(*str == ' ') {
 8012dd2:	f000 80c2 	beq.w	8012f5a <ILI9341_WriteString+0x20a>
 8012dd6:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8012dda:	9b02      	ldr	r3, [sp, #8]
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012ddc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012dde:	b29b      	uxth	r3, r3
 8012de0:	9306      	str	r3, [sp, #24]
 8012de2:	1e5f      	subs	r7, r3, #1
 8012de4:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012de6:	2200      	movs	r2, #0
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012de8:	eb03 0806 	add.w	r8, r3, r6
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012dec:	2102      	movs	r1, #2
 8012dee:	232a      	movs	r3, #42	; 0x2a
 8012df0:	4620      	mov	r0, r4
 8012df2:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8012df6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8012df8:	f7f0 fe48 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8012e00:	2201      	movs	r2, #1
 8012e02:	a90d      	add	r1, sp, #52	; 0x34
 8012e04:	4628      	mov	r0, r5
 8012e06:	f7f2 febd 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012e0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012e0c:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012e10:	b2bf      	uxth	r7, r7
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012e12:	9a08      	ldr	r2, [sp, #32]
 8012e14:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
 8012e18:	f88d 7037 	strb.w	r7, [sp, #55]	; 0x37
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012e1c:	2201      	movs	r2, #1
 8012e1e:	2102      	movs	r1, #2
 8012e20:	4620      	mov	r0, r4
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012e22:	0a3f      	lsrs	r7, r7, #8
 8012e24:	f88d 7036 	strb.w	r7, [sp, #54]	; 0x36
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012e28:	f7f0 fe30 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8012e30:	2204      	movs	r2, #4
 8012e32:	a90d      	add	r1, sp, #52	; 0x34
 8012e34:	4628      	mov	r0, r5
 8012e36:	f7f2 fea5 	bl	8005b84 <HAL_SPI_Transmit>
 8012e3a:	232b      	movs	r3, #43	; 0x2b
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	2102      	movs	r1, #2
 8012e40:	4620      	mov	r0, r4
 8012e42:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8012e46:	f7f0 fe21 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8012e4e:	2201      	movs	r2, #1
 8012e50:	a90d      	add	r1, sp, #52	; 0x34
 8012e52:	4628      	mov	r0, r5
 8012e54:	f7f2 fe96 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012e58:	9b05      	ldr	r3, [sp, #20]
 8012e5a:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8012e5e:	fa1f f888 	uxth.w	r8, r8
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012e62:	0a1b      	lsrs	r3, r3, #8
 8012e64:	f88d 8037 	strb.w	r8, [sp, #55]	; 0x37
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012e68:	2201      	movs	r2, #1
 8012e6a:	2102      	movs	r1, #2
 8012e6c:	4620      	mov	r0, r4
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012e6e:	ea4f 2818 	mov.w	r8, r8, lsr #8
 8012e72:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8012e76:	f88d 8036 	strb.w	r8, [sp, #54]	; 0x36
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012e7a:	f7f0 fe07 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8012e82:	2204      	movs	r2, #4
 8012e84:	a90d      	add	r1, sp, #52	; 0x34
 8012e86:	4628      	mov	r0, r5
 8012e88:	f7f2 fe7c 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0x2C); // RAMWR
 8012e8c:	232c      	movs	r3, #44	; 0x2c
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012e8e:	2200      	movs	r2, #0
 8012e90:	2102      	movs	r1, #2
 8012e92:	4620      	mov	r0, r4
 8012e94:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8012e98:	f7f0 fdf8 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012e9c:	2201      	movs	r2, #1
 8012e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8012ea2:	a90d      	add	r1, sp, #52	; 0x34
 8012ea4:	4628      	mov	r0, r5
 8012ea6:	f7f2 fe6d 	bl	8005b84 <HAL_SPI_Transmit>
    for(i = 0; i < font.height; i++) {
 8012eaa:	9a04      	ldr	r2, [sp, #16]
 8012eac:	2a00      	cmp	r2, #0
 8012eae:	d03d      	beq.n	8012f2c <ILI9341_WriteString+0x1dc>
        b = font.data[(ch - 32) * font.height + i];
 8012eb0:	9b03      	ldr	r3, [sp, #12]
 8012eb2:	3b20      	subs	r3, #32
 8012eb4:	fb02 f303 	mul.w	r3, r2, r3
 8012eb8:	9a02      	ldr	r2, [sp, #8]
 8012eba:	2a00      	cmp	r2, #0
 8012ebc:	d036      	beq.n	8012f2c <ILI9341_WriteString+0x1dc>
 8012ebe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012ec2:	3b01      	subs	r3, #1
 8012ec4:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8012ec8:	9303      	str	r3, [sp, #12]
    for(i = 0; i < font.height; i++) {
 8012eca:	2300      	movs	r3, #0
 8012ecc:	9302      	str	r3, [sp, #8]
 8012ece:	4616      	mov	r6, r2
        b = font.data[(ch - 32) * font.height + i];
 8012ed0:	9b03      	ldr	r3, [sp, #12]
 8012ed2:	f833 8f02 	ldrh.w	r8, [r3, #2]!
 8012ed6:	9303      	str	r3, [sp, #12]
        for(j = 0; j < font.width; j++) {
 8012ed8:	2700      	movs	r7, #0
 8012eda:	e00f      	b.n	8012efc <ILI9341_WriteString+0x1ac>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8012edc:	f88d b034 	strb.w	fp, [sp, #52]	; 0x34
 8012ee0:	f88d a035 	strb.w	sl, [sp, #53]	; 0x35
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ee4:	f7f0 fdd2 	bl	8003a8c <HAL_GPIO_WritePin>
        for(j = 0; j < font.width; j++) {
 8012ee8:	3701      	adds	r7, #1
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012eea:	f04f 33ff 	mov.w	r3, #4294967295
 8012eee:	2202      	movs	r2, #2
 8012ef0:	a90d      	add	r1, sp, #52	; 0x34
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	f7f2 fe46 	bl	8005b84 <HAL_SPI_Transmit>
        for(j = 0; j < font.width; j++) {
 8012ef8:	42b7      	cmp	r7, r6
 8012efa:	d010      	beq.n	8012f1e <ILI9341_WriteString+0x1ce>
            if((b << j) & 0x8000)  {
 8012efc:	fa08 f307 	lsl.w	r3, r8, r7
 8012f00:	041b      	lsls	r3, r3, #16
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012f02:	4620      	mov	r0, r4
 8012f04:	f04f 0201 	mov.w	r2, #1
 8012f08:	f04f 0102 	mov.w	r1, #2
            if((b << j) & 0x8000)  {
 8012f0c:	d4e6      	bmi.n	8012edc <ILI9341_WriteString+0x18c>
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8012f0e:	9b01      	ldr	r3, [sp, #4]
 8012f10:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012f14:	2201      	movs	r2, #1
 8012f16:	2102      	movs	r1, #2
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8012f18:	f88d 9035 	strb.w	r9, [sp, #53]	; 0x35
 8012f1c:	e7e2      	b.n	8012ee4 <ILI9341_WriteString+0x194>
    for(i = 0; i < font.height; i++) {
 8012f1e:	9b02      	ldr	r3, [sp, #8]
 8012f20:	9a04      	ldr	r2, [sp, #16]
 8012f22:	3301      	adds	r3, #1
 8012f24:	4293      	cmp	r3, r2
 8012f26:	9302      	str	r3, [sp, #8]
 8012f28:	d1d2      	bne.n	8012ed0 <ILI9341_WriteString+0x180>
 8012f2a:	9602      	str	r6, [sp, #8]
    while(*str) {
 8012f2c:	9b07      	ldr	r3, [sp, #28]
 8012f2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f32:	9203      	str	r2, [sp, #12]
 8012f34:	9307      	str	r3, [sp, #28]
 8012f36:	2a00      	cmp	r2, #0
 8012f38:	f47f af36 	bne.w	8012da8 <ILI9341_WriteString+0x58>
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012f3c:	4808      	ldr	r0, [pc, #32]	; (8012f60 <ILI9341_WriteString+0x210>)
 8012f3e:	2201      	movs	r2, #1
 8012f40:	2140      	movs	r1, #64	; 0x40
        x += font.width;
        str++;
    }

    ILI9341_Unselect();
}
 8012f42:	b00f      	add	sp, #60	; 0x3c
 8012f44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f48:	b002      	add	sp, #8
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8012f4a:	f7f0 bd9f 	b.w	8003a8c <HAL_GPIO_WritePin>
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012f4e:	9a06      	ldr	r2, [sp, #24]
 8012f50:	0a11      	lsrs	r1, r2, #8
 8012f52:	b2d2      	uxtb	r2, r2
 8012f54:	9109      	str	r1, [sp, #36]	; 0x24
 8012f56:	9208      	str	r2, [sp, #32]
 8012f58:	e740      	b.n	8012ddc <ILI9341_WriteString+0x8c>
            x = 0;
 8012f5a:	9306      	str	r3, [sp, #24]
                continue;
 8012f5c:	e7e6      	b.n	8012f2c <ILI9341_WriteString+0x1dc>
 8012f5e:	bf00      	nop
 8012f60:	48000400 	.word	0x48000400
 8012f64:	20001360 	.word	0x20001360

08012f68 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8012f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f6c:	b085      	sub	sp, #20
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8012f6e:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8012f72:	f8bd 8038 	ldrh.w	r8, [sp, #56]	; 0x38
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8012f76:	f080 809d 	bcs.w	80130b4 <ILI9341_FillRectangle+0x14c>
 8012f7a:	29ef      	cmp	r1, #239	; 0xef
 8012f7c:	460f      	mov	r7, r1
 8012f7e:	f200 8099 	bhi.w	80130b4 <ILI9341_FillRectangle+0x14c>
 8012f82:	461c      	mov	r4, r3
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8012f84:	1883      	adds	r3, r0, r2
 8012f86:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8012f8a:	4606      	mov	r6, r0
 8012f8c:	4615      	mov	r5, r2
 8012f8e:	f300 809c 	bgt.w	80130ca <ILI9341_FillRectangle+0x162>
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;

    ILI9341_Select();
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8012f92:	f102 39ff 	add.w	r9, r2, #4294967295
 8012f96:	4481      	add	r9, r0
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012f98:	f3c9 2b07 	ubfx	fp, r9, #8, #8
 8012f9c:	fa5f f989 	uxtb.w	r9, r9
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8012fa0:	193b      	adds	r3, r7, r4
 8012fa2:	2bf0      	cmp	r3, #240	; 0xf0
 8012fa4:	f300 8089 	bgt.w	80130ba <ILI9341_FillRectangle+0x152>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8012fa8:	1e63      	subs	r3, r4, #1
 8012faa:	443b      	add	r3, r7
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8012fac:	f3c3 2a07 	ubfx	sl, r3, #8, #8
 8012fb0:	b2db      	uxtb	r3, r3
 8012fb2:	9301      	str	r3, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8012fb4:	4849      	ldr	r0, [pc, #292]	; (80130dc <ILI9341_FillRectangle+0x174>)
 8012fb6:	2200      	movs	r2, #0
 8012fb8:	2140      	movs	r1, #64	; 0x40
 8012fba:	f7f0 fd67 	bl	8003a8c <HAL_GPIO_WritePin>
    ILI9341_WriteCommand(0x2A); // CASET
 8012fbe:	232a      	movs	r3, #42	; 0x2a
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8012fc0:	4846      	ldr	r0, [pc, #280]	; (80130dc <ILI9341_FillRectangle+0x174>)
 8012fc2:	f88d 300c 	strb.w	r3, [sp, #12]
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	2102      	movs	r1, #2
 8012fca:	f7f0 fd5f 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8012fce:	f04f 33ff 	mov.w	r3, #4294967295
 8012fd2:	2201      	movs	r2, #1
 8012fd4:	a903      	add	r1, sp, #12
 8012fd6:	4842      	ldr	r0, [pc, #264]	; (80130e0 <ILI9341_FillRectangle+0x178>)
 8012fd8:	f7f2 fdd4 	bl	8005b84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012fdc:	483f      	ldr	r0, [pc, #252]	; (80130dc <ILI9341_FillRectangle+0x174>)
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012fde:	f88d 600d 	strb.w	r6, [sp, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012fe2:	2201      	movs	r2, #1
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012fe4:	0a36      	lsrs	r6, r6, #8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012fe6:	2102      	movs	r1, #2
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8012fe8:	f88d 600c 	strb.w	r6, [sp, #12]
 8012fec:	f88d b00e 	strb.w	fp, [sp, #14]
 8012ff0:	f88d 900f 	strb.w	r9, [sp, #15]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8012ff4:	f7f0 fd4a 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8012ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8012ffc:	2204      	movs	r2, #4
 8012ffe:	a903      	add	r1, sp, #12
 8013000:	4837      	ldr	r0, [pc, #220]	; (80130e0 <ILI9341_FillRectangle+0x178>)
 8013002:	f7f2 fdbf 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0x2B); // RASET
 8013006:	232b      	movs	r3, #43	; 0x2b
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8013008:	4834      	ldr	r0, [pc, #208]	; (80130dc <ILI9341_FillRectangle+0x174>)
 801300a:	f88d 300c 	strb.w	r3, [sp, #12]
 801300e:	2200      	movs	r2, #0
 8013010:	2102      	movs	r1, #2
 8013012:	f7f0 fd3b 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8013016:	f04f 33ff 	mov.w	r3, #4294967295
 801301a:	2201      	movs	r2, #1
 801301c:	a903      	add	r1, sp, #12
 801301e:	4830      	ldr	r0, [pc, #192]	; (80130e0 <ILI9341_FillRectangle+0x178>)
 8013020:	f7f2 fdb0 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8013024:	2600      	movs	r6, #0
 8013026:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013028:	482c      	ldr	r0, [pc, #176]	; (80130dc <ILI9341_FillRectangle+0x174>)
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 801302a:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801302e:	2201      	movs	r2, #1
 8013030:	2102      	movs	r1, #2
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8013032:	f88d 700d 	strb.w	r7, [sp, #13]
 8013036:	f88d a00e 	strb.w	sl, [sp, #14]
 801303a:	f88d 600c 	strb.w	r6, [sp, #12]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801303e:	f7f0 fd25 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8013042:	f04f 33ff 	mov.w	r3, #4294967295
 8013046:	2204      	movs	r2, #4
 8013048:	a903      	add	r1, sp, #12
 801304a:	4825      	ldr	r0, [pc, #148]	; (80130e0 <ILI9341_FillRectangle+0x178>)
 801304c:	f7f2 fd9a 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0x2C); // RAMWR
 8013050:	232c      	movs	r3, #44	; 0x2c
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8013052:	4822      	ldr	r0, [pc, #136]	; (80130dc <ILI9341_FillRectangle+0x174>)
 8013054:	f88d 300c 	strb.w	r3, [sp, #12]
 8013058:	4632      	mov	r2, r6
 801305a:	2102      	movs	r1, #2
 801305c:	f7f0 fd16 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8013060:	f04f 33ff 	mov.w	r3, #4294967295
 8013064:	2201      	movs	r2, #1
 8013066:	a903      	add	r1, sp, #12
 8013068:	481d      	ldr	r0, [pc, #116]	; (80130e0 <ILI9341_FillRectangle+0x178>)
 801306a:	f7f2 fd8b 	bl	8005b84 <HAL_SPI_Transmit>

    uint8_t data[] = { color >> 8, color & 0xFF };
 801306e:	ea4f 2318 	mov.w	r3, r8, lsr #8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013072:	481a      	ldr	r0, [pc, #104]	; (80130dc <ILI9341_FillRectangle+0x174>)
    uint8_t data[] = { color >> 8, color & 0xFF };
 8013074:	f88d 300c 	strb.w	r3, [sp, #12]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013078:	2201      	movs	r2, #1
 801307a:	2102      	movs	r1, #2
    uint8_t data[] = { color >> 8, color & 0xFF };
 801307c:	f88d 800d 	strb.w	r8, [sp, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013080:	f7f0 fd04 	bl	8003a8c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8013084:	b18c      	cbz	r4, 80130aa <ILI9341_FillRectangle+0x142>
 8013086:	b185      	cbz	r5, 80130aa <ILI9341_FillRectangle+0x142>
        for(x = w; x > 0; x--) {
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8013088:	4f15      	ldr	r7, [pc, #84]	; (80130e0 <ILI9341_FillRectangle+0x178>)
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 801308a:	462e      	mov	r6, r5
        for(x = w; x > 0; x--) {
 801308c:	3e01      	subs	r6, #1
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 801308e:	f04f 33ff 	mov.w	r3, #4294967295
 8013092:	2202      	movs	r2, #2
 8013094:	a903      	add	r1, sp, #12
 8013096:	4638      	mov	r0, r7
        for(x = w; x > 0; x--) {
 8013098:	b2b6      	uxth	r6, r6
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 801309a:	f7f2 fd73 	bl	8005b84 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 801309e:	2e00      	cmp	r6, #0
 80130a0:	d1f4      	bne.n	801308c <ILI9341_FillRectangle+0x124>
    for(y = h; y > 0; y--) {
 80130a2:	3c01      	subs	r4, #1
 80130a4:	b2a4      	uxth	r4, r4
 80130a6:	2c00      	cmp	r4, #0
 80130a8:	d1ef      	bne.n	801308a <ILI9341_FillRectangle+0x122>
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 80130aa:	480c      	ldr	r0, [pc, #48]	; (80130dc <ILI9341_FillRectangle+0x174>)
 80130ac:	2201      	movs	r2, #1
 80130ae:	2140      	movs	r1, #64	; 0x40
 80130b0:	f7f0 fcec 	bl	8003a8c <HAL_GPIO_WritePin>
        }
    }

    ILI9341_Unselect();
}
 80130b4:	b005      	add	sp, #20
 80130b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 80130ba:	f1c7 04f0 	rsb	r4, r7, #240	; 0xf0
 80130be:	23ef      	movs	r3, #239	; 0xef
 80130c0:	b2a4      	uxth	r4, r4
 80130c2:	9301      	str	r3, [sp, #4]
 80130c4:	f04f 0a00 	mov.w	sl, #0
 80130c8:	e774      	b.n	8012fb4 <ILI9341_FillRectangle+0x4c>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 80130ca:	f5c0 75a0 	rsb	r5, r0, #320	; 0x140
 80130ce:	b2ad      	uxth	r5, r5
 80130d0:	f04f 093f 	mov.w	r9, #63	; 0x3f
 80130d4:	f04f 0b01 	mov.w	fp, #1
 80130d8:	e762      	b.n	8012fa0 <ILI9341_FillRectangle+0x38>
 80130da:	bf00      	nop
 80130dc:	48000400 	.word	0x48000400
 80130e0:	20001360 	.word	0x20001360

080130e4 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 80130e4:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 80130e6:	2200      	movs	r2, #0
void ILI9341_FillScreen(uint16_t color) {
 80130e8:	b082      	sub	sp, #8
 80130ea:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 80130ec:	2140      	movs	r1, #64	; 0x40
 80130ee:	4839      	ldr	r0, [pc, #228]	; (80131d4 <ILI9341_FillScreen+0xf0>)
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80130f0:	4d39      	ldr	r5, [pc, #228]	; (80131d8 <ILI9341_FillScreen+0xf4>)
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 80130f2:	f7f0 fccb 	bl	8003a8c <HAL_GPIO_WritePin>
    ILI9341_WriteCommand(0x2A); // CASET
 80130f6:	232a      	movs	r3, #42	; 0x2a
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80130f8:	4836      	ldr	r0, [pc, #216]	; (80131d4 <ILI9341_FillScreen+0xf0>)
 80130fa:	f88d 3004 	strb.w	r3, [sp, #4]
 80130fe:	2200      	movs	r2, #0
 8013100:	2102      	movs	r1, #2
 8013102:	f7f0 fcc3 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8013106:	f04f 33ff 	mov.w	r3, #4294967295
 801310a:	2201      	movs	r2, #1
 801310c:	a901      	add	r1, sp, #4
 801310e:	4832      	ldr	r0, [pc, #200]	; (80131d8 <ILI9341_FillScreen+0xf4>)
 8013110:	f7f2 fd38 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8013114:	4b31      	ldr	r3, [pc, #196]	; (80131dc <ILI9341_FillScreen+0xf8>)
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013116:	482f      	ldr	r0, [pc, #188]	; (80131d4 <ILI9341_FillScreen+0xf0>)
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8013118:	9301      	str	r3, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801311a:	2201      	movs	r2, #1
 801311c:	2102      	movs	r1, #2
 801311e:	f7f0 fcb5 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8013122:	2204      	movs	r2, #4
 8013124:	eb0d 0102 	add.w	r1, sp, r2
 8013128:	f04f 33ff 	mov.w	r3, #4294967295
 801312c:	482a      	ldr	r0, [pc, #168]	; (80131d8 <ILI9341_FillScreen+0xf4>)
 801312e:	f7f2 fd29 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0x2B); // RASET
 8013132:	232b      	movs	r3, #43	; 0x2b
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8013134:	4827      	ldr	r0, [pc, #156]	; (80131d4 <ILI9341_FillScreen+0xf0>)
 8013136:	f88d 3004 	strb.w	r3, [sp, #4]
 801313a:	2200      	movs	r2, #0
 801313c:	2102      	movs	r1, #2
 801313e:	f7f0 fca5 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8013142:	f04f 33ff 	mov.w	r3, #4294967295
 8013146:	2201      	movs	r2, #1
 8013148:	a901      	add	r1, sp, #4
 801314a:	4823      	ldr	r0, [pc, #140]	; (80131d8 <ILI9341_FillScreen+0xf4>)
 801314c:	f7f2 fd1a 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8013150:	f04f 436f 	mov.w	r3, #4009754624	; 0xef000000
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013154:	481f      	ldr	r0, [pc, #124]	; (80131d4 <ILI9341_FillScreen+0xf0>)
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8013156:	9301      	str	r3, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013158:	2201      	movs	r2, #1
 801315a:	2102      	movs	r1, #2
 801315c:	f7f0 fc96 	bl	8003a8c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8013160:	2204      	movs	r2, #4
 8013162:	eb0d 0102 	add.w	r1, sp, r2
 8013166:	f04f 33ff 	mov.w	r3, #4294967295
 801316a:	481b      	ldr	r0, [pc, #108]	; (80131d8 <ILI9341_FillScreen+0xf4>)
 801316c:	f7f2 fd0a 	bl	8005b84 <HAL_SPI_Transmit>
    ILI9341_WriteCommand(0x2C); // RAMWR
 8013170:	232c      	movs	r3, #44	; 0x2c
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8013172:	4818      	ldr	r0, [pc, #96]	; (80131d4 <ILI9341_FillScreen+0xf0>)
 8013174:	f88d 3004 	strb.w	r3, [sp, #4]
 8013178:	2200      	movs	r2, #0
 801317a:	2102      	movs	r1, #2
 801317c:	f7f0 fc86 	bl	8003a8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8013180:	f04f 33ff 	mov.w	r3, #4294967295
 8013184:	2201      	movs	r2, #1
 8013186:	a901      	add	r1, sp, #4
 8013188:	4813      	ldr	r0, [pc, #76]	; (80131d8 <ILI9341_FillScreen+0xf4>)
 801318a:	f7f2 fcfb 	bl	8005b84 <HAL_SPI_Transmit>
    uint8_t data[] = { color >> 8, color & 0xFF };
 801318e:	0a23      	lsrs	r3, r4, #8
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013190:	4810      	ldr	r0, [pc, #64]	; (80131d4 <ILI9341_FillScreen+0xf0>)
    uint8_t data[] = { color >> 8, color & 0xFF };
 8013192:	f88d 3004 	strb.w	r3, [sp, #4]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013196:	2201      	movs	r2, #1
 8013198:	2102      	movs	r1, #2
    uint8_t data[] = { color >> 8, color & 0xFF };
 801319a:	f88d 4005 	strb.w	r4, [sp, #5]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 801319e:	f7f0 fc75 	bl	8003a8c <HAL_GPIO_WritePin>
 80131a2:	26f0      	movs	r6, #240	; 0xf0
void ILI9341_FillScreen(uint16_t color) {
 80131a4:	f44f 74a0 	mov.w	r4, #320	; 0x140
        for(x = w; x > 0; x--) {
 80131a8:	3c01      	subs	r4, #1
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80131aa:	f04f 33ff 	mov.w	r3, #4294967295
 80131ae:	2202      	movs	r2, #2
 80131b0:	a901      	add	r1, sp, #4
 80131b2:	4628      	mov	r0, r5
        for(x = w; x > 0; x--) {
 80131b4:	b2a4      	uxth	r4, r4
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80131b6:	f7f2 fce5 	bl	8005b84 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80131ba:	2c00      	cmp	r4, #0
 80131bc:	d1f4      	bne.n	80131a8 <ILI9341_FillScreen+0xc4>
    for(y = h; y > 0; y--) {
 80131be:	3e01      	subs	r6, #1
 80131c0:	b2b6      	uxth	r6, r6
 80131c2:	2e00      	cmp	r6, #0
 80131c4:	d1ee      	bne.n	80131a4 <ILI9341_FillScreen+0xc0>
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 80131c6:	4803      	ldr	r0, [pc, #12]	; (80131d4 <ILI9341_FillScreen+0xf0>)
 80131c8:	2201      	movs	r2, #1
 80131ca:	2140      	movs	r1, #64	; 0x40
 80131cc:	f7f0 fc5e 	bl	8003a8c <HAL_GPIO_WritePin>
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
}
 80131d0:	b002      	add	sp, #8
 80131d2:	bd70      	pop	{r4, r5, r6, pc}
 80131d4:	48000400 	.word	0x48000400
 80131d8:	20001360 	.word	0x20001360
 80131dc:	3f010000 	.word	0x3f010000

080131e0 <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80131e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80131e4:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80131e8:	9e06      	ldr	r6, [sp, #24]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80131ea:	d20d      	bcs.n	8013208 <ILI9341_DrawImage+0x28>
 80131ec:	29ef      	cmp	r1, #239	; 0xef
 80131ee:	460d      	mov	r5, r1
 80131f0:	d80a      	bhi.n	8013208 <ILI9341_DrawImage+0x28>
 80131f2:	4698      	mov	r8, r3
    if((x + w - 1) >= ILI9341_WIDTH) return;
 80131f4:	1883      	adds	r3, r0, r2
 80131f6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80131fa:	4607      	mov	r7, r0
 80131fc:	4614      	mov	r4, r2
 80131fe:	dc03      	bgt.n	8013208 <ILI9341_DrawImage+0x28>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8013200:	eb01 0308 	add.w	r3, r1, r8
 8013204:	2bf0      	cmp	r3, #240	; 0xf0
 8013206:	dd01      	ble.n	801320c <ILI9341_DrawImage+0x2c>

    ILI9341_Select();
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
    ILI9341_Unselect();
}
 8013208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 801320c:	4818      	ldr	r0, [pc, #96]	; (8013270 <ILI9341_DrawImage+0x90>)
 801320e:	2200      	movs	r2, #0
 8013210:	2140      	movs	r1, #64	; 0x40
 8013212:	f7f0 fc3b 	bl	8003a8c <HAL_GPIO_WritePin>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8013216:	1e62      	subs	r2, r4, #1
 8013218:	f108 33ff 	add.w	r3, r8, #4294967295
 801321c:	442b      	add	r3, r5
 801321e:	443a      	add	r2, r7
 8013220:	4629      	mov	r1, r5
 8013222:	b292      	uxth	r2, r2
 8013224:	4638      	mov	r0, r7
 8013226:	b29b      	uxth	r3, r3
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8013228:	fb08 f404 	mul.w	r4, r8, r4
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 801322c:	f7ff fa2a 	bl	8012684 <ILI9341_SetAddressWindow>
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8013230:	0064      	lsls	r4, r4, #1
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8013232:	480f      	ldr	r0, [pc, #60]	; (8013270 <ILI9341_DrawImage+0x90>)
 8013234:	2201      	movs	r2, #1
 8013236:	2102      	movs	r1, #2
 8013238:	f7f0 fc28 	bl	8003a8c <HAL_GPIO_WritePin>
    while(buff_size > 0) {
 801323c:	b184      	cbz	r4, 8013260 <ILI9341_DrawImage+0x80>
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 801323e:	4f0d      	ldr	r7, [pc, #52]	; (8013274 <ILI9341_DrawImage+0x94>)
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8013240:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8013244:	4625      	mov	r5, r4
 8013246:	bf28      	it	cs
 8013248:	f44f 4500 	movcs.w	r5, #32768	; 0x8000
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 801324c:	4631      	mov	r1, r6
 801324e:	f04f 33ff 	mov.w	r3, #4294967295
 8013252:	b2aa      	uxth	r2, r5
 8013254:	4638      	mov	r0, r7
 8013256:	f7f2 fc95 	bl	8005b84 <HAL_SPI_Transmit>
    while(buff_size > 0) {
 801325a:	1b64      	subs	r4, r4, r5
        buff += chunk_size;
 801325c:	442e      	add	r6, r5
    while(buff_size > 0) {
 801325e:	d1ef      	bne.n	8013240 <ILI9341_DrawImage+0x60>
}
 8013260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8013264:	4802      	ldr	r0, [pc, #8]	; (8013270 <ILI9341_DrawImage+0x90>)
 8013266:	2201      	movs	r2, #1
 8013268:	2140      	movs	r1, #64	; 0x40
 801326a:	f7f0 bc0f 	b.w	8003a8c <HAL_GPIO_WritePin>
 801326e:	bf00      	nop
 8013270:	48000400 	.word	0x48000400
 8013274:	20001360 	.word	0x20001360

08013278 <ILI9341_TouchUnselect>:
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
}

void ILI9341_TouchUnselect() {
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 8013278:	2201      	movs	r2, #1
void ILI9341_TouchUnselect() {
 801327a:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 801327c:	4611      	mov	r1, r2
 801327e:	4806      	ldr	r0, [pc, #24]	; (8013298 <ILI9341_TouchUnselect+0x20>)
 8013280:	f7f0 fc04 	bl	8003a8c <HAL_GPIO_WritePin>
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 8013284:	4b05      	ldr	r3, [pc, #20]	; (801329c <ILI9341_TouchUnselect+0x24>)
 8013286:	681a      	ldr	r2, [r3, #0]
 8013288:	6813      	ldr	r3, [r2, #0]
 801328a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 801328e:	f043 0308 	orr.w	r3, r3, #8
 8013292:	6013      	str	r3, [r2, #0]
}
 8013294:	bd08      	pop	{r3, pc}
 8013296:	bf00      	nop
 8013298:	48000400 	.word	0x48000400
 801329c:	20001360 	.word	0x20001360

080132a0 <ILI9341_TouchPressed>:

bool ILI9341_TouchPressed() {
 80132a0:	b508      	push	{r3, lr}
    return HAL_GPIO_ReadPin(ILI9341_TOUCH_IRQ_GPIO_Port, ILI9341_TOUCH_IRQ_Pin) == GPIO_PIN_RESET;
 80132a2:	2180      	movs	r1, #128	; 0x80
 80132a4:	4803      	ldr	r0, [pc, #12]	; (80132b4 <ILI9341_TouchPressed+0x14>)
 80132a6:	f7f0 fbeb 	bl	8003a80 <HAL_GPIO_ReadPin>
}
 80132aa:	fab0 f080 	clz	r0, r0
 80132ae:	0940      	lsrs	r0, r0, #5
 80132b0:	bd08      	pop	{r3, pc}
 80132b2:	bf00      	nop
 80132b4:	48000400 	.word	0x48000400

080132b8 <ILI9341_TouchGetCoordinates>:

bool ILI9341_TouchGetCoordinates(uint16_t* x, uint16_t* y) {
 80132b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
 80132bc:	4d51      	ldr	r5, [pc, #324]	; (8013404 <ILI9341_TouchGetCoordinates+0x14c>)
    return HAL_GPIO_ReadPin(ILI9341_TOUCH_IRQ_GPIO_Port, ILI9341_TOUCH_IRQ_Pin) == GPIO_PIN_RESET;
 80132be:	f8df a148 	ldr.w	sl, [pc, #328]	; 8013408 <ILI9341_TouchGetCoordinates+0x150>
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
 80132c2:	682a      	ldr	r2, [r5, #0]
        if(!ILI9341_TouchPressed())
            break;

        nsamples++;

        HAL_SPI_Transmit(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80132c4:	f8df 9154 	ldr.w	r9, [pc, #340]	; 801341c <ILI9341_TouchGetCoordinates+0x164>
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
 80132c8:	6813      	ldr	r3, [r2, #0]
bool ILI9341_TouchGetCoordinates(uint16_t* x, uint16_t* y) {
 80132ca:	b087      	sub	sp, #28
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
 80132cc:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80132d0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
bool ILI9341_TouchGetCoordinates(uint16_t* x, uint16_t* y) {
 80132d4:	9003      	str	r0, [sp, #12]
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_128);
 80132d6:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
 80132d8:	484b      	ldr	r0, [pc, #300]	; (8013408 <ILI9341_TouchGetCoordinates+0x150>)
bool ILI9341_TouchGetCoordinates(uint16_t* x, uint16_t* y) {
 80132da:	468b      	mov	fp, r1
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
 80132dc:	2200      	movs	r2, #0
 80132de:	2101      	movs	r1, #1
    uint32_t avg_y = 0;
 80132e0:	2700      	movs	r7, #0
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
 80132e2:	f7f0 fbd3 	bl	8003a8c <HAL_GPIO_WritePin>
 80132e6:	2420      	movs	r4, #32
    uint32_t avg_x = 0;
 80132e8:	46b8      	mov	r8, r7
 80132ea:	e023      	b.n	8013334 <ILI9341_TouchGetCoordinates+0x7c>
        HAL_SPI_Transmit(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80132ec:	f7f2 fc4a 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t y_raw[2];
        HAL_SPI_TransmitReceive(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80132f0:	4946      	ldr	r1, [pc, #280]	; (801340c <ILI9341_TouchGetCoordinates+0x154>)
 80132f2:	9600      	str	r6, [sp, #0]
 80132f4:	aa04      	add	r2, sp, #16
 80132f6:	2302      	movs	r3, #2
 80132f8:	4628      	mov	r0, r5
 80132fa:	f7f2 fda5 	bl	8005e48 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 80132fe:	4944      	ldr	r1, [pc, #272]	; (8013410 <ILI9341_TouchGetCoordinates+0x158>)
 8013300:	4633      	mov	r3, r6
 8013302:	2201      	movs	r2, #1
 8013304:	4628      	mov	r0, r5
 8013306:	f7f2 fc3d 	bl	8005b84 <HAL_SPI_Transmit>
        uint8_t x_raw[2];
        HAL_SPI_TransmitReceive(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 801330a:	2302      	movs	r3, #2
 801330c:	aa05      	add	r2, sp, #20
 801330e:	493f      	ldr	r1, [pc, #252]	; (801340c <ILI9341_TouchGetCoordinates+0x154>)
 8013310:	9600      	str	r6, [sp, #0]
 8013312:	4628      	mov	r0, r5
 8013314:	f7f2 fd98 	bl	8005e48 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 8013318:	f8bd 2014 	ldrh.w	r2, [sp, #20]
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 801331c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    for(uint8_t i = 0; i < SAMPLES; i++) {
 8013320:	4434      	add	r4, r6
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 8013322:	ba52      	rev16	r2, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8013324:	ba5b      	rev16	r3, r3
    for(uint8_t i = 0; i < SAMPLES; i++) {
 8013326:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 801332a:	fa18 f882 	uxtah	r8, r8, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 801332e:	fa17 f783 	uxtah	r7, r7, r3
    for(uint8_t i = 0; i < SAMPLES; i++) {
 8013332:	d01d      	beq.n	8013370 <ILI9341_TouchGetCoordinates+0xb8>
    return HAL_GPIO_ReadPin(ILI9341_TOUCH_IRQ_GPIO_Port, ILI9341_TOUCH_IRQ_Pin) == GPIO_PIN_RESET;
 8013334:	2180      	movs	r1, #128	; 0x80
 8013336:	4650      	mov	r0, sl
 8013338:	f7f0 fba2 	bl	8003a80 <HAL_GPIO_ReadPin>
        HAL_SPI_TransmitReceive(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 801333c:	f04f 36ff 	mov.w	r6, #4294967295
    return HAL_GPIO_ReadPin(ILI9341_TOUCH_IRQ_GPIO_Port, ILI9341_TOUCH_IRQ_Pin) == GPIO_PIN_RESET;
 8013340:	4684      	mov	ip, r0
        HAL_SPI_Transmit(&ILI9341_TOUCH_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 8013342:	4633      	mov	r3, r6
 8013344:	2201      	movs	r2, #1
 8013346:	4649      	mov	r1, r9
 8013348:	4628      	mov	r0, r5
        if(!ILI9341_TouchPressed())
 801334a:	f1bc 0f00 	cmp.w	ip, #0
 801334e:	d0cd      	beq.n	80132ec <ILI9341_TouchGetCoordinates+0x34>
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 8013350:	2201      	movs	r2, #1
 8013352:	4611      	mov	r1, r2
 8013354:	482c      	ldr	r0, [pc, #176]	; (8013408 <ILI9341_TouchGetCoordinates+0x150>)
 8013356:	f7f0 fb99 	bl	8003a8c <HAL_GPIO_WritePin>
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 801335a:	682a      	ldr	r2, [r5, #0]
 801335c:	6813      	ldr	r3, [r2, #0]
 801335e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
    }

    ILI9341_TouchUnselect();

    if(nsamples < SAMPLES)
        return false;
 8013362:	2000      	movs	r0, #0
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 8013364:	f043 0308 	orr.w	r3, r3, #8
 8013368:	6013      	str	r3, [r2, #0]

    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
    *y = (raw_y - ILI9341_TOUCH_MIN_RAW_Y) * ILI9341_TOUCH_SCALE_Y / (ILI9341_TOUCH_MAX_RAW_Y - ILI9341_TOUCH_MIN_RAW_Y);

    return true;
}
 801336a:	b007      	add	sp, #28
 801336c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 8013370:	2201      	movs	r2, #1
 8013372:	4611      	mov	r1, r2
 8013374:	4824      	ldr	r0, [pc, #144]	; (8013408 <ILI9341_TouchGetCoordinates+0x150>)
 8013376:	f7f0 fb89 	bl	8003a8c <HAL_GPIO_WritePin>
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 801337a:	682a      	ldr	r2, [r5, #0]
 801337c:	6813      	ldr	r3, [r2, #0]
    if(raw_x < ILI9341_TOUCH_MIN_RAW_X) raw_x = ILI9341_TOUCH_MIN_RAW_X;
 801337e:	f64b 317f 	movw	r1, #47999	; 0xbb7f
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 8013382:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8013386:	f043 0308 	orr.w	r3, r3, #8
    if(raw_x < ILI9341_TOUCH_MIN_RAW_X) raw_x = ILI9341_TOUCH_MIN_RAW_X;
 801338a:	4588      	cmp	r8, r1
    MODIFY_REG(ILI9341_TOUCH_SPI_PORT.Instance->CR1, SPI_CR1_BR, SPI_BAUDRATEPRESCALER_4);
 801338c:	6013      	str	r3, [r2, #0]
    if(raw_x < ILI9341_TOUCH_MIN_RAW_X) raw_x = ILI9341_TOUCH_MIN_RAW_X;
 801338e:	d820      	bhi.n	80133d2 <ILI9341_TouchGetCoordinates+0x11a>
    if(raw_y < ILI9341_TOUCH_MIN_RAW_X) raw_y = ILI9341_TOUCH_MIN_RAW_Y;
 8013390:	f64b 337f 	movw	r3, #47999	; 0xbb7f
 8013394:	429f      	cmp	r7, r3
 8013396:	d91a      	bls.n	80133ce <ILI9341_TouchGetCoordinates+0x116>
    uint32_t raw_y = (avg_y / SAMPLES);
 8013398:	097f      	lsrs	r7, r7, #5
    *y = (raw_y - ILI9341_TOUCH_MIN_RAW_Y) * ILI9341_TOUCH_SCALE_Y / (ILI9341_TOUCH_MAX_RAW_Y - ILI9341_TOUCH_MIN_RAW_Y);
 801339a:	f247 539e 	movw	r3, #30110	; 0x759e
 801339e:	429f      	cmp	r7, r3
 80133a0:	bf28      	it	cs
 80133a2:	461f      	movcs	r7, r3
 80133a4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80133a8:	01bb      	lsls	r3, r7, #6
 80133aa:	f5a3 237f 	sub.w	r3, r3, #1044480	; 0xff000
 80133ae:	4a19      	ldr	r2, [pc, #100]	; (8013414 <ILI9341_TouchGetCoordinates+0x15c>)
 80133b0:	f5a3 6370 	sub.w	r3, r3, #3840	; 0xf00
 80133b4:	085b      	lsrs	r3, r3, #1
 80133b6:	fba2 2303 	umull	r2, r3, r2, r3
 80133ba:	f3c3 238f 	ubfx	r3, r3, #10, #16
    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
 80133be:	9a03      	ldr	r2, [sp, #12]
    return true;
 80133c0:	2001      	movs	r0, #1
    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
 80133c2:	8014      	strh	r4, [r2, #0]
    *y = (raw_y - ILI9341_TOUCH_MIN_RAW_Y) * ILI9341_TOUCH_SCALE_Y / (ILI9341_TOUCH_MAX_RAW_Y - ILI9341_TOUCH_MIN_RAW_Y);
 80133c4:	f8ab 3000 	strh.w	r3, [fp]
}
 80133c8:	b007      	add	sp, #28
 80133ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133ce:	2300      	movs	r3, #0
 80133d0:	e7f5      	b.n	80133be <ILI9341_TouchGetCoordinates+0x106>
    uint32_t raw_x = (avg_x / SAMPLES);
 80133d2:	ea4f 1858 	mov.w	r8, r8, lsr #5
    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
 80133d6:	f647 1318 	movw	r3, #31000	; 0x7918
 80133da:	4598      	cmp	r8, r3
 80133dc:	bf28      	it	cs
 80133de:	4698      	movcs	r8, r3
 80133e0:	ebc8 1808 	rsb	r8, r8, r8, lsl #4
 80133e4:	ea4f 1408 	mov.w	r4, r8, lsl #4
 80133e8:	4b0b      	ldr	r3, [pc, #44]	; (8013418 <ILI9341_TouchGetCoordinates+0x160>)
 80133ea:	f5a4 24af 	sub.w	r4, r4, #358400	; 0x57800
 80133ee:	f5a4 64c8 	sub.w	r4, r4, #1600	; 0x640
 80133f2:	fba3 3404 	umull	r3, r4, r3, r4
    if(raw_y < ILI9341_TOUCH_MIN_RAW_X) raw_y = ILI9341_TOUCH_MIN_RAW_Y;
 80133f6:	f64b 337f 	movw	r3, #47999	; 0xbb7f
 80133fa:	429f      	cmp	r7, r3
    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
 80133fc:	f3c4 348f 	ubfx	r4, r4, #14, #16
    if(raw_y < ILI9341_TOUCH_MIN_RAW_X) raw_y = ILI9341_TOUCH_MIN_RAW_Y;
 8013400:	d9e5      	bls.n	80133ce <ILI9341_TouchGetCoordinates+0x116>
 8013402:	e7c9      	b.n	8013398 <ILI9341_TouchGetCoordinates+0xe0>
 8013404:	20001360 	.word	0x20001360
 8013408:	48000400 	.word	0x48000400
 801340c:	08021a8c 	.word	0x08021a8c
 8013410:	08021a84 	.word	0x08021a84
 8013414:	1389c755 	.word	0x1389c755
 8013418:	8e2e0727 	.word	0x8e2e0727
 801341c:	08021a88 	.word	0x08021a88

08013420 <i2c_write_reg>:

        return (int)retVal;
}

static int i2c_write_reg(void * context, uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 8013420:	b510      	push	{r4, lr}
 8013422:	b084      	sub	sp, #16
        (void)context, (void)reg, (void)wbuffer, (void)wlen;

        HAL_StatusTypeDef retVal = HAL_OK;

        retVal = HAL_I2C_Mem_Write(&hi2c1,
 8013424:	2464      	movs	r4, #100	; 0x64
 8013426:	b29b      	uxth	r3, r3
 8013428:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801342c:	9200      	str	r2, [sp, #0]
 801342e:	2301      	movs	r3, #1
 8013430:	460a      	mov	r2, r1
 8013432:	4803      	ldr	r0, [pc, #12]	; (8013440 <i2c_write_reg+0x20>)
 8013434:	21d2      	movs	r1, #210	; 0xd2
 8013436:	f7f1 f8c1 	bl	80045bc <HAL_I2C_Mem_Write>
                                   (uint8_t*)wbuffer,
                                   (uint16_t)wlen,
                                   100);

        return (int)retVal;
}
 801343a:	b004      	add	sp, #16
 801343c:	bd10      	pop	{r4, pc}
 801343e:	bf00      	nop
 8013440:	20001310 	.word	0x20001310

08013444 <i2c_read_reg>:
{
 8013444:	b510      	push	{r4, lr}
 8013446:	b084      	sub	sp, #16
        retVal = HAL_I2C_Mem_Read(&hi2c1,
 8013448:	2464      	movs	r4, #100	; 0x64
 801344a:	b29b      	uxth	r3, r3
 801344c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013450:	9200      	str	r2, [sp, #0]
 8013452:	2301      	movs	r3, #1
 8013454:	460a      	mov	r2, r1
 8013456:	4803      	ldr	r0, [pc, #12]	; (8013464 <i2c_read_reg+0x20>)
 8013458:	21d2      	movs	r1, #210	; 0xd2
 801345a:	f7f1 f9df 	bl	800481c <HAL_I2C_Mem_Read>
}
 801345e:	b004      	add	sp, #16
 8013460:	bd10      	pop	{r4, pc}
 8013462:	bf00      	nop
 8013464:	20001310 	.word	0x20001310

08013468 <get_serif_inst_i2c>:
};

const inv_serif_hal_t* get_serif_inst_i2c(void)
{
    return &serif_instance_i2c;
}
 8013468:	4800      	ldr	r0, [pc, #0]	; (801346c <get_serif_inst_i2c+0x4>)
 801346a:	4770      	bx	lr
 801346c:	08021a90 	.word	0x08021a90

08013470 <readConfig>:
 *      Author: mames
 */

#include "filesLib.h"

FRESULT readConfig(uint32_t* cfgArray){
 8013470:	b570      	push	{r4, r5, r6, lr}
 8013472:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
    FIL fil;
    uint32_t cfgData = 0;
 8013476:	2300      	movs	r3, #0
    unsigned int bytesRead;

    FRESULT fres = f_open(&fil, "cfg.dat", FA_READ | FA_OPEN_EXISTING);
 8013478:	4910      	ldr	r1, [pc, #64]	; (80134bc <readConfig+0x4c>)
    uint32_t cfgData = 0;
 801347a:	9300      	str	r3, [sp, #0]
FRESULT readConfig(uint32_t* cfgArray){
 801347c:	4604      	mov	r4, r0
    FRESULT fres = f_open(&fil, "cfg.dat", FA_READ | FA_OPEN_EXISTING);
 801347e:	2201      	movs	r2, #1
 8013480:	a802      	add	r0, sp, #8
 8013482:	f7f5 fd45 	bl	8008f10 <f_open>
    if(fres != FR_OK)
 8013486:	4605      	mov	r5, r0
 8013488:	b9a0      	cbnz	r0, 80134b4 <readConfig+0x44>
 801348a:	f104 0614 	add.w	r6, r4, #20
        return fres;

    for(int i = 0; i < CFG_WORDS; i++){
        fres = f_read(&fil, &cfgData, sizeof(uint32_t), &bytesRead);
 801348e:	ab01      	add	r3, sp, #4
 8013490:	2204      	movs	r2, #4
 8013492:	4669      	mov	r1, sp
 8013494:	a802      	add	r0, sp, #8
 8013496:	f7f5 fee7 	bl	8009268 <f_read>
        if(fres != FR_OK)
            return fres;

        memcpy((void*)cfgArray++, (void*)&cfgData, sizeof(uint32_t));
 801349a:	4623      	mov	r3, r4
        if(fres != FR_OK)
 801349c:	4605      	mov	r5, r0
 801349e:	b948      	cbnz	r0, 80134b4 <readConfig+0x44>
        memcpy((void*)cfgArray++, (void*)&cfgData, sizeof(uint32_t));
 80134a0:	9a00      	ldr	r2, [sp, #0]
 80134a2:	f843 2b04 	str.w	r2, [r3], #4
    for(int i = 0; i < CFG_WORDS; i++){
 80134a6:	42b3      	cmp	r3, r6
 80134a8:	d001      	beq.n	80134ae <readConfig+0x3e>
 80134aa:	461c      	mov	r4, r3
 80134ac:	e7ef      	b.n	801348e <readConfig+0x1e>
    }

    f_close(&fil);
 80134ae:	a802      	add	r0, sp, #8
 80134b0:	f7f6 f970 	bl	8009794 <f_close>

    return FR_OK;
}
 80134b4:	4628      	mov	r0, r5
 80134b6:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 80134ba:	bd70      	pop	{r4, r5, r6, pc}
 80134bc:	08021aa8 	.word	0x08021aa8

080134c0 <writeConfig>:

FRESULT writeConfig(uint32_t* cfgArray){
 80134c0:	b570      	push	{r4, r5, r6, lr}
 80134c2:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
    FIL fil;
    unsigned int bytesWrote;

    FRESULT fres = f_open(&fil, "cfg.dat", FA_WRITE | FA_OPEN_ALWAYS);
 80134c6:	490e      	ldr	r1, [pc, #56]	; (8013500 <writeConfig+0x40>)
FRESULT writeConfig(uint32_t* cfgArray){
 80134c8:	4605      	mov	r5, r0
    FRESULT fres = f_open(&fil, "cfg.dat", FA_WRITE | FA_OPEN_ALWAYS);
 80134ca:	2212      	movs	r2, #18
 80134cc:	a802      	add	r0, sp, #8
 80134ce:	f7f5 fd1f 	bl	8008f10 <f_open>
    if(fres != FR_OK)
 80134d2:	4604      	mov	r4, r0
 80134d4:	b978      	cbnz	r0, 80134f6 <writeConfig+0x36>
 80134d6:	f105 0614 	add.w	r6, r5, #20
        return fres;

    for(int i = 0; i < CFG_WORDS; i++){
        fres = f_write(&fil, cfgArray++, sizeof(uint32_t), &bytesWrote);
 80134da:	4629      	mov	r1, r5
 80134dc:	ab01      	add	r3, sp, #4
 80134de:	2204      	movs	r2, #4
 80134e0:	a802      	add	r0, sp, #8
 80134e2:	f7f5 fffb 	bl	80094dc <f_write>
 80134e6:	3504      	adds	r5, #4
        if(fres != FR_OK)
 80134e8:	4604      	mov	r4, r0
 80134ea:	b920      	cbnz	r0, 80134f6 <writeConfig+0x36>
    for(int i = 0; i < CFG_WORDS; i++){
 80134ec:	42b5      	cmp	r5, r6
 80134ee:	d1f4      	bne.n	80134da <writeConfig+0x1a>
            return fres;
    }

    f_close(&fil);
 80134f0:	a802      	add	r0, sp, #8
 80134f2:	f7f6 f94f 	bl	8009794 <f_close>

    return FR_OK;
}
 80134f6:	4620      	mov	r0, r4
 80134f8:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 80134fc:	bd70      	pop	{r4, r5, r6, pc}
 80134fe:	bf00      	nop
 8013500:	08021aa8 	.word	0x08021aa8

08013504 <resetLog>:

unsigned int resetLog(void){
 8013504:	b510      	push	{r4, lr}
 8013506:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
    FIL fil;
    unsigned int bytesWrote;

    FRESULT fres = f_open(&fil, "log.dat", FA_WRITE | FA_CREATE_ALWAYS);
 801350a:	490e      	ldr	r1, [pc, #56]	; (8013544 <resetLog+0x40>)
 801350c:	220a      	movs	r2, #10
 801350e:	4668      	mov	r0, sp
 8013510:	f7f5 fcfe 	bl	8008f10 <f_open>
    if(fres != FR_OK){
 8013514:	4604      	mov	r4, r0
 8013516:	b950      	cbnz	r0, 801352e <resetLog+0x2a>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot open log.dat!");
        return fres;
    }

    bytesWrote = f_puts("=== LOG FILE ===\n", &fil);
 8013518:	4669      	mov	r1, sp
 801351a:	480b      	ldr	r0, [pc, #44]	; (8013548 <resetLog+0x44>)
 801351c:	f7f6 fc50 	bl	8009dc0 <f_puts>
    f_close(&fil);
 8013520:	4668      	mov	r0, sp
 8013522:	f7f6 f937 	bl	8009794 <f_close>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot write on log.dat!");
        return fres;
    }

    return FR_OK;
}
 8013526:	4620      	mov	r0, r4
 8013528:	f50d 7d0c 	add.w	sp, sp, #560	; 0x230
 801352c:	bd10      	pop	{r4, pc}
        displayInfo(INFO_ERROR, Font_11x18, "Cannot open log.dat!");
 801352e:	4a07      	ldr	r2, [pc, #28]	; (801354c <resetLog+0x48>)
 8013530:	4b07      	ldr	r3, [pc, #28]	; (8013550 <resetLog+0x4c>)
 8013532:	ca06      	ldmia	r2, {r1, r2}
 8013534:	2001      	movs	r0, #1
 8013536:	f7f6 fdcd 	bl	800a0d4 <displayInfo>
}
 801353a:	4620      	mov	r0, r4
 801353c:	f50d 7d0c 	add.w	sp, sp, #560	; 0x230
 8013540:	bd10      	pop	{r4, pc}
 8013542:	bf00      	nop
 8013544:	08021ab0 	.word	0x08021ab0
 8013548:	08021ad0 	.word	0x08021ad0
 801354c:	20000584 	.word	0x20000584
 8013550:	08021ab8 	.word	0x08021ab8

08013554 <readLog>:

int readLog(char* logStr){
 8013554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013556:	f5ad 7d3b 	sub.w	sp, sp, #748	; 0x2ec
    FIL fil;
    char readBuf[LOGSTR_LEN] = "";
 801355a:	2100      	movs	r1, #0
 801355c:	22b0      	movs	r2, #176	; 0xb0
int readLog(char* logStr){
 801355e:	4606      	mov	r6, r0
    char readBuf[LOGSTR_LEN] = "";
 8013560:	a802      	add	r0, sp, #8
 8013562:	9101      	str	r1, [sp, #4]
 8013564:	f001 f950 	bl	8014808 <memset>
    unsigned int bytesRead = 0;
    static unsigned int totalBytes = 0;

    FRESULT fres = f_open(&fil, "log.dat", FA_READ | FA_OPEN_EXISTING);
 8013568:	4919      	ldr	r1, [pc, #100]	; (80135d0 <readLog+0x7c>)
 801356a:	2201      	movs	r2, #1
 801356c:	a82e      	add	r0, sp, #184	; 0xb8
 801356e:	f7f5 fccf 	bl	8008f10 <f_open>
    if(fres != FR_OK){
 8013572:	4604      	mov	r4, r0
 8013574:	b9f0      	cbnz	r0, 80135b4 <readLog+0x60>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot open log.dat!");
        return fres;
    }

    f_lseek(&fil, totalBytes);
 8013576:	4f17      	ldr	r7, [pc, #92]	; (80135d4 <readLog+0x80>)
 8013578:	a82e      	add	r0, sp, #184	; 0xb8
 801357a:	6839      	ldr	r1, [r7, #0]
 801357c:	f7f6 f99a 	bl	80098b4 <f_lseek>
    f_gets(readBuf, LOGSTR_LEN, &fil);
 8013580:	aa2e      	add	r2, sp, #184	; 0xb8
 8013582:	21b4      	movs	r1, #180	; 0xb4
 8013584:	a801      	add	r0, sp, #4
 8013586:	f7f6 fb75 	bl	8009c74 <f_gets>
    f_close(&fil);
 801358a:	a82e      	add	r0, sp, #184	; 0xb8
 801358c:	f7f6 f902 	bl	8009794 <f_close>

    bytesRead = strlen(readBuf);
 8013590:	a801      	add	r0, sp, #4
 8013592:	f7ec fe6d 	bl	8000270 <strlen>

    if(bytesRead){
 8013596:	4605      	mov	r5, r0
 8013598:	b1b0      	cbz	r0, 80135c8 <readLog+0x74>
        memcpy(logStr, readBuf, bytesRead);
 801359a:	a901      	add	r1, sp, #4
 801359c:	4630      	mov	r0, r6
 801359e:	462a      	mov	r2, r5
 80135a0:	f001 f90a 	bl	80147b8 <memcpy>
        totalBytes += bytesRead+1;
 80135a4:	683b      	ldr	r3, [r7, #0]
 80135a6:	3301      	adds	r3, #1
 80135a8:	442b      	add	r3, r5
        return FR_OK;
 80135aa:	4620      	mov	r0, r4
        totalBytes += bytesRead+1;
 80135ac:	603b      	str	r3, [r7, #0]
    }else{
        totalBytes = 0;
        return EOF;
    }
}
 80135ae:	f50d 7d3b 	add.w	sp, sp, #748	; 0x2ec
 80135b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        displayInfo(INFO_ERROR, Font_11x18, "Cannot open log.dat!");
 80135b4:	4a08      	ldr	r2, [pc, #32]	; (80135d8 <readLog+0x84>)
 80135b6:	4b09      	ldr	r3, [pc, #36]	; (80135dc <readLog+0x88>)
 80135b8:	ca06      	ldmia	r2, {r1, r2}
 80135ba:	2001      	movs	r0, #1
 80135bc:	f7f6 fd8a 	bl	800a0d4 <displayInfo>
        return fres;
 80135c0:	4620      	mov	r0, r4
}
 80135c2:	f50d 7d3b 	add.w	sp, sp, #748	; 0x2ec
 80135c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        totalBytes = 0;
 80135c8:	6038      	str	r0, [r7, #0]
        return EOF;
 80135ca:	f04f 30ff 	mov.w	r0, #4294967295
 80135ce:	e7ee      	b.n	80135ae <readLog+0x5a>
 80135d0:	08021ab0 	.word	0x08021ab0
 80135d4:	2000d8f0 	.word	0x2000d8f0
 80135d8:	20000584 	.word	0x20000584
 80135dc:	08021ab8 	.word	0x08021ab8

080135e0 <writeLog>:


unsigned int writeLog(const char* logStr){
 80135e0:	b530      	push	{r4, r5, lr}
 80135e2:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
 80135e6:	4605      	mov	r5, r0
    FIL fil;
    char readBuf[LOGSTR_LEN];
    unsigned int bytesWrote;

    FRESULT fres = f_open(&fil, "log.dat", FA_WRITE | FA_OPEN_APPEND);
 80135e8:	490e      	ldr	r1, [pc, #56]	; (8013624 <writeLog+0x44>)
 80135ea:	2232      	movs	r2, #50	; 0x32
 80135ec:	4668      	mov	r0, sp
 80135ee:	f7f5 fc8f 	bl	8008f10 <f_open>
    if(fres != FR_OK){
 80135f2:	b958      	cbnz	r0, 801360c <writeLog+0x2c>
        return fres;
    }

    strncpy((char*)readBuf, logStr, LOGSTR_LEN);

    bytesWrote = f_puts(logStr, &fil);
 80135f4:	4669      	mov	r1, sp
 80135f6:	4628      	mov	r0, r5
 80135f8:	f7f6 fbe2 	bl	8009dc0 <f_puts>
 80135fc:	4604      	mov	r4, r0
    f_close(&fil);
 80135fe:	4668      	mov	r0, sp
 8013600:	f7f6 f8c8 	bl	8009794 <f_close>
        displayInfo(INFO_ERROR, Font_11x18, "Cannot write on log.dat!");
        return fres;
    }

    return bytesWrote;
}
 8013604:	4620      	mov	r0, r4
 8013606:	f50d 7d0d 	add.w	sp, sp, #564	; 0x234
 801360a:	bd30      	pop	{r4, r5, pc}
        displayInfo(INFO_ERROR, Font_11x18, "Cannot open log.dat!");
 801360c:	4a06      	ldr	r2, [pc, #24]	; (8013628 <writeLog+0x48>)
 801360e:	4b07      	ldr	r3, [pc, #28]	; (801362c <writeLog+0x4c>)
 8013610:	4604      	mov	r4, r0
 8013612:	ca06      	ldmia	r2, {r1, r2}
 8013614:	2001      	movs	r0, #1
 8013616:	f7f6 fd5d 	bl	800a0d4 <displayInfo>
}
 801361a:	4620      	mov	r0, r4
 801361c:	f50d 7d0d 	add.w	sp, sp, #564	; 0x234
 8013620:	bd30      	pop	{r4, r5, pc}
 8013622:	bf00      	nop
 8013624:	08021ab0 	.word	0x08021ab0
 8013628:	20000584 	.word	0x20000584
 801362c:	08021ab8 	.word	0x08021ab8

08013630 <delay_us>:

    }while((now - start) <= us);
}

void delay_us(uint32_t us)
{
 8013630:	b538      	push	{r3, r4, r5, lr}
    HAL_TIM_Base_Start(&htim6);
 8013632:	4c2b      	ldr	r4, [pc, #172]	; (80136e0 <delay_us+0xb0>)
{
 8013634:	4605      	mov	r5, r0
    HAL_TIM_Base_Start(&htim6);
 8013636:	4620      	mov	r0, r4
 8013638:	f7f2 feb2 	bl	80063a0 <HAL_TIM_Base_Start>
    uint32_t i;

    start_timer();

    /* in case the delay is up to UINT16_MAX */
    if(us >= UINT16_MAX) {
 801363c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8013640:	429d      	cmp	r5, r3
 8013642:	d936      	bls.n	80136b2 <delay_us+0x82>
        /* go to the loop as the internal_delay function only support uint16_t argument type */
        for(i = 0; i < (us / UINT16_MAX); i++)
 8013644:	4827      	ldr	r0, [pc, #156]	; (80136e4 <delay_us+0xb4>)
    const uint16_t start = __HAL_TIM_GET_COUNTER(&htim6);
 8013646:	6824      	ldr	r4, [r4, #0]
        for(i = 0; i < (us / UINT16_MAX); i++)
 8013648:	fba0 3005 	umull	r3, r0, r0, r5
 801364c:	0bc0      	lsrs	r0, r0, #15
 801364e:	f04f 0e00 	mov.w	lr, #0
            now = UINT16_MAX + now;
 8013652:	f64f 7cff 	movw	ip, #65535	; 0xffff
    const uint16_t start = __HAL_TIM_GET_COUNTER(&htim6);
 8013656:	6a61      	ldr	r1, [r4, #36]	; 0x24
        now = __HAL_TIM_GET_COUNTER(&htim6);
 8013658:	6a63      	ldr	r3, [r4, #36]	; 0x24
        if(now < prev)
 801365a:	b289      	uxth	r1, r1
 801365c:	e005      	b.n	801366a <delay_us+0x3a>
        now = __HAL_TIM_GET_COUNTER(&htim6);
 801365e:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if(now < prev)
 8013660:	4293      	cmp	r3, r2
            now = UINT16_MAX + now;
 8013662:	bf8c      	ite	hi
 8013664:	eb02 030c 	addhi.w	r3, r2, ip
        if(now < prev)
 8013668:	4613      	movls	r3, r2
    }while((now - start) <= us);
 801366a:	1a5a      	subs	r2, r3, r1
 801366c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8013670:	d3f5      	bcc.n	801365e <delay_us+0x2e>
        for(i = 0; i < (us / UINT16_MAX); i++)
 8013672:	f10e 0e01 	add.w	lr, lr, #1
 8013676:	4586      	cmp	lr, r0
 8013678:	d1ed      	bne.n	8013656 <delay_us+0x26>
            internal_delay(UINT16_MAX);
        internal_delay(us % UINT16_MAX);
 801367a:	491a      	ldr	r1, [pc, #104]	; (80136e4 <delay_us+0xb4>)
    const uint16_t start = __HAL_TIM_GET_COUNTER(&htim6);
 801367c:	6a60      	ldr	r0, [r4, #36]	; 0x24
        internal_delay(us % UINT16_MAX);
 801367e:	fba1 3105 	umull	r3, r1, r1, r5
 8013682:	0bc9      	lsrs	r1, r1, #15
        now = __HAL_TIM_GET_COUNTER(&htim6);
 8013684:	6a63      	ldr	r3, [r4, #36]	; 0x24
        internal_delay(us % UINT16_MAX);
 8013686:	ebc1 4101 	rsb	r1, r1, r1, lsl #16
 801368a:	b280      	uxth	r0, r0
 801368c:	1a69      	subs	r1, r5, r1
    }while((now - start) <= us);
 801368e:	1a1a      	subs	r2, r3, r0
 8013690:	4291      	cmp	r1, r2
 8013692:	d309      	bcc.n	80136a8 <delay_us+0x78>
            now = UINT16_MAX + now;
 8013694:	f64f 75ff 	movw	r5, #65535	; 0xffff
        now = __HAL_TIM_GET_COUNTER(&htim6);
 8013698:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if(now < prev)
 801369a:	4293      	cmp	r3, r2
            now = UINT16_MAX + now;
 801369c:	bf8c      	ite	hi
 801369e:	1953      	addhi	r3, r2, r5
        if(now < prev)
 80136a0:	4613      	movls	r3, r2
    }while((now - start) <= us);
 80136a2:	1a1a      	subs	r2, r3, r0
 80136a4:	4291      	cmp	r1, r2
 80136a6:	d2f7      	bcs.n	8013698 <delay_us+0x68>
    }
    else
        internal_delay(us);

    stop_timer();
}
 80136a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_TIM_Base_Stop(&htim6);
 80136ac:	480c      	ldr	r0, [pc, #48]	; (80136e0 <delay_us+0xb0>)
 80136ae:	f7f2 be9f 	b.w	80063f0 <HAL_TIM_Base_Stop>
    const uint16_t start = __HAL_TIM_GET_COUNTER(&htim6);
 80136b2:	6820      	ldr	r0, [r4, #0]
 80136b4:	6a41      	ldr	r1, [r0, #36]	; 0x24
        now = __HAL_TIM_GET_COUNTER(&htim6);
 80136b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
        if(now < prev)
 80136b8:	b289      	uxth	r1, r1
    }while((now - start) <= us);
 80136ba:	1a5a      	subs	r2, r3, r1
 80136bc:	4295      	cmp	r5, r2
 80136be:	d3f3      	bcc.n	80136a8 <delay_us+0x78>
            now = UINT16_MAX + now;
 80136c0:	f64f 74ff 	movw	r4, #65535	; 0xffff
        now = __HAL_TIM_GET_COUNTER(&htim6);
 80136c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
        if(now < prev)
 80136c6:	4293      	cmp	r3, r2
            now = UINT16_MAX + now;
 80136c8:	bf8c      	ite	hi
 80136ca:	1913      	addhi	r3, r2, r4
        if(now < prev)
 80136cc:	4613      	movls	r3, r2
    }while((now - start) <= us);
 80136ce:	1a5a      	subs	r2, r3, r1
 80136d0:	4295      	cmp	r5, r2
 80136d2:	d2f7      	bcs.n	80136c4 <delay_us+0x94>
}
 80136d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_TIM_Base_Stop(&htim6);
 80136d8:	4801      	ldr	r0, [pc, #4]	; (80136e0 <delay_us+0xb0>)
 80136da:	f7f2 be89 	b.w	80063f0 <HAL_TIM_Base_Stop>
 80136de:	bf00      	nop
 80136e0:	2000145c 	.word	0x2000145c
 80136e4:	80008001 	.word	0x80008001

080136e8 <inv_icm20948_sleep_us>:
{
    delay_us(ms*1000);
}

void inv_icm20948_sleep_us(int us){
    delay_us(us);
 80136e8:	f7ff bfa2 	b.w	8013630 <delay_us>

080136ec <inv_icm20948_get_time_us>:
}

uint64_t inv_icm20948_get_time_us(void){
    return (uint64_t)(__HAL_TIM_GET_COUNTER(&htim6));
 80136ec:	4b02      	ldr	r3, [pc, #8]	; (80136f8 <inv_icm20948_get_time_us+0xc>)
 80136ee:	681b      	ldr	r3, [r3, #0]
}
 80136f0:	2100      	movs	r1, #0
    return (uint64_t)(__HAL_TIM_GET_COUNTER(&htim6));
 80136f2:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 80136f4:	4770      	bx	lr
 80136f6:	bf00      	nop
 80136f8:	2000145c 	.word	0x2000145c

080136fc <VL53L1X_SensorInit>:
	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
	return status;
}

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 80136fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013700:	4f2c      	ldr	r7, [pc, #176]	; (80137b4 <VL53L1X_SensorInit+0xb8>)
 8013702:	463d      	mov	r5, r7
 8013704:	b082      	sub	sp, #8
 8013706:	4606      	mov	r6, r0
 8013708:	375b      	adds	r7, #91	; 0x5b
	VL53L1X_ERROR status = 0;
 801370a:	2400      	movs	r4, #0
 801370c:	f1c5 082d 	rsb	r8, r5, #45	; 0x2d
	uint8_t Addr = 0x00, tmp;

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8013710:	eb08 0105 	add.w	r1, r8, r5
 8013714:	b289      	uxth	r1, r1
 8013716:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 801371a:	4630      	mov	r0, r6
 801371c:	f000 fbb4 	bl	8013e88 <VL53L1_WrByte>
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8013720:	42bd      	cmp	r5, r7
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8013722:	ea44 0400 	orr.w	r4, r4, r0
 8013726:	b264      	sxtb	r4, r4
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8013728:	d1f2      	bne.n	8013710 <VL53L1X_SensorInit+0x14>

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
	VL53L1X_ERROR status = 0;

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 801372a:	2240      	movs	r2, #64	; 0x40
 801372c:	2187      	movs	r1, #135	; 0x87
 801372e:	4630      	mov	r0, r6
 8013730:	f000 fbaa 	bl	8013e88 <VL53L1_WrByte>
	status |= VL53L1X_StartRanging(dev);
 8013734:	4304      	orrs	r4, r0
 8013736:	b264      	sxtb	r4, r4
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8013738:	f10d 0207 	add.w	r2, sp, #7
 801373c:	2130      	movs	r1, #48	; 0x30
 801373e:	4630      	mov	r0, r6
 8013740:	f000 fbfa 	bl	8013f38 <VL53L1_RdByte>
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8013744:	f10d 0207 	add.w	r2, sp, #7
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8013748:	4605      	mov	r5, r0
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 801374a:	2131      	movs	r1, #49	; 0x31
 801374c:	4630      	mov	r0, r6
	Temp = Temp & 0x10;
 801374e:	f89d 7007 	ldrb.w	r7, [sp, #7]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8013752:	f000 fbf1 	bl	8013f38 <VL53L1_RdByte>
 8013756:	4305      	orrs	r5, r0
	/* Read in the register to check if a new value is available */
	if (status == 0){
		if ((Temp & 1) == IntPol)
 8013758:	ea6f 1717 	mvn.w	r7, r7, lsr #4
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 801375c:	b26d      	sxtb	r5, r5
		if ((Temp & 1) == IntPol)
 801375e:	f007 0701 	and.w	r7, r7, #1
	if (status == 0){
 8013762:	bb2d      	cbnz	r5, 80137b0 <VL53L1X_SensorInit+0xb4>
		if ((Temp & 1) == IntPol)
 8013764:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013768:	f003 0301 	and.w	r3, r3, #1
 801376c:	429f      	cmp	r7, r3
 801376e:	d1e3      	bne.n	8013738 <VL53L1X_SensorInit+0x3c>
	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8013770:	2201      	movs	r2, #1
 8013772:	2186      	movs	r1, #134	; 0x86
 8013774:	4630      	mov	r0, r6
 8013776:	f000 fb87 	bl	8013e88 <VL53L1_WrByte>
	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 801377a:	462a      	mov	r2, r5
	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 801377c:	4607      	mov	r7, r0
	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 801377e:	2187      	movs	r1, #135	; 0x87
 8013780:	4630      	mov	r0, r6
 8013782:	f000 fb81 	bl	8013e88 <VL53L1_WrByte>
	return status;
 8013786:	4327      	orrs	r7, r4
	status |= VL53L1X_StopRanging(dev);
 8013788:	ea47 0400 	orr.w	r4, r7, r0
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 801378c:	2209      	movs	r2, #9
 801378e:	2108      	movs	r1, #8
 8013790:	4630      	mov	r0, r6
 8013792:	f000 fb79 	bl	8013e88 <VL53L1_WrByte>
	status |= VL53L1X_StopRanging(dev);
 8013796:	b264      	sxtb	r4, r4
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8013798:	4304      	orrs	r4, r0
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 801379a:	462a      	mov	r2, r5
 801379c:	210b      	movs	r1, #11
 801379e:	4630      	mov	r0, r6
 80137a0:	f000 fb72 	bl	8013e88 <VL53L1_WrByte>
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 80137a4:	b264      	sxtb	r4, r4
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 80137a6:	4320      	orrs	r0, r4
	return status;
 80137a8:	b240      	sxtb	r0, r0
}
 80137aa:	b002      	add	sp, #8
 80137ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 80137b0:	432c      	orrs	r4, r5
	while(tmp==0){
 80137b2:	e7c1      	b.n	8013738 <VL53L1X_SensorInit+0x3c>
 80137b4:	08021ae3 	.word	0x08021ae3

080137b8 <VL53L1X_ClearInterrupt>:
	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 80137b8:	2201      	movs	r2, #1
 80137ba:	2186      	movs	r1, #134	; 0x86
 80137bc:	f000 bb64 	b.w	8013e88 <VL53L1_WrByte>

080137c0 <VL53L1X_StartRanging>:
	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 80137c0:	2240      	movs	r2, #64	; 0x40
 80137c2:	2187      	movs	r1, #135	; 0x87
 80137c4:	f000 bb60 	b.w	8013e88 <VL53L1_WrByte>

080137c8 <VL53L1X_StopRanging>:
	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 80137c8:	2200      	movs	r2, #0
 80137ca:	2187      	movs	r1, #135	; 0x87
 80137cc:	f000 bb5c 	b.w	8013e88 <VL53L1_WrByte>

080137d0 <VL53L1X_CheckForDataReady>:
{
 80137d0:	b570      	push	{r4, r5, r6, lr}
 80137d2:	b082      	sub	sp, #8
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80137d4:	f10d 0207 	add.w	r2, sp, #7
{
 80137d8:	460e      	mov	r6, r1
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80137da:	2130      	movs	r1, #48	; 0x30
{
 80137dc:	4605      	mov	r5, r0
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80137de:	f000 fbab 	bl	8013f38 <VL53L1_RdByte>
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 80137e2:	f10d 0207 	add.w	r2, sp, #7
	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80137e6:	4604      	mov	r4, r0
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 80137e8:	2131      	movs	r1, #49	; 0x31
 80137ea:	4628      	mov	r0, r5
	Temp = Temp & 0x10;
 80137ec:	f89d 5007 	ldrb.w	r5, [sp, #7]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 80137f0:	f000 fba2 	bl	8013f38 <VL53L1_RdByte>
 80137f4:	4320      	orrs	r0, r4
 80137f6:	b240      	sxtb	r0, r0
	if (status == 0){
 80137f8:	b960      	cbnz	r0, 8013814 <VL53L1X_CheckForDataReady+0x44>
		if ((Temp & 1) == IntPol)
 80137fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80137fe:	ea6f 1515 	mvn.w	r5, r5, lsr #4
 8013802:	f003 0301 	and.w	r3, r3, #1
 8013806:	f005 0501 	and.w	r5, r5, #1
 801380a:	42ab      	cmp	r3, r5
			*isDataReady = 1;
 801380c:	bf06      	itte	eq
 801380e:	2301      	moveq	r3, #1
 8013810:	7033      	strbeq	r3, [r6, #0]
		else
			*isDataReady = 0;
 8013812:	7030      	strbne	r0, [r6, #0]
	}
	return status;
}
 8013814:	b002      	add	sp, #8
 8013816:	bd70      	pop	{r4, r5, r6, pc}

08013818 <VL53L1X_SetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_SetTimingBudgetInMs(uint16_t dev, uint16_t TimingBudgetInMs)
{
 8013818:	b570      	push	{r4, r5, r6, lr}
 801381a:	b082      	sub	sp, #8
 801381c:	460c      	mov	r4, r1

VL53L1X_ERROR VL53L1X_GetDistanceMode(uint16_t dev, uint16_t *DM)
{
	uint8_t TempDM, status=0;

	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 801381e:	f10d 0207 	add.w	r2, sp, #7
 8013822:	214b      	movs	r1, #75	; 0x4b
{
 8013824:	4605      	mov	r5, r0
	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 8013826:	f000 fb87 	bl	8013f38 <VL53L1_RdByte>
	if (TempDM == 0x14)
		*DM=1;
	if(TempDM == 0x0A)
 801382a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801382e:	2b0a      	cmp	r3, #10
	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 8013830:	4606      	mov	r6, r0
	if(TempDM == 0x0A)
 8013832:	d01f      	beq.n	8013874 <VL53L1X_SetTimingBudgetInMs+0x5c>
		switch (TimingBudgetInMs) {
 8013834:	2c32      	cmp	r4, #50	; 0x32
 8013836:	f000 80a4 	beq.w	8013982 <VL53L1X_SetTimingBudgetInMs+0x16a>
 801383a:	d806      	bhi.n	801384a <VL53L1X_SetTimingBudgetInMs+0x32>
 801383c:	2c14      	cmp	r4, #20
 801383e:	f000 809e 	beq.w	801397e <VL53L1X_SetTimingBudgetInMs+0x166>
 8013842:	2c21      	cmp	r4, #33	; 0x21
 8013844:	d156      	bne.n	80138f4 <VL53L1X_SetTimingBudgetInMs+0xdc>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013846:	22d6      	movs	r2, #214	; 0xd6
 8013848:	e073      	b.n	8013932 <VL53L1X_SetTimingBudgetInMs+0x11a>
		switch (TimingBudgetInMs) {
 801384a:	2cc8      	cmp	r4, #200	; 0xc8
 801384c:	f000 808a 	beq.w	8013964 <VL53L1X_SetTimingBudgetInMs+0x14c>
 8013850:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 8013854:	d13f      	bne.n	80138d6 <VL53L1X_SetTimingBudgetInMs+0xbe>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013856:	f240 5291 	movw	r2, #1425	; 0x591
 801385a:	215e      	movs	r1, #94	; 0x5e
 801385c:	4628      	mov	r0, r5
 801385e:	f000 fb2f 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8013862:	f240 52c1 	movw	r2, #1473	; 0x5c1
 8013866:	2161      	movs	r1, #97	; 0x61
 8013868:	4628      	mov	r0, r5
 801386a:	f000 fb29 	bl	8013ec0 <VL53L1_WrWord>
}
 801386e:	4630      	mov	r0, r6
 8013870:	b002      	add	sp, #8
 8013872:	bd70      	pop	{r4, r5, r6, pc}
		switch (TimingBudgetInMs) {
 8013874:	2c64      	cmp	r4, #100	; 0x64
 8013876:	d068      	beq.n	801394a <VL53L1X_SetTimingBudgetInMs+0x132>
 8013878:	d80e      	bhi.n	8013898 <VL53L1X_SetTimingBudgetInMs+0x80>
 801387a:	2c21      	cmp	r4, #33	; 0x21
 801387c:	d058      	beq.n	8013930 <VL53L1X_SetTimingBudgetInMs+0x118>
 801387e:	2c32      	cmp	r4, #50	; 0x32
 8013880:	d11c      	bne.n	80138bc <VL53L1X_SetTimingBudgetInMs+0xa4>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013882:	22ad      	movs	r2, #173	; 0xad
 8013884:	215e      	movs	r1, #94	; 0x5e
 8013886:	4628      	mov	r0, r5
 8013888:	f000 fb1a 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 801388c:	22c6      	movs	r2, #198	; 0xc6
 801388e:	2161      	movs	r1, #97	; 0x61
 8013890:	4628      	mov	r0, r5
 8013892:	f000 fb15 	bl	8013ec0 <VL53L1_WrWord>
			break;
 8013896:	e7ea      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
		switch (TimingBudgetInMs) {
 8013898:	2cc8      	cmp	r4, #200	; 0xc8
 801389a:	d038      	beq.n	801390e <VL53L1X_SetTimingBudgetInMs+0xf6>
 801389c:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 80138a0:	d142      	bne.n	8013928 <VL53L1X_SetTimingBudgetInMs+0x110>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80138a2:	f240 428f 	movw	r2, #1167	; 0x48f
 80138a6:	215e      	movs	r1, #94	; 0x5e
 80138a8:	4628      	mov	r0, r5
 80138aa:	f000 fb09 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80138ae:	f240 42a4 	movw	r2, #1188	; 0x4a4
 80138b2:	2161      	movs	r1, #97	; 0x61
 80138b4:	4628      	mov	r0, r5
 80138b6:	f000 fb03 	bl	8013ec0 <VL53L1_WrWord>
			break;
 80138ba:	e7d8      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
		switch (TimingBudgetInMs) {
 80138bc:	2c14      	cmp	r4, #20
 80138be:	d133      	bne.n	8013928 <VL53L1X_SetTimingBudgetInMs+0x110>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80138c0:	221e      	movs	r2, #30
 80138c2:	215e      	movs	r1, #94	; 0x5e
 80138c4:	4628      	mov	r0, r5
 80138c6:	f000 fafb 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80138ca:	2222      	movs	r2, #34	; 0x22
 80138cc:	2161      	movs	r1, #97	; 0x61
 80138ce:	4628      	mov	r0, r5
 80138d0:	f000 faf6 	bl	8013ec0 <VL53L1_WrWord>
			break;
 80138d4:	e7cb      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
		switch (TimingBudgetInMs) {
 80138d6:	2c64      	cmp	r4, #100	; 0x64
 80138d8:	d126      	bne.n	8013928 <VL53L1X_SetTimingBudgetInMs+0x110>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80138da:	f240 22e1 	movw	r2, #737	; 0x2e1
 80138de:	215e      	movs	r1, #94	; 0x5e
 80138e0:	4628      	mov	r0, r5
 80138e2:	f000 faed 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80138e6:	f44f 7262 	mov.w	r2, #904	; 0x388
 80138ea:	2161      	movs	r1, #97	; 0x61
 80138ec:	4628      	mov	r0, r5
 80138ee:	f000 fae7 	bl	8013ec0 <VL53L1_WrWord>
			break;
 80138f2:	e7bc      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
		switch (TimingBudgetInMs) {
 80138f4:	2c0f      	cmp	r4, #15
 80138f6:	d117      	bne.n	8013928 <VL53L1X_SetTimingBudgetInMs+0x110>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80138f8:	221d      	movs	r2, #29
 80138fa:	215e      	movs	r1, #94	; 0x5e
 80138fc:	4628      	mov	r0, r5
 80138fe:	f000 fadf 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8013902:	2227      	movs	r2, #39	; 0x27
 8013904:	2161      	movs	r1, #97	; 0x61
 8013906:	4628      	mov	r0, r5
 8013908:	f000 fada 	bl	8013ec0 <VL53L1_WrWord>
			break;
 801390c:	e7af      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 801390e:	f240 22d9 	movw	r2, #729	; 0x2d9
 8013912:	215e      	movs	r1, #94	; 0x5e
 8013914:	4628      	mov	r0, r5
 8013916:	f000 fad3 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 801391a:	f44f 723e 	mov.w	r2, #760	; 0x2f8
 801391e:	2161      	movs	r1, #97	; 0x61
 8013920:	4628      	mov	r0, r5
 8013922:	f000 facd 	bl	8013ec0 <VL53L1_WrWord>
			break;
 8013926:	e7a2      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
			status = 1;
 8013928:	2601      	movs	r6, #1
}
 801392a:	4630      	mov	r0, r6
 801392c:	b002      	add	sp, #8
 801392e:	bd70      	pop	{r4, r5, r6, pc}
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013930:	2260      	movs	r2, #96	; 0x60
 8013932:	215e      	movs	r1, #94	; 0x5e
 8013934:	4628      	mov	r0, r5
 8013936:	f000 fac3 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 801393a:	226e      	movs	r2, #110	; 0x6e
 801393c:	2161      	movs	r1, #97	; 0x61
 801393e:	4628      	mov	r0, r5
 8013940:	f000 fabe 	bl	8013ec0 <VL53L1_WrWord>
}
 8013944:	4630      	mov	r0, r6
 8013946:	b002      	add	sp, #8
 8013948:	bd70      	pop	{r4, r5, r6, pc}
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 801394a:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 801394e:	215e      	movs	r1, #94	; 0x5e
 8013950:	4628      	mov	r0, r5
 8013952:	f000 fab5 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8013956:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
 801395a:	2161      	movs	r1, #97	; 0x61
 801395c:	4628      	mov	r0, r5
 801395e:	f000 faaf 	bl	8013ec0 <VL53L1_WrWord>
			break;
 8013962:	e784      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013964:	f240 32e1 	movw	r2, #993	; 0x3e1
 8013968:	215e      	movs	r1, #94	; 0x5e
 801396a:	4628      	mov	r0, r5
 801396c:	f000 faa8 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8013970:	f240 4296 	movw	r2, #1174	; 0x496
 8013974:	2161      	movs	r1, #97	; 0x61
 8013976:	4628      	mov	r0, r5
 8013978:	f000 faa2 	bl	8013ec0 <VL53L1_WrWord>
			break;
 801397c:	e777      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 801397e:	2251      	movs	r2, #81	; 0x51
 8013980:	e7d7      	b.n	8013932 <VL53L1X_SetTimingBudgetInMs+0x11a>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8013982:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8013986:	215e      	movs	r1, #94	; 0x5e
 8013988:	4628      	mov	r0, r5
 801398a:	f000 fa99 	bl	8013ec0 <VL53L1_WrWord>
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 801398e:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8013992:	2161      	movs	r1, #97	; 0x61
 8013994:	4628      	mov	r0, r5
 8013996:	f000 fa93 	bl	8013ec0 <VL53L1_WrWord>
			break;
 801399a:	e768      	b.n	801386e <VL53L1X_SetTimingBudgetInMs+0x56>

0801399c <VL53L1X_SetDistanceMode>:
{
 801399c:	b570      	push	{r4, r5, r6, lr}
 801399e:	b082      	sub	sp, #8
 80139a0:	460e      	mov	r6, r1
	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 80139a2:	f10d 0206 	add.w	r2, sp, #6
 80139a6:	215e      	movs	r1, #94	; 0x5e
{
 80139a8:	4605      	mov	r5, r0
	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 80139aa:	f000 fae9 	bl	8013f80 <VL53L1_RdWord>
	switch (Temp) {
 80139ae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80139b2:	f5b3 7fd7 	cmp.w	r3, #430	; 0x1ae
 80139b6:	f000 8089 	beq.w	8013acc <VL53L1X_SetDistanceMode+0x130>
 80139ba:	d81b      	bhi.n	80139f4 <VL53L1X_SetDistanceMode+0x58>
 80139bc:	2b51      	cmp	r3, #81	; 0x51
 80139be:	d017      	beq.n	80139f0 <VL53L1X_SetDistanceMode+0x54>
 80139c0:	d910      	bls.n	80139e4 <VL53L1X_SetDistanceMode+0x48>
 80139c2:	2bad      	cmp	r3, #173	; 0xad
 80139c4:	f000 8082 	beq.w	8013acc <VL53L1X_SetDistanceMode+0x130>
 80139c8:	2bd6      	cmp	r3, #214	; 0xd6
 80139ca:	d108      	bne.n	80139de <VL53L1X_SetDistanceMode+0x42>
			*pTimingBudget = 33;
 80139cc:	2421      	movs	r4, #33	; 0x21
	if (status != 0)
 80139ce:	b918      	cbnz	r0, 80139d8 <VL53L1X_SetDistanceMode+0x3c>
	switch (DM) {
 80139d0:	2e01      	cmp	r6, #1
 80139d2:	d056      	beq.n	8013a82 <VL53L1X_SetDistanceMode+0xe6>
 80139d4:	2e02      	cmp	r6, #2
 80139d6:	d02b      	beq.n	8013a30 <VL53L1X_SetDistanceMode+0x94>
		return 1;
 80139d8:	2001      	movs	r0, #1
}
 80139da:	b002      	add	sp, #8
 80139dc:	bd70      	pop	{r4, r5, r6, pc}
	switch (Temp) {
 80139de:	2b60      	cmp	r3, #96	; 0x60
 80139e0:	d0f4      	beq.n	80139cc <VL53L1X_SetDistanceMode+0x30>
 80139e2:	e7f9      	b.n	80139d8 <VL53L1X_SetDistanceMode+0x3c>
 80139e4:	2b1d      	cmp	r3, #29
 80139e6:	d101      	bne.n	80139ec <VL53L1X_SetDistanceMode+0x50>
			*pTimingBudget = 15;
 80139e8:	240f      	movs	r4, #15
 80139ea:	e7f0      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>
	switch (Temp) {
 80139ec:	2b1e      	cmp	r3, #30
 80139ee:	d1f3      	bne.n	80139d8 <VL53L1X_SetDistanceMode+0x3c>
 80139f0:	2414      	movs	r4, #20
 80139f2:	e7ec      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>
 80139f4:	f240 32e1 	movw	r2, #993	; 0x3e1
 80139f8:	4293      	cmp	r3, r2
 80139fa:	d065      	beq.n	8013ac8 <VL53L1X_SetDistanceMode+0x12c>
 80139fc:	d90a      	bls.n	8013a14 <VL53L1X_SetDistanceMode+0x78>
 80139fe:	f240 428f 	movw	r2, #1167	; 0x48f
 8013a02:	4293      	cmp	r3, r2
 8013a04:	d003      	beq.n	8013a0e <VL53L1X_SetDistanceMode+0x72>
 8013a06:	f240 5291 	movw	r2, #1425	; 0x591
 8013a0a:	4293      	cmp	r3, r2
 8013a0c:	d1e4      	bne.n	80139d8 <VL53L1X_SetDistanceMode+0x3c>
			*pTimingBudget = 500;
 8013a0e:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
 8013a12:	e7dc      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>
	switch (Temp) {
 8013a14:	f240 22d9 	movw	r2, #729	; 0x2d9
 8013a18:	4293      	cmp	r3, r2
 8013a1a:	d055      	beq.n	8013ac8 <VL53L1X_SetDistanceMode+0x12c>
 8013a1c:	f240 22e1 	movw	r2, #737	; 0x2e1
 8013a20:	4293      	cmp	r3, r2
 8013a22:	d101      	bne.n	8013a28 <VL53L1X_SetDistanceMode+0x8c>
			*pTimingBudget = 100;
 8013a24:	2464      	movs	r4, #100	; 0x64
 8013a26:	e7d2      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>
	switch (Temp) {
 8013a28:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8013a2c:	d0fa      	beq.n	8013a24 <VL53L1X_SetDistanceMode+0x88>
 8013a2e:	e7d3      	b.n	80139d8 <VL53L1X_SetDistanceMode+0x3c>
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x0A);
 8013a30:	220a      	movs	r2, #10
 8013a32:	214b      	movs	r1, #75	; 0x4b
 8013a34:	4628      	mov	r0, r5
 8013a36:	f000 fa27 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x0F);
 8013a3a:	220f      	movs	r2, #15
 8013a3c:	2160      	movs	r1, #96	; 0x60
 8013a3e:	4628      	mov	r0, r5
 8013a40:	f000 fa22 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x0D);
 8013a44:	220d      	movs	r2, #13
 8013a46:	2163      	movs	r1, #99	; 0x63
 8013a48:	4628      	mov	r0, r5
 8013a4a:	f000 fa1d 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0xB8);
 8013a4e:	22b8      	movs	r2, #184	; 0xb8
 8013a50:	2169      	movs	r1, #105	; 0x69
 8013a52:	4628      	mov	r0, r5
 8013a54:	f000 fa18 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0F0D);
 8013a58:	f640 720d 	movw	r2, #3853	; 0xf0d
 8013a5c:	2178      	movs	r1, #120	; 0x78
 8013a5e:	4628      	mov	r0, r5
 8013a60:	f000 fa2e 	bl	8013ec0 <VL53L1_WrWord>
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0E0E);
 8013a64:	f640 620e 	movw	r2, #3598	; 0xe0e
 8013a68:	217a      	movs	r1, #122	; 0x7a
 8013a6a:	4628      	mov	r0, r5
 8013a6c:	f000 fa28 	bl	8013ec0 <VL53L1_WrWord>
	if (status == 0)
 8013a70:	2800      	cmp	r0, #0
 8013a72:	d1b2      	bne.n	80139da <VL53L1X_SetDistanceMode+0x3e>
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8013a74:	4621      	mov	r1, r4
 8013a76:	4628      	mov	r0, r5
}
 8013a78:	b002      	add	sp, #8
 8013a7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8013a7e:	f7ff becb 	b.w	8013818 <VL53L1X_SetTimingBudgetInMs>
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x14);
 8013a82:	2214      	movs	r2, #20
 8013a84:	214b      	movs	r1, #75	; 0x4b
 8013a86:	4628      	mov	r0, r5
 8013a88:	f000 f9fe 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x07);
 8013a8c:	2207      	movs	r2, #7
 8013a8e:	2160      	movs	r1, #96	; 0x60
 8013a90:	4628      	mov	r0, r5
 8013a92:	f000 f9f9 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x05);
 8013a96:	2205      	movs	r2, #5
 8013a98:	2163      	movs	r1, #99	; 0x63
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	f000 f9f4 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0x38);
 8013aa0:	2238      	movs	r2, #56	; 0x38
 8013aa2:	2169      	movs	r1, #105	; 0x69
 8013aa4:	4628      	mov	r0, r5
 8013aa6:	f000 f9ef 	bl	8013e88 <VL53L1_WrByte>
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0705);
 8013aaa:	f240 7205 	movw	r2, #1797	; 0x705
 8013aae:	2178      	movs	r1, #120	; 0x78
 8013ab0:	4628      	mov	r0, r5
 8013ab2:	f000 fa05 	bl	8013ec0 <VL53L1_WrWord>
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0606);
 8013ab6:	f240 6206 	movw	r2, #1542	; 0x606
 8013aba:	217a      	movs	r1, #122	; 0x7a
 8013abc:	4628      	mov	r0, r5
 8013abe:	f000 f9ff 	bl	8013ec0 <VL53L1_WrWord>
	if (status == 0)
 8013ac2:	2800      	cmp	r0, #0
 8013ac4:	d189      	bne.n	80139da <VL53L1X_SetDistanceMode+0x3e>
 8013ac6:	e7d5      	b.n	8013a74 <VL53L1X_SetDistanceMode+0xd8>
			*pTimingBudget = 200;
 8013ac8:	24c8      	movs	r4, #200	; 0xc8
 8013aca:	e780      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>
			*pTimingBudget = 50;
 8013acc:	2432      	movs	r4, #50	; 0x32
 8013ace:	e77e      	b.n	80139ce <VL53L1X_SetDistanceMode+0x32>

08013ad0 <VL53L1X_SetInterMeasurementInMs>:
		*DM=2;
	return status;
}

VL53L1X_ERROR VL53L1X_SetInterMeasurementInMs(uint16_t dev, uint32_t InterMeasMs)
{
 8013ad0:	b570      	push	{r4, r5, r6, lr}
 8013ad2:	b082      	sub	sp, #8
	uint16_t ClockPLL;
	VL53L1X_ERROR status = 0;

	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8013ad4:	f10d 0206 	add.w	r2, sp, #6
{
 8013ad8:	460e      	mov	r6, r1
	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8013ada:	21de      	movs	r1, #222	; 0xde
{
 8013adc:	4605      	mov	r5, r0
	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8013ade:	f000 fa4f 	bl	8013f80 <VL53L1_RdWord>
	ClockPLL = ClockPLL&0x3FF;
 8013ae2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013ae6:	f3c3 0309 	ubfx	r3, r3, #0, #10
	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8013aea:	4604      	mov	r4, r0
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 8013aec:	fb06 f003 	mul.w	r0, r6, r3
	ClockPLL = ClockPLL&0x3FF;
 8013af0:	f8ad 3006 	strh.w	r3, [sp, #6]
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 8013af4:	f7ec fd06 	bl	8000504 <__aeabi_ui2d>
 8013af8:	a307      	add	r3, pc, #28	; (adr r3, 8013b18 <VL53L1X_SetInterMeasurementInMs+0x48>)
 8013afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013afe:	f7ec fd7b 	bl	80005f8 <__aeabi_dmul>
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
 8013b02:	f7ed f851 	bl	8000ba8 <__aeabi_d2uiz>
 8013b06:	216c      	movs	r1, #108	; 0x6c
 8013b08:	4602      	mov	r2, r0
 8013b0a:	4628      	mov	r0, r5
 8013b0c:	f000 f9f4 	bl	8013ef8 <VL53L1_WrDWord>
	return status;

}
 8013b10:	4620      	mov	r0, r4
 8013b12:	b002      	add	sp, #8
 8013b14:	bd70      	pop	{r4, r5, r6, pc}
 8013b16:	bf00      	nop
 8013b18:	33333333 	.word	0x33333333
 8013b1c:	3ff13333 	.word	0x3ff13333

08013b20 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8013b20:	b510      	push	{r4, lr}
 8013b22:	b082      	sub	sp, #8
 8013b24:	460c      	mov	r4, r1
	VL53L1X_ERROR status = 0;
	uint8_t tmp = 0;
 8013b26:	2300      	movs	r3, #0

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8013b28:	f10d 0207 	add.w	r2, sp, #7
 8013b2c:	21e5      	movs	r1, #229	; 0xe5
	uint8_t tmp = 0;
 8013b2e:	f88d 3007 	strb.w	r3, [sp, #7]
	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8013b32:	f000 fa01 	bl	8013f38 <VL53L1_RdByte>
	*state = tmp;
 8013b36:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013b3a:	7023      	strb	r3, [r4, #0]
	return status;
}
 8013b3c:	b002      	add	sp, #8
 8013b3e:	bd10      	pop	{r4, pc}

08013b40 <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 8013b40:	b510      	push	{r4, lr}
 8013b42:	b082      	sub	sp, #8
 8013b44:	460c      	mov	r4, r1
	VL53L1X_ERROR status = 0;
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 8013b46:	f10d 0206 	add.w	r2, sp, #6
 8013b4a:	2196      	movs	r1, #150	; 0x96
 8013b4c:	f000 fa18 	bl	8013f80 <VL53L1_RdWord>
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8013b50:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013b54:	8023      	strh	r3, [r4, #0]
	return status;
}
 8013b56:	b002      	add	sp, #8
 8013b58:	bd10      	pop	{r4, pc}
 8013b5a:	bf00      	nop

08013b5c <VL53L1X_GetSignalRate>:
	*ambPerSp=(uint16_t) (200.0 * AmbientRate / SpNb);
	return status;
}

VL53L1X_ERROR VL53L1X_GetSignalRate(uint16_t dev, uint16_t *signal)
{
 8013b5c:	b510      	push	{r4, lr}
 8013b5e:	b082      	sub	sp, #8
 8013b60:	460c      	mov	r4, r1
	VL53L1X_ERROR status = 0;
	uint16_t tmp;

	status |= VL53L1_RdWord(dev,
 8013b62:	f10d 0206 	add.w	r2, sp, #6
 8013b66:	2198      	movs	r1, #152	; 0x98
 8013b68:	f000 fa0a 	bl	8013f80 <VL53L1_RdWord>
		VL53L1_RESULT__PEAK_SIGNAL_COUNT_RATE_CROSSTALK_CORRECTED_MCPS_SD0, &tmp);
	*signal = tmp*8;
 8013b6c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013b70:	00db      	lsls	r3, r3, #3
 8013b72:	8023      	strh	r3, [r4, #0]
	return status;
}
 8013b74:	b002      	add	sp, #8
 8013b76:	bd10      	pop	{r4, pc}

08013b78 <VL53L1X_GetSpadNb>:

VL53L1X_ERROR VL53L1X_GetSpadNb(uint16_t dev, uint16_t *spNb)
{
 8013b78:	b510      	push	{r4, lr}
 8013b7a:	b082      	sub	sp, #8
 8013b7c:	460c      	mov	r4, r1
	VL53L1X_ERROR status = 0;
	uint16_t tmp;

	status |= VL53L1_RdWord(dev,
 8013b7e:	f10d 0206 	add.w	r2, sp, #6
 8013b82:	218c      	movs	r1, #140	; 0x8c
 8013b84:	f000 f9fc 	bl	8013f80 <VL53L1_RdWord>
			      VL53L1_RESULT__DSS_ACTUAL_EFFECTIVE_SPADS_SD0, &tmp);
	*spNb = tmp >> 8;
 8013b88:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013b8c:	0a1b      	lsrs	r3, r3, #8
 8013b8e:	8023      	strh	r3, [r4, #0]
	return status;
}
 8013b90:	b002      	add	sp, #8
 8013b92:	bd10      	pop	{r4, pc}

08013b94 <VL53L1X_GetRangeStatus>:
	*ambRate = tmp*8;
	return status;
}

VL53L1X_ERROR VL53L1X_GetRangeStatus(uint16_t dev, uint8_t *rangeStatus)
{
 8013b94:	b510      	push	{r4, lr}
	VL53L1X_ERROR status = 0;
	uint8_t RgSt;

	*rangeStatus = 255;
 8013b96:	23ff      	movs	r3, #255	; 0xff
{
 8013b98:	b082      	sub	sp, #8
	*rangeStatus = 255;
 8013b9a:	700b      	strb	r3, [r1, #0]
{
 8013b9c:	460c      	mov	r4, r1
	status |= VL53L1_RdByte(dev, VL53L1_RESULT__RANGE_STATUS, &RgSt);
 8013b9e:	f10d 0207 	add.w	r2, sp, #7
 8013ba2:	2189      	movs	r1, #137	; 0x89
 8013ba4:	f000 f9c8 	bl	8013f38 <VL53L1_RdByte>
	RgSt = RgSt & 0x1F;
 8013ba8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013bac:	f003 031f 	and.w	r3, r3, #31
	if (RgSt < 24)
 8013bb0:	2b17      	cmp	r3, #23
 8013bb2:	d802      	bhi.n	8013bba <VL53L1X_GetRangeStatus+0x26>
		*rangeStatus = status_rtn[RgSt];
 8013bb4:	4a02      	ldr	r2, [pc, #8]	; (8013bc0 <VL53L1X_GetRangeStatus+0x2c>)
 8013bb6:	5cd3      	ldrb	r3, [r2, r3]
 8013bb8:	7023      	strb	r3, [r4, #0]
	return status;
}
 8013bba:	b002      	add	sp, #8
 8013bbc:	bd10      	pop	{r4, pc}
 8013bbe:	bf00      	nop
 8013bc0:	08021b40 	.word	0x08021b40

08013bc4 <VL53L1X_SetOffset>:
VL53L1X_ERROR VL53L1X_SetOffset(uint16_t dev, int16_t OffsetValue)
{
	VL53L1X_ERROR status = 0;
	int16_t Temp;

	Temp = (OffsetValue*4);
 8013bc4:	0089      	lsls	r1, r1, #2
{
 8013bc6:	b538      	push	{r3, r4, r5, lr}
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM,
 8013bc8:	b28a      	uxth	r2, r1
 8013bca:	211e      	movs	r1, #30
{
 8013bcc:	4605      	mov	r5, r0
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM,
 8013bce:	f000 f977 	bl	8013ec0 <VL53L1_WrWord>
			(uint16_t)Temp);
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013bd2:	2200      	movs	r2, #0
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM,
 8013bd4:	4604      	mov	r4, r0
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013bd6:	2120      	movs	r1, #32
 8013bd8:	4628      	mov	r0, r5
 8013bda:	f000 f971 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013bde:	2200      	movs	r2, #0
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013be0:	4304      	orrs	r4, r0
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013be2:	2122      	movs	r1, #34	; 0x22
 8013be4:	4628      	mov	r0, r5
 8013be6:	f000 f96b 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013bea:	b264      	sxtb	r4, r4
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013bec:	4320      	orrs	r0, r4
	return status;
}
 8013bee:	b240      	sxtb	r0, r0
 8013bf0:	bd38      	pop	{r3, r4, r5, pc}
 8013bf2:	bf00      	nop

08013bf4 <VL53L1X_SetXtalk>:
	*offset = (int16_t)(Temp);
	return status;
}

VL53L1X_ERROR VL53L1X_SetXtalk(uint16_t dev, uint16_t XtalkValue)
{
 8013bf4:	b570      	push	{r4, r5, r6, lr}
/* XTalkValue in count per second to avoid float type */
	VL53L1X_ERROR status = 0;

	status |= VL53L1_WrWord(dev,
 8013bf6:	2200      	movs	r2, #0
{
 8013bf8:	460d      	mov	r5, r1
	status |= VL53L1_WrWord(dev,
 8013bfa:	2118      	movs	r1, #24
{
 8013bfc:	4606      	mov	r6, r0
	status |= VL53L1_WrWord(dev,
 8013bfe:	f000 f95f 	bl	8013ec0 <VL53L1_WrWord>
			ALGO__CROSSTALK_COMPENSATION_X_PLANE_GRADIENT_KCPS,
			0x0000);
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_Y_PLANE_GRADIENT_KCPS,
 8013c02:	2200      	movs	r2, #0
 8013c04:	211a      	movs	r1, #26
	status |= VL53L1_WrWord(dev,
 8013c06:	4604      	mov	r4, r0
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_Y_PLANE_GRADIENT_KCPS,
 8013c08:	4630      	mov	r0, r6
 8013c0a:	f000 f959 	bl	8013ec0 <VL53L1_WrWord>
			0x0000);
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_PLANE_OFFSET_KCPS,
			(XtalkValue<<9)/1000); /* * << 9 (7.9 format) and /1000 to convert cps to kpcs */
 8013c0e:	4a07      	ldr	r2, [pc, #28]	; (8013c2c <VL53L1X_SetXtalk+0x38>)
 8013c10:	026d      	lsls	r5, r5, #9
 8013c12:	fba2 3205 	umull	r3, r2, r2, r5
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_Y_PLANE_GRADIENT_KCPS,
 8013c16:	4304      	orrs	r4, r0
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_PLANE_OFFSET_KCPS,
 8013c18:	0992      	lsrs	r2, r2, #6
 8013c1a:	2116      	movs	r1, #22
 8013c1c:	4630      	mov	r0, r6
 8013c1e:	f000 f94f 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_Y_PLANE_GRADIENT_KCPS,
 8013c22:	b264      	sxtb	r4, r4
	status |= VL53L1_WrWord(dev, ALGO__CROSSTALK_COMPENSATION_PLANE_OFFSET_KCPS,
 8013c24:	4320      	orrs	r0, r4
	return status;
}
 8013c26:	b240      	sxtb	r0, r0
 8013c28:	bd70      	pop	{r4, r5, r6, pc}
 8013c2a:	bf00      	nop
 8013c2c:	10624dd3 	.word	0x10624dd3

08013c30 <VL53L1X_SetROI>:
	*ROICenter = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_SetROI(uint16_t dev, uint16_t X, uint16_t Y)
{
 8013c30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013c34:	b083      	sub	sp, #12
 8013c36:	460d      	mov	r5, r1
 8013c38:	4690      	mov	r8, r2
	uint8_t OpticalCenter;
	VL53L1X_ERROR status = 0;

	status |=VL53L1_RdByte(dev, VL53L1_ROI_CONFIG__MODE_ROI_CENTRE_SPAD, &OpticalCenter);
 8013c3a:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8013c3e:	f10d 0207 	add.w	r2, sp, #7
{
 8013c42:	4607      	mov	r7, r0
	status |=VL53L1_RdByte(dev, VL53L1_ROI_CONFIG__MODE_ROI_CENTRE_SPAD, &OpticalCenter);
 8013c44:	f000 f978 	bl	8013f38 <VL53L1_RdByte>
 8013c48:	2d10      	cmp	r5, #16
 8013c4a:	462e      	mov	r6, r5
 8013c4c:	bf28      	it	cs
 8013c4e:	2610      	movcs	r6, #16
 8013c50:	f1b8 0f10 	cmp.w	r8, #16
 8013c54:	46c1      	mov	r9, r8
 8013c56:	bf28      	it	cs
 8013c58:	f04f 0910 	movcs.w	r9, #16
	if (X > 16)
		X = 16;
	if (Y > 16)
		Y = 16;
	if (X > 10 || Y > 10){
 8013c5c:	2d0a      	cmp	r5, #10
	status |=VL53L1_RdByte(dev, VL53L1_ROI_CONFIG__MODE_ROI_CENTRE_SPAD, &OpticalCenter);
 8013c5e:	4604      	mov	r4, r0
	if (X > 10 || Y > 10){
 8013c60:	d802      	bhi.n	8013c68 <VL53L1X_SetROI+0x38>
 8013c62:	f1b8 0f0a 	cmp.w	r8, #10
 8013c66:	d917      	bls.n	8013c98 <VL53L1X_SetROI+0x68>
		OpticalCenter = 199;
 8013c68:	22c7      	movs	r2, #199	; 0xc7
 8013c6a:	f88d 2007 	strb.w	r2, [sp, #7]
	}
	status |= VL53L1_WrByte(dev, ROI_CONFIG__USER_ROI_CENTRE_SPAD, OpticalCenter);
 8013c6e:	217f      	movs	r1, #127	; 0x7f
 8013c70:	4638      	mov	r0, r7
 8013c72:	f000 f909 	bl	8013e88 <VL53L1_WrByte>
	status |= VL53L1_WrByte(dev, ROI_CONFIG__USER_ROI_REQUESTED_GLOBAL_XY_SIZE,
		       (Y - 1) << 4 | (X - 1));
 8013c76:	3e01      	subs	r6, #1
 8013c78:	f109 32ff 	add.w	r2, r9, #4294967295
 8013c7c:	ea46 1202 	orr.w	r2, r6, r2, lsl #4
	status |= VL53L1_WrByte(dev, ROI_CONFIG__USER_ROI_CENTRE_SPAD, OpticalCenter);
 8013c80:	4605      	mov	r5, r0
	status |= VL53L1_WrByte(dev, ROI_CONFIG__USER_ROI_REQUESTED_GLOBAL_XY_SIZE,
 8013c82:	b2d2      	uxtb	r2, r2
 8013c84:	2180      	movs	r1, #128	; 0x80
 8013c86:	4638      	mov	r0, r7
 8013c88:	f000 f8fe 	bl	8013e88 <VL53L1_WrByte>
 8013c8c:	4328      	orrs	r0, r5
 8013c8e:	4320      	orrs	r0, r4
	return status;
}
 8013c90:	b240      	sxtb	r0, r0
 8013c92:	b003      	add	sp, #12
 8013c94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	status |= VL53L1_WrByte(dev, ROI_CONFIG__USER_ROI_CENTRE_SPAD, OpticalCenter);
 8013c98:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013c9c:	e7e7      	b.n	8013c6e <VL53L1X_SetROI+0x3e>
 8013c9e:	bf00      	nop

08013ca0 <VL53L1X_CalibrateOffset>:
#define ALGO__PART_TO_PART_RANGE_OFFSET_MM	0x001E
#define MM_CONFIG__INNER_OFFSET_MM			0x0020
#define MM_CONFIG__OUTER_OFFSET_MM 			0x0022

int8_t VL53L1X_CalibrateOffset(uint16_t dev, uint16_t TargetDistInMm, int16_t *offset)
{
 8013ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ca4:	4691      	mov	r9, r2
 8013ca6:	b083      	sub	sp, #12
	uint8_t i, tmp;
	int16_t AverageDistance = 0;
	uint16_t distance;
	VL53L1X_ERROR status = 0;

	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, 0x0);
 8013ca8:	2200      	movs	r2, #0
{
 8013caa:	4688      	mov	r8, r1
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, 0x0);
 8013cac:	211e      	movs	r1, #30
{
 8013cae:	4604      	mov	r4, r0
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, 0x0);
 8013cb0:	f000 f906 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013cb4:	2200      	movs	r2, #0
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, 0x0);
 8013cb6:	4605      	mov	r5, r0
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013cb8:	2120      	movs	r1, #32
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f000 f900 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013cc0:	2200      	movs	r2, #0
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013cc2:	4305      	orrs	r5, r0
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013cc4:	2122      	movs	r1, #34	; 0x22
 8013cc6:	4620      	mov	r0, r4
 8013cc8:	f000 f8fa 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 8013ccc:	b26d      	sxtb	r5, r5
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013cce:	4305      	orrs	r5, r0
	status |= VL53L1X_StartRanging(dev);	/* Enable VL53L1X sensor */
 8013cd0:	4620      	mov	r0, r4
 8013cd2:	f7ff fd75 	bl	80137c0 <VL53L1X_StartRanging>
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8013cd6:	b26d      	sxtb	r5, r5
	status |= VL53L1X_StartRanging(dev);	/* Enable VL53L1X sensor */
 8013cd8:	4328      	orrs	r0, r5
	int16_t AverageDistance = 0;
 8013cda:	2600      	movs	r6, #0
	status |= VL53L1X_StartRanging(dev);	/* Enable VL53L1X sensor */
 8013cdc:	fa4f fa80 	sxtb.w	sl, r0
 8013ce0:	2532      	movs	r5, #50	; 0x32
	for (i = 0; i < 50; i++) {
		tmp = 0;
 8013ce2:	4637      	mov	r7, r6
 8013ce4:	f88d 7005 	strb.w	r7, [sp, #5]
		while (tmp == 0){
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8013ce8:	f10d 0105 	add.w	r1, sp, #5
 8013cec:	4620      	mov	r0, r4
 8013cee:	f7ff fd6f 	bl	80137d0 <VL53L1X_CheckForDataReady>
		while (tmp == 0){
 8013cf2:	f89d 3005 	ldrb.w	r3, [sp, #5]
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8013cf6:	ea4a 0000 	orr.w	r0, sl, r0
 8013cfa:	fa4f fa80 	sxtb.w	sl, r0
		while (tmp == 0){
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d0f2      	beq.n	8013ce8 <VL53L1X_CalibrateOffset+0x48>
		}
		status |= VL53L1X_GetDistance(dev, &distance);
 8013d02:	f10d 0106 	add.w	r1, sp, #6
 8013d06:	4620      	mov	r0, r4
 8013d08:	f7ff ff1a 	bl	8013b40 <VL53L1X_GetDistance>
 8013d0c:	4683      	mov	fp, r0
		status |= VL53L1X_ClearInterrupt(dev);
 8013d0e:	4620      	mov	r0, r4
 8013d10:	f7ff fd52 	bl	80137b8 <VL53L1X_ClearInterrupt>
		AverageDistance = AverageDistance + distance;
 8013d14:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013d18:	ea4b 0a0a 	orr.w	sl, fp, sl
	for (i = 0; i < 50; i++) {
 8013d1c:	3d01      	subs	r5, #1
		status |= VL53L1X_ClearInterrupt(dev);
 8013d1e:	ea4a 0000 	orr.w	r0, sl, r0
		AverageDistance = AverageDistance + distance;
 8013d22:	441e      	add	r6, r3
	for (i = 0; i < 50; i++) {
 8013d24:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
		status |= VL53L1X_ClearInterrupt(dev);
 8013d28:	fa4f fa80 	sxtb.w	sl, r0
		AverageDistance = AverageDistance + distance;
 8013d2c:	b236      	sxth	r6, r6
	for (i = 0; i < 50; i++) {
 8013d2e:	d1d9      	bne.n	8013ce4 <VL53L1X_CalibrateOffset+0x44>
	}
	status |= VL53L1X_StopRanging(dev);
 8013d30:	4620      	mov	r0, r4
 8013d32:	f7ff fd49 	bl	80137c8 <VL53L1X_StopRanging>
	AverageDistance = AverageDistance / 50;
 8013d36:	4a0c      	ldr	r2, [pc, #48]	; (8013d68 <VL53L1X_CalibrateOffset+0xc8>)
 8013d38:	fb82 3206 	smull	r3, r2, r2, r6
 8013d3c:	17f3      	asrs	r3, r6, #31
 8013d3e:	ebc3 1322 	rsb	r3, r3, r2, asr #4
	*offset = TargetDistInMm - AverageDistance;
 8013d42:	eba8 0303 	sub.w	r3, r8, r3
 8013d46:	b29b      	uxth	r3, r3
 8013d48:	f8a9 3000 	strh.w	r3, [r9]
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, *offset*4);
 8013d4c:	009b      	lsls	r3, r3, #2
	status |= VL53L1X_StopRanging(dev);
 8013d4e:	4605      	mov	r5, r0
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, *offset*4);
 8013d50:	b29a      	uxth	r2, r3
 8013d52:	4620      	mov	r0, r4
 8013d54:	211e      	movs	r1, #30
 8013d56:	f000 f8b3 	bl	8013ec0 <VL53L1_WrWord>
 8013d5a:	ea45 050a 	orr.w	r5, r5, sl
 8013d5e:	4328      	orrs	r0, r5
	return status;
}
 8013d60:	b240      	sxtb	r0, r0
 8013d62:	b003      	add	sp, #12
 8013d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d68:	51eb851f 	.word	0x51eb851f

08013d6c <VL53L1X_CalibrateXtalk>:

int8_t VL53L1X_CalibrateXtalk(uint16_t dev, uint16_t TargetDistInMm, uint16_t *xtalk)
{
 8013d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d70:	ed2d 8b04 	vpush	{d8-d9}
	uint8_t i, tmp;
	float AverageSignalRate = 0;
	float AverageDistance = 0;
	float AverageSpadNb = 0;
	uint16_t distance = 0, spadNum;
 8013d74:	2500      	movs	r5, #0
{
 8013d76:	b082      	sub	sp, #8
 8013d78:	4604      	mov	r4, r0
 8013d7a:	ee09 1a90 	vmov	s19, r1
 8013d7e:	4616      	mov	r6, r2
	uint16_t sr;
	VL53L1X_ERROR status = 0;
	uint32_t calXtalk;

	status |= VL53L1_WrWord(dev, 0x0016,0);
 8013d80:	2116      	movs	r1, #22
 8013d82:	462a      	mov	r2, r5
	uint16_t distance = 0, spadNum;
 8013d84:	f8ad 5002 	strh.w	r5, [sp, #2]
	status |= VL53L1_WrWord(dev, 0x0016,0);
 8013d88:	f000 f89a 	bl	8013ec0 <VL53L1_WrWord>
	status |= VL53L1X_StartRanging(dev);
 8013d8c:	4620      	mov	r0, r4
	float AverageSpadNb = 0;
 8013d8e:	ed9f 8a3b 	vldr	s16, [pc, #236]	; 8013e7c <VL53L1X_CalibrateXtalk+0x110>
	status |= VL53L1X_StartRanging(dev);
 8013d92:	f7ff fd15 	bl	80137c0 <VL53L1X_StartRanging>
	float AverageDistance = 0;
 8013d96:	eeb0 9a48 	vmov.f32	s18, s16
	float AverageSignalRate = 0;
 8013d9a:	eef0 8a48 	vmov.f32	s17, s16
	status |= VL53L1X_StartRanging(dev);
 8013d9e:	2732      	movs	r7, #50	; 0x32
	for (i = 0; i < 50; i++) {
		tmp = 0;
 8013da0:	f88d 5001 	strb.w	r5, [sp, #1]
		while (tmp == 0){
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8013da4:	f10d 0101 	add.w	r1, sp, #1
 8013da8:	4620      	mov	r0, r4
 8013daa:	f7ff fd11 	bl	80137d0 <VL53L1X_CheckForDataReady>
		while (tmp == 0){
 8013dae:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d0f6      	beq.n	8013da4 <VL53L1X_CalibrateXtalk+0x38>
		}
		status |= VL53L1X_GetSignalRate(dev, &sr);
 8013db6:	f10d 0106 	add.w	r1, sp, #6
 8013dba:	4620      	mov	r0, r4
 8013dbc:	f7ff fece 	bl	8013b5c <VL53L1X_GetSignalRate>
		status |= VL53L1X_GetDistance(dev, &distance);
 8013dc0:	f10d 0102 	add.w	r1, sp, #2
 8013dc4:	4620      	mov	r0, r4
 8013dc6:	f7ff febb 	bl	8013b40 <VL53L1X_GetDistance>
		status |= VL53L1X_ClearInterrupt(dev);
 8013dca:	4620      	mov	r0, r4
 8013dcc:	f7ff fcf4 	bl	80137b8 <VL53L1X_ClearInterrupt>
		AverageDistance = AverageDistance + distance;
 8013dd0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8013dd4:	ee07 3a90 	vmov	s15, r3
 8013dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		status = VL53L1X_GetSpadNb(dev, &spadNum);
 8013ddc:	a901      	add	r1, sp, #4
 8013dde:	4620      	mov	r0, r4
		AverageDistance = AverageDistance + distance;
 8013de0:	ee39 9a27 	vadd.f32	s18, s18, s15
		status = VL53L1X_GetSpadNb(dev, &spadNum);
 8013de4:	f7ff fec8 	bl	8013b78 <VL53L1X_GetSpadNb>
		AverageSpadNb = AverageSpadNb + spadNum;
 8013de8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8013dec:	ee07 3a10 	vmov	s14, r3
		AverageSignalRate =
		    AverageSignalRate + sr;
 8013df0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013df4:	ee07 3a90 	vmov	s15, r3
		AverageSpadNb = AverageSpadNb + spadNum;
 8013df8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		    AverageSignalRate + sr;
 8013dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	for (i = 0; i < 50; i++) {
 8013e00:	1e7b      	subs	r3, r7, #1
 8013e02:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
		AverageSpadNb = AverageSpadNb + spadNum;
 8013e06:	ee38 8a07 	vadd.f32	s16, s16, s14
		AverageSignalRate =
 8013e0a:	ee78 8aa7 	vadd.f32	s17, s17, s15
		status = VL53L1X_GetSpadNb(dev, &spadNum);
 8013e0e:	4680      	mov	r8, r0
	for (i = 0; i < 50; i++) {
 8013e10:	d1c6      	bne.n	8013da0 <VL53L1X_CalibrateXtalk+0x34>
	}
	status |= VL53L1X_StopRanging(dev);
 8013e12:	4620      	mov	r0, r4
 8013e14:	f7ff fcd8 	bl	80137c8 <VL53L1X_StopRanging>
	AverageDistance = AverageDistance / 50;
 8013e18:	eddf 7a19 	vldr	s15, [pc, #100]	; 8013e80 <VL53L1X_CalibrateXtalk+0x114>
	AverageSpadNb = AverageSpadNb / 50;
	AverageSignalRate = AverageSignalRate / 50;
	/* Calculate Xtalk value */
	calXtalk = (uint16_t)(512*(AverageSignalRate*(1-(AverageDistance/TargetDistInMm)))/AverageSpadNb);
 8013e1c:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8013e84 <VL53L1X_CalibrateXtalk+0x118>
	AverageDistance = AverageDistance / 50;
 8013e20:	eec9 4a27 	vdiv.f32	s9, s18, s15
	status |= VL53L1X_StopRanging(dev);
 8013e24:	4605      	mov	r5, r0
	if(calXtalk  > 0xffff)
		calXtalk = 0xffff;
	*xtalk = (uint16_t)((calXtalk*1000)>>9);
	status |= VL53L1_WrWord(dev, 0x0016, (uint16_t)calXtalk);
 8013e26:	2116      	movs	r1, #22
 8013e28:	4620      	mov	r0, r4
 8013e2a:	ea45 0508 	orr.w	r5, r5, r8
	calXtalk = (uint16_t)(512*(AverageSignalRate*(1-(AverageDistance/TargetDistInMm)))/AverageSpadNb);
 8013e2e:	eeb8 7ae9 	vcvt.f32.s32	s14, s19
	AverageSignalRate = AverageSignalRate / 50;
 8013e32:	eec8 5aa7 	vdiv.f32	s11, s17, s15
	calXtalk = (uint16_t)(512*(AverageSignalRate*(1-(AverageDistance/TargetDistInMm)))/AverageSpadNb);
 8013e36:	ee84 5a87 	vdiv.f32	s10, s9, s14
	AverageSpadNb = AverageSpadNb / 50;
 8013e3a:	eec8 6a27 	vdiv.f32	s13, s16, s15
	calXtalk = (uint16_t)(512*(AverageSignalRate*(1-(AverageDistance/TargetDistInMm)))/AverageSpadNb);
 8013e3e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013e42:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8013e46:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013e4a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013e4e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8013e52:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8013e56:	ee17 3a90 	vmov	r3, s15
 8013e5a:	b29a      	uxth	r2, r3
	*xtalk = (uint16_t)((calXtalk*1000)>>9);
 8013e5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013e60:	fb02 f303 	mul.w	r3, r2, r3
 8013e64:	0a5b      	lsrs	r3, r3, #9
 8013e66:	8033      	strh	r3, [r6, #0]
	status |= VL53L1_WrWord(dev, 0x0016, (uint16_t)calXtalk);
 8013e68:	f000 f82a 	bl	8013ec0 <VL53L1_WrWord>
 8013e6c:	4328      	orrs	r0, r5
	return status;
}
 8013e6e:	b240      	sxtb	r0, r0
 8013e70:	b002      	add	sp, #8
 8013e72:	ecbd 8b04 	vpop	{d8-d9}
 8013e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e7a:	bf00      	nop
 8013e7c:	00000000 	.word	0x00000000
 8013e80:	42480000 	.word	0x42480000
 8013e84:	44000000 	.word	0x44000000

08013e88 <VL53L1_WrByte>:

done:
    return Status;
}

int8_t VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8013e88:	b510      	push	{r4, lr}
    int8_t Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8013e8a:	4c0b      	ldr	r4, [pc, #44]	; (8013eb8 <VL53L1_WrByte+0x30>)
int8_t VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8013e8c:	b082      	sub	sp, #8
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013e8e:	230d      	movs	r3, #13
    _I2CBuffer[0] = index>>8;
 8013e90:	fa91 fc91 	rev16.w	ip, r1
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013e94:	9300      	str	r3, [sp, #0]
 8013e96:	4601      	mov	r1, r0
    _I2CBuffer[1] = index&0xFF;
    _I2CBuffer[2] = data;
 8013e98:	70a2      	strb	r2, [r4, #2]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013e9a:	2303      	movs	r3, #3
 8013e9c:	4622      	mov	r2, r4
 8013e9e:	4807      	ldr	r0, [pc, #28]	; (8013ebc <VL53L1_WrByte+0x34>)
    _I2CBuffer[0] = index>>8;
 8013ea0:	f8a4 c000 	strh.w	ip, [r4]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013ea4:	f7f0 f916 	bl	80040d4 <HAL_I2C_Master_Transmit>

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);

    if (status_int != 0) {
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8013ea8:	2800      	cmp	r0, #0
    }

    return Status;
}
 8013eaa:	bf14      	ite	ne
 8013eac:	f06f 000c 	mvnne.w	r0, #12
 8013eb0:	2000      	moveq	r0, #0
 8013eb2:	b002      	add	sp, #8
 8013eb4:	bd10      	pop	{r4, pc}
 8013eb6:	bf00      	nop
 8013eb8:	2000d8f4 	.word	0x2000d8f4
 8013ebc:	20001310 	.word	0x20001310

08013ec0 <VL53L1_WrWord>:

int8_t VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 8013ec0:	b510      	push	{r4, lr}
    int8_t Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8013ec2:	4c0b      	ldr	r4, [pc, #44]	; (8013ef0 <VL53L1_WrWord+0x30>)
int8_t VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 8013ec4:	b082      	sub	sp, #8
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013ec6:	230e      	movs	r3, #14
    _I2CBuffer[1] = index&0xFF;
    _I2CBuffer[2] = data >> 8;
 8013ec8:	ba52      	rev16	r2, r2
    _I2CBuffer[0] = index>>8;
 8013eca:	fa91 fc91 	rev16.w	ip, r1
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013ece:	9300      	str	r3, [sp, #0]
 8013ed0:	4601      	mov	r1, r0
    _I2CBuffer[2] = data >> 8;
 8013ed2:	8062      	strh	r2, [r4, #2]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013ed4:	2304      	movs	r3, #4
 8013ed6:	4622      	mov	r2, r4
 8013ed8:	4806      	ldr	r0, [pc, #24]	; (8013ef4 <VL53L1_WrWord+0x34>)
    _I2CBuffer[0] = index>>8;
 8013eda:	f8a4 c000 	strh.w	ip, [r4]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013ede:	f7f0 f8f9 	bl	80040d4 <HAL_I2C_Master_Transmit>
    _I2CBuffer[3] = data & 0x00FF;

    status_int = _I2CWrite(Dev, _I2CBuffer, 4);

    if (status_int != 0) {
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8013ee2:	2800      	cmp	r0, #0
    }

    return Status;
}
 8013ee4:	bf14      	ite	ne
 8013ee6:	f06f 000c 	mvnne.w	r0, #12
 8013eea:	2000      	moveq	r0, #0
 8013eec:	b002      	add	sp, #8
 8013eee:	bd10      	pop	{r4, pc}
 8013ef0:	2000d8f4 	.word	0x2000d8f4
 8013ef4:	20001310 	.word	0x20001310

08013ef8 <VL53L1_WrDWord>:

int8_t VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8013ef8:	b530      	push	{r4, r5, lr}
        int8_t Status = VL53L1_ERROR_NONE;
        int32_t status_int;

        _I2CBuffer[0] = index>>8;
 8013efa:	4c0d      	ldr	r4, [pc, #52]	; (8013f30 <VL53L1_WrDWord+0x38>)
int8_t VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8013efc:	b083      	sub	sp, #12
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013efe:	2510      	movs	r5, #16
        _I2CBuffer[1] = index&0xFF;
        _I2CBuffer[2] = (data >> 24) & 0xFF;
        _I2CBuffer[3] = (data >> 16) & 0xFF;
 8013f00:	fa22 fc05 	lsr.w	ip, r2, r5
        _I2CBuffer[0] = index>>8;
 8013f04:	ba4b      	rev16	r3, r1
        _I2CBuffer[2] = (data >> 24) & 0xFF;
 8013f06:	0e11      	lsrs	r1, r2, #24
        _I2CBuffer[4] = (data >> 8)  & 0xFF;
 8013f08:	ba52      	rev16	r2, r2
        _I2CBuffer[2] = (data >> 24) & 0xFF;
 8013f0a:	70a1      	strb	r1, [r4, #2]
        _I2CBuffer[0] = index>>8;
 8013f0c:	8023      	strh	r3, [r4, #0]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f0e:	4601      	mov	r1, r0
        _I2CBuffer[4] = (data >> 8)  & 0xFF;
 8013f10:	80a2      	strh	r2, [r4, #4]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f12:	9500      	str	r5, [sp, #0]
 8013f14:	2306      	movs	r3, #6
 8013f16:	4622      	mov	r2, r4
 8013f18:	4806      	ldr	r0, [pc, #24]	; (8013f34 <VL53L1_WrDWord+0x3c>)
        _I2CBuffer[3] = (data >> 16) & 0xFF;
 8013f1a:	f884 c003 	strb.w	ip, [r4, #3]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f1e:	f7f0 f8d9 	bl	80040d4 <HAL_I2C_Master_Transmit>
        _I2CBuffer[5] = (data >> 0 ) & 0xFF;

        status_int = _I2CWrite(Dev, _I2CBuffer, 6);
        if (status_int != 0) {
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8013f22:	2800      	cmp	r0, #0
        }

        return Status;
}
 8013f24:	bf14      	ite	ne
 8013f26:	f06f 000c 	mvnne.w	r0, #12
 8013f2a:	2000      	moveq	r0, #0
 8013f2c:	b003      	add	sp, #12
 8013f2e:	bd30      	pop	{r4, r5, pc}
 8013f30:	2000d8f4 	.word	0x2000d8f4
 8013f34:	20001310 	.word	0x20001310

08013f38 <VL53L1_RdByte>:

int8_t VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8013f38:	b570      	push	{r4, r5, r6, lr}
        int8_t Status = VL53L1_ERROR_NONE;
        int32_t status_int;

        _I2CBuffer[0] = index>>8;
 8013f3a:	4e0f      	ldr	r6, [pc, #60]	; (8013f78 <VL53L1_RdByte+0x40>)
int8_t VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8013f3c:	b082      	sub	sp, #8
 8013f3e:	4604      	mov	r4, r0
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f40:	230c      	movs	r3, #12
        _I2CBuffer[0] = index>>8;
 8013f42:	ba49      	rev16	r1, r1
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f44:	9300      	str	r3, [sp, #0]
int8_t VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8013f46:	4615      	mov	r5, r2
        _I2CBuffer[0] = index>>8;
 8013f48:	8031      	strh	r1, [r6, #0]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f4a:	480c      	ldr	r0, [pc, #48]	; (8013f7c <VL53L1_RdByte+0x44>)
 8013f4c:	2302      	movs	r3, #2
 8013f4e:	4632      	mov	r2, r6
 8013f50:	4621      	mov	r1, r4
 8013f52:	f7f0 f8bf 	bl	80040d4 <HAL_I2C_Master_Transmit>
        _I2CBuffer[1] = index&0xFF;

        status_int = _I2CWrite(Dev, _I2CBuffer, 2);

        if( status_int ){
 8013f56:	b958      	cbnz	r0, 8013f70 <VL53L1_RdByte+0x38>
    status = HAL_I2C_Master_Receive(&hi2c1, Dev|1, pdata, count, i2c_time_out);
 8013f58:	230b      	movs	r3, #11
 8013f5a:	9300      	str	r3, [sp, #0]
 8013f5c:	2301      	movs	r3, #1
 8013f5e:	4807      	ldr	r0, [pc, #28]	; (8013f7c <VL53L1_RdByte+0x44>)
 8013f60:	462a      	mov	r2, r5
 8013f62:	ea44 0103 	orr.w	r1, r4, r3
 8013f66:	f7f0 fa4d 	bl	8004404 <HAL_I2C_Master_Receive>
            goto done;
        }

        status_int = _I2CRead(Dev, data, 1);

        if (status_int != 0) {
 8013f6a:	b908      	cbnz	r0, 8013f70 <VL53L1_RdByte+0x38>
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
        }

done:
        return Status;
}
 8013f6c:	b002      	add	sp, #8
 8013f6e:	bd70      	pop	{r4, r5, r6, pc}
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8013f70:	f06f 000c 	mvn.w	r0, #12
 8013f74:	e7fa      	b.n	8013f6c <VL53L1_RdByte+0x34>
 8013f76:	bf00      	nop
 8013f78:	2000d8f4 	.word	0x2000d8f4
 8013f7c:	20001310 	.word	0x20001310

08013f80 <VL53L1_RdWord>:

int8_t VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8013f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    int8_t Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8013f82:	4c11      	ldr	r4, [pc, #68]	; (8013fc8 <VL53L1_RdWord+0x48>)
int8_t VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8013f84:	b083      	sub	sp, #12
 8013f86:	4605      	mov	r5, r0
    _I2CBuffer[0] = index>>8;
 8013f88:	ba49      	rev16	r1, r1
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f8a:	270c      	movs	r7, #12
int8_t VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8013f8c:	4616      	mov	r6, r2
    _I2CBuffer[0] = index>>8;
 8013f8e:	8021      	strh	r1, [r4, #0]
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8013f90:	480e      	ldr	r0, [pc, #56]	; (8013fcc <VL53L1_RdWord+0x4c>)
 8013f92:	9700      	str	r7, [sp, #0]
 8013f94:	2302      	movs	r3, #2
 8013f96:	4622      	mov	r2, r4
 8013f98:	4629      	mov	r1, r5
 8013f9a:	f7f0 f89b 	bl	80040d4 <HAL_I2C_Master_Transmit>
    _I2CBuffer[1] = index&0xFF;

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);

    if( status_int ){
 8013f9e:	b978      	cbnz	r0, 8013fc0 <VL53L1_RdWord+0x40>
    status = HAL_I2C_Master_Receive(&hi2c1, Dev|1, pdata, count, i2c_time_out);
 8013fa0:	480a      	ldr	r0, [pc, #40]	; (8013fcc <VL53L1_RdWord+0x4c>)
 8013fa2:	9700      	str	r7, [sp, #0]
 8013fa4:	2302      	movs	r3, #2
 8013fa6:	4622      	mov	r2, r4
 8013fa8:	f045 0101 	orr.w	r1, r5, #1
 8013fac:	f7f0 fa2a 	bl	8004404 <HAL_I2C_Master_Receive>
        goto done;
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 2);

    if (status_int != 0) {
 8013fb0:	b930      	cbnz	r0, 8013fc0 <VL53L1_RdWord+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
        goto done;
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8013fb2:	7822      	ldrb	r2, [r4, #0]
 8013fb4:	7863      	ldrb	r3, [r4, #1]
 8013fb6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8013fba:	8033      	strh	r3, [r6, #0]

done:
    return Status;
}
 8013fbc:	b003      	add	sp, #12
 8013fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8013fc0:	f06f 000c 	mvn.w	r0, #12
 8013fc4:	e7fa      	b.n	8013fbc <VL53L1_RdWord+0x3c>
 8013fc6:	bf00      	nop
 8013fc8:	2000d8f4 	.word	0x2000d8f4
 8013fcc:	20001310 	.word	0x20001310

08013fd0 <__assert_func>:
 8013fd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013fd2:	4614      	mov	r4, r2
 8013fd4:	461a      	mov	r2, r3
 8013fd6:	4b09      	ldr	r3, [pc, #36]	; (8013ffc <__assert_func+0x2c>)
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	4605      	mov	r5, r0
 8013fdc:	68d8      	ldr	r0, [r3, #12]
 8013fde:	b14c      	cbz	r4, 8013ff4 <__assert_func+0x24>
 8013fe0:	4b07      	ldr	r3, [pc, #28]	; (8014000 <__assert_func+0x30>)
 8013fe2:	9100      	str	r1, [sp, #0]
 8013fe4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013fe8:	4906      	ldr	r1, [pc, #24]	; (8014004 <__assert_func+0x34>)
 8013fea:	462b      	mov	r3, r5
 8013fec:	f000 f814 	bl	8014018 <fiprintf>
 8013ff0:	f004 f998 	bl	8018324 <abort>
 8013ff4:	4b04      	ldr	r3, [pc, #16]	; (8014008 <__assert_func+0x38>)
 8013ff6:	461c      	mov	r4, r3
 8013ff8:	e7f3      	b.n	8013fe2 <__assert_func+0x12>
 8013ffa:	bf00      	nop
 8013ffc:	20000594 	.word	0x20000594
 8014000:	08021b58 	.word	0x08021b58
 8014004:	08021b65 	.word	0x08021b65
 8014008:	08021b93 	.word	0x08021b93

0801400c <__errno>:
 801400c:	4b01      	ldr	r3, [pc, #4]	; (8014014 <__errno+0x8>)
 801400e:	6818      	ldr	r0, [r3, #0]
 8014010:	4770      	bx	lr
 8014012:	bf00      	nop
 8014014:	20000594 	.word	0x20000594

08014018 <fiprintf>:
 8014018:	b40e      	push	{r1, r2, r3}
 801401a:	b503      	push	{r0, r1, lr}
 801401c:	4601      	mov	r1, r0
 801401e:	ab03      	add	r3, sp, #12
 8014020:	4805      	ldr	r0, [pc, #20]	; (8014038 <fiprintf+0x20>)
 8014022:	f853 2b04 	ldr.w	r2, [r3], #4
 8014026:	6800      	ldr	r0, [r0, #0]
 8014028:	9301      	str	r3, [sp, #4]
 801402a:	f002 f939 	bl	80162a0 <_vfiprintf_r>
 801402e:	b002      	add	sp, #8
 8014030:	f85d eb04 	ldr.w	lr, [sp], #4
 8014034:	b003      	add	sp, #12
 8014036:	4770      	bx	lr
 8014038:	20000594 	.word	0x20000594

0801403c <__sfvwrite_r>:
 801403c:	6893      	ldr	r3, [r2, #8]
 801403e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014042:	4606      	mov	r6, r0
 8014044:	460c      	mov	r4, r1
 8014046:	4690      	mov	r8, r2
 8014048:	b91b      	cbnz	r3, 8014052 <__sfvwrite_r+0x16>
 801404a:	2000      	movs	r0, #0
 801404c:	b003      	add	sp, #12
 801404e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014052:	898b      	ldrh	r3, [r1, #12]
 8014054:	0718      	lsls	r0, r3, #28
 8014056:	d550      	bpl.n	80140fa <__sfvwrite_r+0xbe>
 8014058:	690b      	ldr	r3, [r1, #16]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d04d      	beq.n	80140fa <__sfvwrite_r+0xbe>
 801405e:	89a3      	ldrh	r3, [r4, #12]
 8014060:	f8d8 7000 	ldr.w	r7, [r8]
 8014064:	f013 0902 	ands.w	r9, r3, #2
 8014068:	d16c      	bne.n	8014144 <__sfvwrite_r+0x108>
 801406a:	f013 0301 	ands.w	r3, r3, #1
 801406e:	f000 809c 	beq.w	80141aa <__sfvwrite_r+0x16e>
 8014072:	4648      	mov	r0, r9
 8014074:	46ca      	mov	sl, r9
 8014076:	46cb      	mov	fp, r9
 8014078:	f1bb 0f00 	cmp.w	fp, #0
 801407c:	f000 8103 	beq.w	8014286 <__sfvwrite_r+0x24a>
 8014080:	b950      	cbnz	r0, 8014098 <__sfvwrite_r+0x5c>
 8014082:	465a      	mov	r2, fp
 8014084:	210a      	movs	r1, #10
 8014086:	4650      	mov	r0, sl
 8014088:	f7ec f8a2 	bl	80001d0 <memchr>
 801408c:	2800      	cmp	r0, #0
 801408e:	f000 80ff 	beq.w	8014290 <__sfvwrite_r+0x254>
 8014092:	3001      	adds	r0, #1
 8014094:	eba0 090a 	sub.w	r9, r0, sl
 8014098:	6820      	ldr	r0, [r4, #0]
 801409a:	6921      	ldr	r1, [r4, #16]
 801409c:	6963      	ldr	r3, [r4, #20]
 801409e:	45d9      	cmp	r9, fp
 80140a0:	464a      	mov	r2, r9
 80140a2:	bf28      	it	cs
 80140a4:	465a      	movcs	r2, fp
 80140a6:	4288      	cmp	r0, r1
 80140a8:	f240 80f5 	bls.w	8014296 <__sfvwrite_r+0x25a>
 80140ac:	68a5      	ldr	r5, [r4, #8]
 80140ae:	441d      	add	r5, r3
 80140b0:	42aa      	cmp	r2, r5
 80140b2:	f340 80f0 	ble.w	8014296 <__sfvwrite_r+0x25a>
 80140b6:	4651      	mov	r1, sl
 80140b8:	462a      	mov	r2, r5
 80140ba:	f000 fb8b 	bl	80147d4 <memmove>
 80140be:	6823      	ldr	r3, [r4, #0]
 80140c0:	442b      	add	r3, r5
 80140c2:	6023      	str	r3, [r4, #0]
 80140c4:	4621      	mov	r1, r4
 80140c6:	4630      	mov	r0, r6
 80140c8:	f005 f82a 	bl	8019120 <_fflush_r>
 80140cc:	2800      	cmp	r0, #0
 80140ce:	d167      	bne.n	80141a0 <__sfvwrite_r+0x164>
 80140d0:	ebb9 0905 	subs.w	r9, r9, r5
 80140d4:	f040 80f7 	bne.w	80142c6 <__sfvwrite_r+0x28a>
 80140d8:	4621      	mov	r1, r4
 80140da:	4630      	mov	r0, r6
 80140dc:	f005 f820 	bl	8019120 <_fflush_r>
 80140e0:	2800      	cmp	r0, #0
 80140e2:	d15d      	bne.n	80141a0 <__sfvwrite_r+0x164>
 80140e4:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80140e8:	44aa      	add	sl, r5
 80140ea:	ebab 0b05 	sub.w	fp, fp, r5
 80140ee:	1b55      	subs	r5, r2, r5
 80140f0:	f8c8 5008 	str.w	r5, [r8, #8]
 80140f4:	2d00      	cmp	r5, #0
 80140f6:	d1bf      	bne.n	8014078 <__sfvwrite_r+0x3c>
 80140f8:	e7a7      	b.n	801404a <__sfvwrite_r+0xe>
 80140fa:	4621      	mov	r1, r4
 80140fc:	4630      	mov	r0, r6
 80140fe:	f004 f8af 	bl	8018260 <__swsetup_r>
 8014102:	2800      	cmp	r0, #0
 8014104:	d0ab      	beq.n	801405e <__sfvwrite_r+0x22>
 8014106:	f04f 30ff 	mov.w	r0, #4294967295
 801410a:	e79f      	b.n	801404c <__sfvwrite_r+0x10>
 801410c:	e9d7 b900 	ldrd	fp, r9, [r7]
 8014110:	3708      	adds	r7, #8
 8014112:	f1b9 0f00 	cmp.w	r9, #0
 8014116:	d0f9      	beq.n	801410c <__sfvwrite_r+0xd0>
 8014118:	45d1      	cmp	r9, sl
 801411a:	464b      	mov	r3, r9
 801411c:	69e1      	ldr	r1, [r4, #28]
 801411e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014120:	bf28      	it	cs
 8014122:	4653      	movcs	r3, sl
 8014124:	465a      	mov	r2, fp
 8014126:	4630      	mov	r0, r6
 8014128:	47a8      	blx	r5
 801412a:	2800      	cmp	r0, #0
 801412c:	dd38      	ble.n	80141a0 <__sfvwrite_r+0x164>
 801412e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014132:	4483      	add	fp, r0
 8014134:	eba9 0900 	sub.w	r9, r9, r0
 8014138:	1a18      	subs	r0, r3, r0
 801413a:	f8c8 0008 	str.w	r0, [r8, #8]
 801413e:	2800      	cmp	r0, #0
 8014140:	d1e7      	bne.n	8014112 <__sfvwrite_r+0xd6>
 8014142:	e782      	b.n	801404a <__sfvwrite_r+0xe>
 8014144:	f04f 0b00 	mov.w	fp, #0
 8014148:	f8df a180 	ldr.w	sl, [pc, #384]	; 80142cc <__sfvwrite_r+0x290>
 801414c:	46d9      	mov	r9, fp
 801414e:	e7e0      	b.n	8014112 <__sfvwrite_r+0xd6>
 8014150:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8014154:	3708      	adds	r7, #8
 8014156:	f1ba 0f00 	cmp.w	sl, #0
 801415a:	d0f9      	beq.n	8014150 <__sfvwrite_r+0x114>
 801415c:	89a3      	ldrh	r3, [r4, #12]
 801415e:	6820      	ldr	r0, [r4, #0]
 8014160:	68a2      	ldr	r2, [r4, #8]
 8014162:	0599      	lsls	r1, r3, #22
 8014164:	d563      	bpl.n	801422e <__sfvwrite_r+0x1f2>
 8014166:	4552      	cmp	r2, sl
 8014168:	d836      	bhi.n	80141d8 <__sfvwrite_r+0x19c>
 801416a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 801416e:	d033      	beq.n	80141d8 <__sfvwrite_r+0x19c>
 8014170:	6921      	ldr	r1, [r4, #16]
 8014172:	6965      	ldr	r5, [r4, #20]
 8014174:	eba0 0b01 	sub.w	fp, r0, r1
 8014178:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801417c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014180:	f10b 0201 	add.w	r2, fp, #1
 8014184:	106d      	asrs	r5, r5, #1
 8014186:	4452      	add	r2, sl
 8014188:	4295      	cmp	r5, r2
 801418a:	bf38      	it	cc
 801418c:	4615      	movcc	r5, r2
 801418e:	055b      	lsls	r3, r3, #21
 8014190:	d53d      	bpl.n	801420e <__sfvwrite_r+0x1d2>
 8014192:	4629      	mov	r1, r5
 8014194:	4630      	mov	r0, r6
 8014196:	f000 f8c3 	bl	8014320 <_malloc_r>
 801419a:	b948      	cbnz	r0, 80141b0 <__sfvwrite_r+0x174>
 801419c:	230c      	movs	r3, #12
 801419e:	6033      	str	r3, [r6, #0]
 80141a0:	89a3      	ldrh	r3, [r4, #12]
 80141a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80141a6:	81a3      	strh	r3, [r4, #12]
 80141a8:	e7ad      	b.n	8014106 <__sfvwrite_r+0xca>
 80141aa:	4699      	mov	r9, r3
 80141ac:	469a      	mov	sl, r3
 80141ae:	e7d2      	b.n	8014156 <__sfvwrite_r+0x11a>
 80141b0:	465a      	mov	r2, fp
 80141b2:	6921      	ldr	r1, [r4, #16]
 80141b4:	9001      	str	r0, [sp, #4]
 80141b6:	f000 faff 	bl	80147b8 <memcpy>
 80141ba:	89a2      	ldrh	r2, [r4, #12]
 80141bc:	9b01      	ldr	r3, [sp, #4]
 80141be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80141c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80141c6:	81a2      	strh	r2, [r4, #12]
 80141c8:	6123      	str	r3, [r4, #16]
 80141ca:	6165      	str	r5, [r4, #20]
 80141cc:	445b      	add	r3, fp
 80141ce:	eba5 050b 	sub.w	r5, r5, fp
 80141d2:	6023      	str	r3, [r4, #0]
 80141d4:	4652      	mov	r2, sl
 80141d6:	60a5      	str	r5, [r4, #8]
 80141d8:	4552      	cmp	r2, sl
 80141da:	bf28      	it	cs
 80141dc:	4652      	movcs	r2, sl
 80141de:	6820      	ldr	r0, [r4, #0]
 80141e0:	9201      	str	r2, [sp, #4]
 80141e2:	4649      	mov	r1, r9
 80141e4:	f000 faf6 	bl	80147d4 <memmove>
 80141e8:	68a3      	ldr	r3, [r4, #8]
 80141ea:	9a01      	ldr	r2, [sp, #4]
 80141ec:	1a9b      	subs	r3, r3, r2
 80141ee:	60a3      	str	r3, [r4, #8]
 80141f0:	6823      	ldr	r3, [r4, #0]
 80141f2:	441a      	add	r2, r3
 80141f4:	4655      	mov	r5, sl
 80141f6:	6022      	str	r2, [r4, #0]
 80141f8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80141fc:	44a9      	add	r9, r5
 80141fe:	ebaa 0a05 	sub.w	sl, sl, r5
 8014202:	1b45      	subs	r5, r0, r5
 8014204:	f8c8 5008 	str.w	r5, [r8, #8]
 8014208:	2d00      	cmp	r5, #0
 801420a:	d1a4      	bne.n	8014156 <__sfvwrite_r+0x11a>
 801420c:	e71d      	b.n	801404a <__sfvwrite_r+0xe>
 801420e:	462a      	mov	r2, r5
 8014210:	4630      	mov	r0, r6
 8014212:	f000 fb6d 	bl	80148f0 <_realloc_r>
 8014216:	4603      	mov	r3, r0
 8014218:	2800      	cmp	r0, #0
 801421a:	d1d5      	bne.n	80141c8 <__sfvwrite_r+0x18c>
 801421c:	6921      	ldr	r1, [r4, #16]
 801421e:	4630      	mov	r0, r6
 8014220:	f005 f8e6 	bl	80193f0 <_free_r>
 8014224:	89a3      	ldrh	r3, [r4, #12]
 8014226:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801422a:	81a3      	strh	r3, [r4, #12]
 801422c:	e7b6      	b.n	801419c <__sfvwrite_r+0x160>
 801422e:	6923      	ldr	r3, [r4, #16]
 8014230:	4283      	cmp	r3, r0
 8014232:	d302      	bcc.n	801423a <__sfvwrite_r+0x1fe>
 8014234:	6961      	ldr	r1, [r4, #20]
 8014236:	4551      	cmp	r1, sl
 8014238:	d915      	bls.n	8014266 <__sfvwrite_r+0x22a>
 801423a:	4552      	cmp	r2, sl
 801423c:	bf28      	it	cs
 801423e:	4652      	movcs	r2, sl
 8014240:	4649      	mov	r1, r9
 8014242:	4615      	mov	r5, r2
 8014244:	f000 fac6 	bl	80147d4 <memmove>
 8014248:	68a3      	ldr	r3, [r4, #8]
 801424a:	6822      	ldr	r2, [r4, #0]
 801424c:	1b5b      	subs	r3, r3, r5
 801424e:	442a      	add	r2, r5
 8014250:	60a3      	str	r3, [r4, #8]
 8014252:	6022      	str	r2, [r4, #0]
 8014254:	2b00      	cmp	r3, #0
 8014256:	d1cf      	bne.n	80141f8 <__sfvwrite_r+0x1bc>
 8014258:	4621      	mov	r1, r4
 801425a:	4630      	mov	r0, r6
 801425c:	f004 ff60 	bl	8019120 <_fflush_r>
 8014260:	2800      	cmp	r0, #0
 8014262:	d0c9      	beq.n	80141f8 <__sfvwrite_r+0x1bc>
 8014264:	e79c      	b.n	80141a0 <__sfvwrite_r+0x164>
 8014266:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801426a:	459a      	cmp	sl, r3
 801426c:	bf38      	it	cc
 801426e:	4653      	movcc	r3, sl
 8014270:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014272:	fb93 f3f1 	sdiv	r3, r3, r1
 8014276:	464a      	mov	r2, r9
 8014278:	434b      	muls	r3, r1
 801427a:	4630      	mov	r0, r6
 801427c:	69e1      	ldr	r1, [r4, #28]
 801427e:	47a8      	blx	r5
 8014280:	1e05      	subs	r5, r0, #0
 8014282:	dcb9      	bgt.n	80141f8 <__sfvwrite_r+0x1bc>
 8014284:	e78c      	b.n	80141a0 <__sfvwrite_r+0x164>
 8014286:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801428a:	2000      	movs	r0, #0
 801428c:	3708      	adds	r7, #8
 801428e:	e6f3      	b.n	8014078 <__sfvwrite_r+0x3c>
 8014290:	f10b 0901 	add.w	r9, fp, #1
 8014294:	e700      	b.n	8014098 <__sfvwrite_r+0x5c>
 8014296:	4293      	cmp	r3, r2
 8014298:	dc08      	bgt.n	80142ac <__sfvwrite_r+0x270>
 801429a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801429c:	69e1      	ldr	r1, [r4, #28]
 801429e:	4652      	mov	r2, sl
 80142a0:	4630      	mov	r0, r6
 80142a2:	47a8      	blx	r5
 80142a4:	1e05      	subs	r5, r0, #0
 80142a6:	f73f af13 	bgt.w	80140d0 <__sfvwrite_r+0x94>
 80142aa:	e779      	b.n	80141a0 <__sfvwrite_r+0x164>
 80142ac:	4651      	mov	r1, sl
 80142ae:	9201      	str	r2, [sp, #4]
 80142b0:	f000 fa90 	bl	80147d4 <memmove>
 80142b4:	9a01      	ldr	r2, [sp, #4]
 80142b6:	68a3      	ldr	r3, [r4, #8]
 80142b8:	1a9b      	subs	r3, r3, r2
 80142ba:	60a3      	str	r3, [r4, #8]
 80142bc:	6823      	ldr	r3, [r4, #0]
 80142be:	4413      	add	r3, r2
 80142c0:	6023      	str	r3, [r4, #0]
 80142c2:	4615      	mov	r5, r2
 80142c4:	e704      	b.n	80140d0 <__sfvwrite_r+0x94>
 80142c6:	2001      	movs	r0, #1
 80142c8:	e70c      	b.n	80140e4 <__sfvwrite_r+0xa8>
 80142ca:	bf00      	nop
 80142cc:	7ffffc00 	.word	0x7ffffc00

080142d0 <__libc_init_array>:
 80142d0:	b570      	push	{r4, r5, r6, lr}
 80142d2:	4d0d      	ldr	r5, [pc, #52]	; (8014308 <__libc_init_array+0x38>)
 80142d4:	4c0d      	ldr	r4, [pc, #52]	; (801430c <__libc_init_array+0x3c>)
 80142d6:	1b64      	subs	r4, r4, r5
 80142d8:	10a4      	asrs	r4, r4, #2
 80142da:	2600      	movs	r6, #0
 80142dc:	42a6      	cmp	r6, r4
 80142de:	d109      	bne.n	80142f4 <__libc_init_array+0x24>
 80142e0:	4d0b      	ldr	r5, [pc, #44]	; (8014310 <__libc_init_array+0x40>)
 80142e2:	4c0c      	ldr	r4, [pc, #48]	; (8014314 <__libc_init_array+0x44>)
 80142e4:	f007 f8fe 	bl	801b4e4 <_init>
 80142e8:	1b64      	subs	r4, r4, r5
 80142ea:	10a4      	asrs	r4, r4, #2
 80142ec:	2600      	movs	r6, #0
 80142ee:	42a6      	cmp	r6, r4
 80142f0:	d105      	bne.n	80142fe <__libc_init_array+0x2e>
 80142f2:	bd70      	pop	{r4, r5, r6, pc}
 80142f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80142f8:	4798      	blx	r3
 80142fa:	3601      	adds	r6, #1
 80142fc:	e7ee      	b.n	80142dc <__libc_init_array+0xc>
 80142fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8014302:	4798      	blx	r3
 8014304:	3601      	adds	r6, #1
 8014306:	e7f2      	b.n	80142ee <__libc_init_array+0x1e>
 8014308:	08022358 	.word	0x08022358
 801430c:	08022358 	.word	0x08022358
 8014310:	08022358 	.word	0x08022358
 8014314:	08022360 	.word	0x08022360

08014318 <__retarget_lock_init_recursive>:
 8014318:	4770      	bx	lr

0801431a <__retarget_lock_close_recursive>:
 801431a:	4770      	bx	lr

0801431c <__retarget_lock_acquire_recursive>:
 801431c:	4770      	bx	lr

0801431e <__retarget_lock_release_recursive>:
 801431e:	4770      	bx	lr

08014320 <_malloc_r>:
 8014320:	f101 030b 	add.w	r3, r1, #11
 8014324:	2b16      	cmp	r3, #22
 8014326:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801432a:	4605      	mov	r5, r0
 801432c:	d906      	bls.n	801433c <_malloc_r+0x1c>
 801432e:	f033 0707 	bics.w	r7, r3, #7
 8014332:	d504      	bpl.n	801433e <_malloc_r+0x1e>
 8014334:	230c      	movs	r3, #12
 8014336:	602b      	str	r3, [r5, #0]
 8014338:	2400      	movs	r4, #0
 801433a:	e1a5      	b.n	8014688 <_malloc_r+0x368>
 801433c:	2710      	movs	r7, #16
 801433e:	42b9      	cmp	r1, r7
 8014340:	d8f8      	bhi.n	8014334 <_malloc_r+0x14>
 8014342:	4628      	mov	r0, r5
 8014344:	f000 fa68 	bl	8014818 <__malloc_lock>
 8014348:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 801434c:	4eb0      	ldr	r6, [pc, #704]	; (8014610 <_malloc_r+0x2f0>)
 801434e:	d237      	bcs.n	80143c0 <_malloc_r+0xa0>
 8014350:	f107 0208 	add.w	r2, r7, #8
 8014354:	4432      	add	r2, r6
 8014356:	f1a2 0108 	sub.w	r1, r2, #8
 801435a:	6854      	ldr	r4, [r2, #4]
 801435c:	428c      	cmp	r4, r1
 801435e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8014362:	d102      	bne.n	801436a <_malloc_r+0x4a>
 8014364:	68d4      	ldr	r4, [r2, #12]
 8014366:	42a2      	cmp	r2, r4
 8014368:	d010      	beq.n	801438c <_malloc_r+0x6c>
 801436a:	6863      	ldr	r3, [r4, #4]
 801436c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8014370:	f023 0303 	bic.w	r3, r3, #3
 8014374:	60ca      	str	r2, [r1, #12]
 8014376:	4423      	add	r3, r4
 8014378:	6091      	str	r1, [r2, #8]
 801437a:	685a      	ldr	r2, [r3, #4]
 801437c:	f042 0201 	orr.w	r2, r2, #1
 8014380:	605a      	str	r2, [r3, #4]
 8014382:	4628      	mov	r0, r5
 8014384:	f000 fa4e 	bl	8014824 <__malloc_unlock>
 8014388:	3408      	adds	r4, #8
 801438a:	e17d      	b.n	8014688 <_malloc_r+0x368>
 801438c:	3302      	adds	r3, #2
 801438e:	6934      	ldr	r4, [r6, #16]
 8014390:	49a0      	ldr	r1, [pc, #640]	; (8014614 <_malloc_r+0x2f4>)
 8014392:	428c      	cmp	r4, r1
 8014394:	d077      	beq.n	8014486 <_malloc_r+0x166>
 8014396:	6862      	ldr	r2, [r4, #4]
 8014398:	f022 0c03 	bic.w	ip, r2, #3
 801439c:	ebac 0007 	sub.w	r0, ip, r7
 80143a0:	280f      	cmp	r0, #15
 80143a2:	dd48      	ble.n	8014436 <_malloc_r+0x116>
 80143a4:	19e2      	adds	r2, r4, r7
 80143a6:	f040 0301 	orr.w	r3, r0, #1
 80143aa:	f047 0701 	orr.w	r7, r7, #1
 80143ae:	6067      	str	r7, [r4, #4]
 80143b0:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80143b4:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80143b8:	6053      	str	r3, [r2, #4]
 80143ba:	f844 000c 	str.w	r0, [r4, ip]
 80143be:	e7e0      	b.n	8014382 <_malloc_r+0x62>
 80143c0:	0a7b      	lsrs	r3, r7, #9
 80143c2:	d02a      	beq.n	801441a <_malloc_r+0xfa>
 80143c4:	2b04      	cmp	r3, #4
 80143c6:	d812      	bhi.n	80143ee <_malloc_r+0xce>
 80143c8:	09bb      	lsrs	r3, r7, #6
 80143ca:	3338      	adds	r3, #56	; 0x38
 80143cc:	1c5a      	adds	r2, r3, #1
 80143ce:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80143d2:	f1a2 0c08 	sub.w	ip, r2, #8
 80143d6:	6854      	ldr	r4, [r2, #4]
 80143d8:	4564      	cmp	r4, ip
 80143da:	d006      	beq.n	80143ea <_malloc_r+0xca>
 80143dc:	6862      	ldr	r2, [r4, #4]
 80143de:	f022 0203 	bic.w	r2, r2, #3
 80143e2:	1bd0      	subs	r0, r2, r7
 80143e4:	280f      	cmp	r0, #15
 80143e6:	dd1c      	ble.n	8014422 <_malloc_r+0x102>
 80143e8:	3b01      	subs	r3, #1
 80143ea:	3301      	adds	r3, #1
 80143ec:	e7cf      	b.n	801438e <_malloc_r+0x6e>
 80143ee:	2b14      	cmp	r3, #20
 80143f0:	d801      	bhi.n	80143f6 <_malloc_r+0xd6>
 80143f2:	335b      	adds	r3, #91	; 0x5b
 80143f4:	e7ea      	b.n	80143cc <_malloc_r+0xac>
 80143f6:	2b54      	cmp	r3, #84	; 0x54
 80143f8:	d802      	bhi.n	8014400 <_malloc_r+0xe0>
 80143fa:	0b3b      	lsrs	r3, r7, #12
 80143fc:	336e      	adds	r3, #110	; 0x6e
 80143fe:	e7e5      	b.n	80143cc <_malloc_r+0xac>
 8014400:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8014404:	d802      	bhi.n	801440c <_malloc_r+0xec>
 8014406:	0bfb      	lsrs	r3, r7, #15
 8014408:	3377      	adds	r3, #119	; 0x77
 801440a:	e7df      	b.n	80143cc <_malloc_r+0xac>
 801440c:	f240 5254 	movw	r2, #1364	; 0x554
 8014410:	4293      	cmp	r3, r2
 8014412:	d804      	bhi.n	801441e <_malloc_r+0xfe>
 8014414:	0cbb      	lsrs	r3, r7, #18
 8014416:	337c      	adds	r3, #124	; 0x7c
 8014418:	e7d8      	b.n	80143cc <_malloc_r+0xac>
 801441a:	233f      	movs	r3, #63	; 0x3f
 801441c:	e7d6      	b.n	80143cc <_malloc_r+0xac>
 801441e:	237e      	movs	r3, #126	; 0x7e
 8014420:	e7d4      	b.n	80143cc <_malloc_r+0xac>
 8014422:	2800      	cmp	r0, #0
 8014424:	68e1      	ldr	r1, [r4, #12]
 8014426:	db04      	blt.n	8014432 <_malloc_r+0x112>
 8014428:	68a3      	ldr	r3, [r4, #8]
 801442a:	60d9      	str	r1, [r3, #12]
 801442c:	608b      	str	r3, [r1, #8]
 801442e:	18a3      	adds	r3, r4, r2
 8014430:	e7a3      	b.n	801437a <_malloc_r+0x5a>
 8014432:	460c      	mov	r4, r1
 8014434:	e7d0      	b.n	80143d8 <_malloc_r+0xb8>
 8014436:	2800      	cmp	r0, #0
 8014438:	e9c6 1104 	strd	r1, r1, [r6, #16]
 801443c:	db07      	blt.n	801444e <_malloc_r+0x12e>
 801443e:	44a4      	add	ip, r4
 8014440:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8014444:	f043 0301 	orr.w	r3, r3, #1
 8014448:	f8cc 3004 	str.w	r3, [ip, #4]
 801444c:	e799      	b.n	8014382 <_malloc_r+0x62>
 801444e:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8014452:	6870      	ldr	r0, [r6, #4]
 8014454:	f080 8096 	bcs.w	8014584 <_malloc_r+0x264>
 8014458:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 801445c:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8014460:	f04f 0c01 	mov.w	ip, #1
 8014464:	3201      	adds	r2, #1
 8014466:	fa0c fc0e 	lsl.w	ip, ip, lr
 801446a:	ea4c 0000 	orr.w	r0, ip, r0
 801446e:	6070      	str	r0, [r6, #4]
 8014470:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8014474:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8014478:	3808      	subs	r0, #8
 801447a:	e9c4 c002 	strd	ip, r0, [r4, #8]
 801447e:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8014482:	f8cc 400c 	str.w	r4, [ip, #12]
 8014486:	2001      	movs	r0, #1
 8014488:	109a      	asrs	r2, r3, #2
 801448a:	fa00 f202 	lsl.w	r2, r0, r2
 801448e:	6870      	ldr	r0, [r6, #4]
 8014490:	4290      	cmp	r0, r2
 8014492:	d326      	bcc.n	80144e2 <_malloc_r+0x1c2>
 8014494:	4210      	tst	r0, r2
 8014496:	d106      	bne.n	80144a6 <_malloc_r+0x186>
 8014498:	f023 0303 	bic.w	r3, r3, #3
 801449c:	0052      	lsls	r2, r2, #1
 801449e:	4210      	tst	r0, r2
 80144a0:	f103 0304 	add.w	r3, r3, #4
 80144a4:	d0fa      	beq.n	801449c <_malloc_r+0x17c>
 80144a6:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80144aa:	46c1      	mov	r9, r8
 80144ac:	469e      	mov	lr, r3
 80144ae:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80144b2:	454c      	cmp	r4, r9
 80144b4:	f040 80ba 	bne.w	801462c <_malloc_r+0x30c>
 80144b8:	f10e 0e01 	add.w	lr, lr, #1
 80144bc:	f01e 0f03 	tst.w	lr, #3
 80144c0:	f109 0908 	add.w	r9, r9, #8
 80144c4:	d1f3      	bne.n	80144ae <_malloc_r+0x18e>
 80144c6:	0798      	lsls	r0, r3, #30
 80144c8:	f040 80e4 	bne.w	8014694 <_malloc_r+0x374>
 80144cc:	6873      	ldr	r3, [r6, #4]
 80144ce:	ea23 0302 	bic.w	r3, r3, r2
 80144d2:	6073      	str	r3, [r6, #4]
 80144d4:	6870      	ldr	r0, [r6, #4]
 80144d6:	0052      	lsls	r2, r2, #1
 80144d8:	4290      	cmp	r0, r2
 80144da:	d302      	bcc.n	80144e2 <_malloc_r+0x1c2>
 80144dc:	2a00      	cmp	r2, #0
 80144de:	f040 80e6 	bne.w	80146ae <_malloc_r+0x38e>
 80144e2:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80144e6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80144ea:	f023 0903 	bic.w	r9, r3, #3
 80144ee:	45b9      	cmp	r9, r7
 80144f0:	d304      	bcc.n	80144fc <_malloc_r+0x1dc>
 80144f2:	eba9 0207 	sub.w	r2, r9, r7
 80144f6:	2a0f      	cmp	r2, #15
 80144f8:	f300 8142 	bgt.w	8014780 <_malloc_r+0x460>
 80144fc:	4b46      	ldr	r3, [pc, #280]	; (8014618 <_malloc_r+0x2f8>)
 80144fe:	6819      	ldr	r1, [r3, #0]
 8014500:	3110      	adds	r1, #16
 8014502:	4439      	add	r1, r7
 8014504:	2008      	movs	r0, #8
 8014506:	9101      	str	r1, [sp, #4]
 8014508:	f001 fe8a 	bl	8016220 <sysconf>
 801450c:	4a43      	ldr	r2, [pc, #268]	; (801461c <_malloc_r+0x2fc>)
 801450e:	9901      	ldr	r1, [sp, #4]
 8014510:	6813      	ldr	r3, [r2, #0]
 8014512:	3301      	adds	r3, #1
 8014514:	bf1f      	itttt	ne
 8014516:	f101 31ff 	addne.w	r1, r1, #4294967295
 801451a:	1809      	addne	r1, r1, r0
 801451c:	4243      	negne	r3, r0
 801451e:	4019      	andne	r1, r3
 8014520:	4680      	mov	r8, r0
 8014522:	4628      	mov	r0, r5
 8014524:	9101      	str	r1, [sp, #4]
 8014526:	f000 fb87 	bl	8014c38 <_sbrk_r>
 801452a:	1c42      	adds	r2, r0, #1
 801452c:	eb0a 0b09 	add.w	fp, sl, r9
 8014530:	4604      	mov	r4, r0
 8014532:	f000 80f8 	beq.w	8014726 <_malloc_r+0x406>
 8014536:	4583      	cmp	fp, r0
 8014538:	9901      	ldr	r1, [sp, #4]
 801453a:	4a38      	ldr	r2, [pc, #224]	; (801461c <_malloc_r+0x2fc>)
 801453c:	d902      	bls.n	8014544 <_malloc_r+0x224>
 801453e:	45b2      	cmp	sl, r6
 8014540:	f040 80f1 	bne.w	8014726 <_malloc_r+0x406>
 8014544:	4b36      	ldr	r3, [pc, #216]	; (8014620 <_malloc_r+0x300>)
 8014546:	6818      	ldr	r0, [r3, #0]
 8014548:	45a3      	cmp	fp, r4
 801454a:	eb00 0e01 	add.w	lr, r0, r1
 801454e:	f8c3 e000 	str.w	lr, [r3]
 8014552:	f108 3cff 	add.w	ip, r8, #4294967295
 8014556:	f040 80ac 	bne.w	80146b2 <_malloc_r+0x392>
 801455a:	ea1b 0f0c 	tst.w	fp, ip
 801455e:	f040 80a8 	bne.w	80146b2 <_malloc_r+0x392>
 8014562:	68b2      	ldr	r2, [r6, #8]
 8014564:	4449      	add	r1, r9
 8014566:	f041 0101 	orr.w	r1, r1, #1
 801456a:	6051      	str	r1, [r2, #4]
 801456c:	4a2d      	ldr	r2, [pc, #180]	; (8014624 <_malloc_r+0x304>)
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	6811      	ldr	r1, [r2, #0]
 8014572:	428b      	cmp	r3, r1
 8014574:	bf88      	it	hi
 8014576:	6013      	strhi	r3, [r2, #0]
 8014578:	4a2b      	ldr	r2, [pc, #172]	; (8014628 <_malloc_r+0x308>)
 801457a:	6811      	ldr	r1, [r2, #0]
 801457c:	428b      	cmp	r3, r1
 801457e:	bf88      	it	hi
 8014580:	6013      	strhi	r3, [r2, #0]
 8014582:	e0d0      	b.n	8014726 <_malloc_r+0x406>
 8014584:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8014588:	ea4f 225c 	mov.w	r2, ip, lsr #9
 801458c:	d218      	bcs.n	80145c0 <_malloc_r+0x2a0>
 801458e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8014592:	3238      	adds	r2, #56	; 0x38
 8014594:	f102 0e01 	add.w	lr, r2, #1
 8014598:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 801459c:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80145a0:	45f0      	cmp	r8, lr
 80145a2:	d12b      	bne.n	80145fc <_malloc_r+0x2dc>
 80145a4:	1092      	asrs	r2, r2, #2
 80145a6:	f04f 0c01 	mov.w	ip, #1
 80145aa:	fa0c f202 	lsl.w	r2, ip, r2
 80145ae:	4310      	orrs	r0, r2
 80145b0:	6070      	str	r0, [r6, #4]
 80145b2:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80145b6:	f8c8 4008 	str.w	r4, [r8, #8]
 80145ba:	f8ce 400c 	str.w	r4, [lr, #12]
 80145be:	e762      	b.n	8014486 <_malloc_r+0x166>
 80145c0:	2a14      	cmp	r2, #20
 80145c2:	d801      	bhi.n	80145c8 <_malloc_r+0x2a8>
 80145c4:	325b      	adds	r2, #91	; 0x5b
 80145c6:	e7e5      	b.n	8014594 <_malloc_r+0x274>
 80145c8:	2a54      	cmp	r2, #84	; 0x54
 80145ca:	d803      	bhi.n	80145d4 <_malloc_r+0x2b4>
 80145cc:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80145d0:	326e      	adds	r2, #110	; 0x6e
 80145d2:	e7df      	b.n	8014594 <_malloc_r+0x274>
 80145d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80145d8:	d803      	bhi.n	80145e2 <_malloc_r+0x2c2>
 80145da:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80145de:	3277      	adds	r2, #119	; 0x77
 80145e0:	e7d8      	b.n	8014594 <_malloc_r+0x274>
 80145e2:	f240 5e54 	movw	lr, #1364	; 0x554
 80145e6:	4572      	cmp	r2, lr
 80145e8:	bf9a      	itte	ls
 80145ea:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80145ee:	327c      	addls	r2, #124	; 0x7c
 80145f0:	227e      	movhi	r2, #126	; 0x7e
 80145f2:	e7cf      	b.n	8014594 <_malloc_r+0x274>
 80145f4:	f8de e008 	ldr.w	lr, [lr, #8]
 80145f8:	45f0      	cmp	r8, lr
 80145fa:	d005      	beq.n	8014608 <_malloc_r+0x2e8>
 80145fc:	f8de 2004 	ldr.w	r2, [lr, #4]
 8014600:	f022 0203 	bic.w	r2, r2, #3
 8014604:	4562      	cmp	r2, ip
 8014606:	d8f5      	bhi.n	80145f4 <_malloc_r+0x2d4>
 8014608:	f8de 800c 	ldr.w	r8, [lr, #12]
 801460c:	e7d1      	b.n	80145b2 <_malloc_r+0x292>
 801460e:	bf00      	nop
 8014610:	200009c0 	.word	0x200009c0
 8014614:	200009c8 	.word	0x200009c8
 8014618:	2000da28 	.word	0x2000da28
 801461c:	20000dc8 	.word	0x20000dc8
 8014620:	2000d9f8 	.word	0x2000d9f8
 8014624:	2000da20 	.word	0x2000da20
 8014628:	2000da24 	.word	0x2000da24
 801462c:	6860      	ldr	r0, [r4, #4]
 801462e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8014632:	f020 0003 	bic.w	r0, r0, #3
 8014636:	eba0 0a07 	sub.w	sl, r0, r7
 801463a:	f1ba 0f0f 	cmp.w	sl, #15
 801463e:	dd12      	ble.n	8014666 <_malloc_r+0x346>
 8014640:	68a3      	ldr	r3, [r4, #8]
 8014642:	19e2      	adds	r2, r4, r7
 8014644:	f047 0701 	orr.w	r7, r7, #1
 8014648:	6067      	str	r7, [r4, #4]
 801464a:	f8c3 c00c 	str.w	ip, [r3, #12]
 801464e:	f8cc 3008 	str.w	r3, [ip, #8]
 8014652:	f04a 0301 	orr.w	r3, sl, #1
 8014656:	e9c6 2204 	strd	r2, r2, [r6, #16]
 801465a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 801465e:	6053      	str	r3, [r2, #4]
 8014660:	f844 a000 	str.w	sl, [r4, r0]
 8014664:	e68d      	b.n	8014382 <_malloc_r+0x62>
 8014666:	f1ba 0f00 	cmp.w	sl, #0
 801466a:	db11      	blt.n	8014690 <_malloc_r+0x370>
 801466c:	4420      	add	r0, r4
 801466e:	6843      	ldr	r3, [r0, #4]
 8014670:	f043 0301 	orr.w	r3, r3, #1
 8014674:	6043      	str	r3, [r0, #4]
 8014676:	f854 3f08 	ldr.w	r3, [r4, #8]!
 801467a:	4628      	mov	r0, r5
 801467c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8014680:	f8cc 3008 	str.w	r3, [ip, #8]
 8014684:	f000 f8ce 	bl	8014824 <__malloc_unlock>
 8014688:	4620      	mov	r0, r4
 801468a:	b003      	add	sp, #12
 801468c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014690:	4664      	mov	r4, ip
 8014692:	e70e      	b.n	80144b2 <_malloc_r+0x192>
 8014694:	f858 0908 	ldr.w	r0, [r8], #-8
 8014698:	4540      	cmp	r0, r8
 801469a:	f103 33ff 	add.w	r3, r3, #4294967295
 801469e:	f43f af12 	beq.w	80144c6 <_malloc_r+0x1a6>
 80146a2:	e717      	b.n	80144d4 <_malloc_r+0x1b4>
 80146a4:	3304      	adds	r3, #4
 80146a6:	0052      	lsls	r2, r2, #1
 80146a8:	4210      	tst	r0, r2
 80146aa:	d0fb      	beq.n	80146a4 <_malloc_r+0x384>
 80146ac:	e6fb      	b.n	80144a6 <_malloc_r+0x186>
 80146ae:	4673      	mov	r3, lr
 80146b0:	e7fa      	b.n	80146a8 <_malloc_r+0x388>
 80146b2:	6810      	ldr	r0, [r2, #0]
 80146b4:	3001      	adds	r0, #1
 80146b6:	bf1b      	ittet	ne
 80146b8:	eba4 0b0b 	subne.w	fp, r4, fp
 80146bc:	eb0b 020e 	addne.w	r2, fp, lr
 80146c0:	6014      	streq	r4, [r2, #0]
 80146c2:	601a      	strne	r2, [r3, #0]
 80146c4:	f014 0b07 	ands.w	fp, r4, #7
 80146c8:	bf1a      	itte	ne
 80146ca:	f1cb 0008 	rsbne	r0, fp, #8
 80146ce:	1824      	addne	r4, r4, r0
 80146d0:	4658      	moveq	r0, fp
 80146d2:	1862      	adds	r2, r4, r1
 80146d4:	ea02 010c 	and.w	r1, r2, ip
 80146d8:	4480      	add	r8, r0
 80146da:	eba8 0801 	sub.w	r8, r8, r1
 80146de:	ea08 080c 	and.w	r8, r8, ip
 80146e2:	4641      	mov	r1, r8
 80146e4:	4628      	mov	r0, r5
 80146e6:	9201      	str	r2, [sp, #4]
 80146e8:	f000 faa6 	bl	8014c38 <_sbrk_r>
 80146ec:	1c43      	adds	r3, r0, #1
 80146ee:	9a01      	ldr	r2, [sp, #4]
 80146f0:	4b28      	ldr	r3, [pc, #160]	; (8014794 <_malloc_r+0x474>)
 80146f2:	d107      	bne.n	8014704 <_malloc_r+0x3e4>
 80146f4:	f1bb 0f00 	cmp.w	fp, #0
 80146f8:	d023      	beq.n	8014742 <_malloc_r+0x422>
 80146fa:	f1ab 0008 	sub.w	r0, fp, #8
 80146fe:	4410      	add	r0, r2
 8014700:	f04f 0800 	mov.w	r8, #0
 8014704:	681a      	ldr	r2, [r3, #0]
 8014706:	60b4      	str	r4, [r6, #8]
 8014708:	1b00      	subs	r0, r0, r4
 801470a:	4440      	add	r0, r8
 801470c:	4442      	add	r2, r8
 801470e:	f040 0001 	orr.w	r0, r0, #1
 8014712:	45b2      	cmp	sl, r6
 8014714:	601a      	str	r2, [r3, #0]
 8014716:	6060      	str	r0, [r4, #4]
 8014718:	f43f af28 	beq.w	801456c <_malloc_r+0x24c>
 801471c:	f1b9 0f0f 	cmp.w	r9, #15
 8014720:	d812      	bhi.n	8014748 <_malloc_r+0x428>
 8014722:	2301      	movs	r3, #1
 8014724:	6063      	str	r3, [r4, #4]
 8014726:	68b3      	ldr	r3, [r6, #8]
 8014728:	685b      	ldr	r3, [r3, #4]
 801472a:	f023 0303 	bic.w	r3, r3, #3
 801472e:	42bb      	cmp	r3, r7
 8014730:	eba3 0207 	sub.w	r2, r3, r7
 8014734:	d301      	bcc.n	801473a <_malloc_r+0x41a>
 8014736:	2a0f      	cmp	r2, #15
 8014738:	dc22      	bgt.n	8014780 <_malloc_r+0x460>
 801473a:	4628      	mov	r0, r5
 801473c:	f000 f872 	bl	8014824 <__malloc_unlock>
 8014740:	e5fa      	b.n	8014338 <_malloc_r+0x18>
 8014742:	4610      	mov	r0, r2
 8014744:	46d8      	mov	r8, fp
 8014746:	e7dd      	b.n	8014704 <_malloc_r+0x3e4>
 8014748:	f8da 2004 	ldr.w	r2, [sl, #4]
 801474c:	f1a9 090c 	sub.w	r9, r9, #12
 8014750:	f029 0907 	bic.w	r9, r9, #7
 8014754:	f002 0201 	and.w	r2, r2, #1
 8014758:	ea42 0209 	orr.w	r2, r2, r9
 801475c:	f8ca 2004 	str.w	r2, [sl, #4]
 8014760:	2105      	movs	r1, #5
 8014762:	eb0a 0209 	add.w	r2, sl, r9
 8014766:	f1b9 0f0f 	cmp.w	r9, #15
 801476a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 801476e:	f67f aefd 	bls.w	801456c <_malloc_r+0x24c>
 8014772:	f10a 0108 	add.w	r1, sl, #8
 8014776:	4628      	mov	r0, r5
 8014778:	f004 fe3a 	bl	80193f0 <_free_r>
 801477c:	4b05      	ldr	r3, [pc, #20]	; (8014794 <_malloc_r+0x474>)
 801477e:	e6f5      	b.n	801456c <_malloc_r+0x24c>
 8014780:	68b4      	ldr	r4, [r6, #8]
 8014782:	f047 0301 	orr.w	r3, r7, #1
 8014786:	4427      	add	r7, r4
 8014788:	f042 0201 	orr.w	r2, r2, #1
 801478c:	6063      	str	r3, [r4, #4]
 801478e:	60b7      	str	r7, [r6, #8]
 8014790:	607a      	str	r2, [r7, #4]
 8014792:	e5f6      	b.n	8014382 <_malloc_r+0x62>
 8014794:	2000d9f8 	.word	0x2000d9f8

08014798 <memcmp>:
 8014798:	b510      	push	{r4, lr}
 801479a:	3901      	subs	r1, #1
 801479c:	4402      	add	r2, r0
 801479e:	4290      	cmp	r0, r2
 80147a0:	d101      	bne.n	80147a6 <memcmp+0xe>
 80147a2:	2000      	movs	r0, #0
 80147a4:	e005      	b.n	80147b2 <memcmp+0x1a>
 80147a6:	7803      	ldrb	r3, [r0, #0]
 80147a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80147ac:	42a3      	cmp	r3, r4
 80147ae:	d001      	beq.n	80147b4 <memcmp+0x1c>
 80147b0:	1b18      	subs	r0, r3, r4
 80147b2:	bd10      	pop	{r4, pc}
 80147b4:	3001      	adds	r0, #1
 80147b6:	e7f2      	b.n	801479e <memcmp+0x6>

080147b8 <memcpy>:
 80147b8:	440a      	add	r2, r1
 80147ba:	4291      	cmp	r1, r2
 80147bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80147c0:	d100      	bne.n	80147c4 <memcpy+0xc>
 80147c2:	4770      	bx	lr
 80147c4:	b510      	push	{r4, lr}
 80147c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80147ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80147ce:	4291      	cmp	r1, r2
 80147d0:	d1f9      	bne.n	80147c6 <memcpy+0xe>
 80147d2:	bd10      	pop	{r4, pc}

080147d4 <memmove>:
 80147d4:	4288      	cmp	r0, r1
 80147d6:	b510      	push	{r4, lr}
 80147d8:	eb01 0402 	add.w	r4, r1, r2
 80147dc:	d902      	bls.n	80147e4 <memmove+0x10>
 80147de:	4284      	cmp	r4, r0
 80147e0:	4623      	mov	r3, r4
 80147e2:	d807      	bhi.n	80147f4 <memmove+0x20>
 80147e4:	1e43      	subs	r3, r0, #1
 80147e6:	42a1      	cmp	r1, r4
 80147e8:	d008      	beq.n	80147fc <memmove+0x28>
 80147ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80147ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80147f2:	e7f8      	b.n	80147e6 <memmove+0x12>
 80147f4:	4402      	add	r2, r0
 80147f6:	4601      	mov	r1, r0
 80147f8:	428a      	cmp	r2, r1
 80147fa:	d100      	bne.n	80147fe <memmove+0x2a>
 80147fc:	bd10      	pop	{r4, pc}
 80147fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014802:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014806:	e7f7      	b.n	80147f8 <memmove+0x24>

08014808 <memset>:
 8014808:	4402      	add	r2, r0
 801480a:	4603      	mov	r3, r0
 801480c:	4293      	cmp	r3, r2
 801480e:	d100      	bne.n	8014812 <memset+0xa>
 8014810:	4770      	bx	lr
 8014812:	f803 1b01 	strb.w	r1, [r3], #1
 8014816:	e7f9      	b.n	801480c <memset+0x4>

08014818 <__malloc_lock>:
 8014818:	4801      	ldr	r0, [pc, #4]	; (8014820 <__malloc_lock+0x8>)
 801481a:	f7ff bd7f 	b.w	801431c <__retarget_lock_acquire_recursive>
 801481e:	bf00      	nop
 8014820:	2000d9f5 	.word	0x2000d9f5

08014824 <__malloc_unlock>:
 8014824:	4801      	ldr	r0, [pc, #4]	; (801482c <__malloc_unlock+0x8>)
 8014826:	f7ff bd7a 	b.w	801431e <__retarget_lock_release_recursive>
 801482a:	bf00      	nop
 801482c:	2000d9f5 	.word	0x2000d9f5

08014830 <printf>:
 8014830:	b40f      	push	{r0, r1, r2, r3}
 8014832:	b507      	push	{r0, r1, r2, lr}
 8014834:	4906      	ldr	r1, [pc, #24]	; (8014850 <printf+0x20>)
 8014836:	ab04      	add	r3, sp, #16
 8014838:	6808      	ldr	r0, [r1, #0]
 801483a:	f853 2b04 	ldr.w	r2, [r3], #4
 801483e:	6881      	ldr	r1, [r0, #8]
 8014840:	9301      	str	r3, [sp, #4]
 8014842:	f002 fa05 	bl	8016c50 <_vfprintf_r>
 8014846:	b003      	add	sp, #12
 8014848:	f85d eb04 	ldr.w	lr, [sp], #4
 801484c:	b004      	add	sp, #16
 801484e:	4770      	bx	lr
 8014850:	20000594 	.word	0x20000594

08014854 <_puts_r>:
 8014854:	b530      	push	{r4, r5, lr}
 8014856:	4605      	mov	r5, r0
 8014858:	b089      	sub	sp, #36	; 0x24
 801485a:	4608      	mov	r0, r1
 801485c:	460c      	mov	r4, r1
 801485e:	f7eb fd07 	bl	8000270 <strlen>
 8014862:	4b1e      	ldr	r3, [pc, #120]	; (80148dc <_puts_r+0x88>)
 8014864:	9306      	str	r3, [sp, #24]
 8014866:	2301      	movs	r3, #1
 8014868:	e9cd 4004 	strd	r4, r0, [sp, #16]
 801486c:	9307      	str	r3, [sp, #28]
 801486e:	4418      	add	r0, r3
 8014870:	ab04      	add	r3, sp, #16
 8014872:	9301      	str	r3, [sp, #4]
 8014874:	2302      	movs	r3, #2
 8014876:	9302      	str	r3, [sp, #8]
 8014878:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801487a:	68ac      	ldr	r4, [r5, #8]
 801487c:	9003      	str	r0, [sp, #12]
 801487e:	b913      	cbnz	r3, 8014886 <_puts_r+0x32>
 8014880:	4628      	mov	r0, r5
 8014882:	f004 fcb9 	bl	80191f8 <__sinit>
 8014886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014888:	07db      	lsls	r3, r3, #31
 801488a:	d405      	bmi.n	8014898 <_puts_r+0x44>
 801488c:	89a3      	ldrh	r3, [r4, #12]
 801488e:	0598      	lsls	r0, r3, #22
 8014890:	d402      	bmi.n	8014898 <_puts_r+0x44>
 8014892:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014894:	f7ff fd42 	bl	801431c <__retarget_lock_acquire_recursive>
 8014898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801489c:	0499      	lsls	r1, r3, #18
 801489e:	d406      	bmi.n	80148ae <_puts_r+0x5a>
 80148a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80148a4:	81a3      	strh	r3, [r4, #12]
 80148a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80148a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80148ac:	6663      	str	r3, [r4, #100]	; 0x64
 80148ae:	4628      	mov	r0, r5
 80148b0:	aa01      	add	r2, sp, #4
 80148b2:	4621      	mov	r1, r4
 80148b4:	f7ff fbc2 	bl	801403c <__sfvwrite_r>
 80148b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80148ba:	2800      	cmp	r0, #0
 80148bc:	bf14      	ite	ne
 80148be:	f04f 35ff 	movne.w	r5, #4294967295
 80148c2:	250a      	moveq	r5, #10
 80148c4:	07da      	lsls	r2, r3, #31
 80148c6:	d405      	bmi.n	80148d4 <_puts_r+0x80>
 80148c8:	89a3      	ldrh	r3, [r4, #12]
 80148ca:	059b      	lsls	r3, r3, #22
 80148cc:	d402      	bmi.n	80148d4 <_puts_r+0x80>
 80148ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80148d0:	f7ff fd25 	bl	801431e <__retarget_lock_release_recursive>
 80148d4:	4628      	mov	r0, r5
 80148d6:	b009      	add	sp, #36	; 0x24
 80148d8:	bd30      	pop	{r4, r5, pc}
 80148da:	bf00      	nop
 80148dc:	08021b92 	.word	0x08021b92

080148e0 <puts>:
 80148e0:	4b02      	ldr	r3, [pc, #8]	; (80148ec <puts+0xc>)
 80148e2:	4601      	mov	r1, r0
 80148e4:	6818      	ldr	r0, [r3, #0]
 80148e6:	f7ff bfb5 	b.w	8014854 <_puts_r>
 80148ea:	bf00      	nop
 80148ec:	20000594 	.word	0x20000594

080148f0 <_realloc_r>:
 80148f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148f4:	4681      	mov	r9, r0
 80148f6:	460c      	mov	r4, r1
 80148f8:	b929      	cbnz	r1, 8014906 <_realloc_r+0x16>
 80148fa:	4611      	mov	r1, r2
 80148fc:	b003      	add	sp, #12
 80148fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014902:	f7ff bd0d 	b.w	8014320 <_malloc_r>
 8014906:	9201      	str	r2, [sp, #4]
 8014908:	f7ff ff86 	bl	8014818 <__malloc_lock>
 801490c:	9a01      	ldr	r2, [sp, #4]
 801490e:	f102 080b 	add.w	r8, r2, #11
 8014912:	f1b8 0f16 	cmp.w	r8, #22
 8014916:	d90b      	bls.n	8014930 <_realloc_r+0x40>
 8014918:	f038 0807 	bics.w	r8, r8, #7
 801491c:	d50a      	bpl.n	8014934 <_realloc_r+0x44>
 801491e:	230c      	movs	r3, #12
 8014920:	f8c9 3000 	str.w	r3, [r9]
 8014924:	f04f 0b00 	mov.w	fp, #0
 8014928:	4658      	mov	r0, fp
 801492a:	b003      	add	sp, #12
 801492c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014930:	f04f 0810 	mov.w	r8, #16
 8014934:	4590      	cmp	r8, r2
 8014936:	d3f2      	bcc.n	801491e <_realloc_r+0x2e>
 8014938:	f854 5c04 	ldr.w	r5, [r4, #-4]
 801493c:	f025 0603 	bic.w	r6, r5, #3
 8014940:	45b0      	cmp	r8, r6
 8014942:	f1a4 0a08 	sub.w	sl, r4, #8
 8014946:	f340 816e 	ble.w	8014c26 <_realloc_r+0x336>
 801494a:	499b      	ldr	r1, [pc, #620]	; (8014bb8 <_realloc_r+0x2c8>)
 801494c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8014950:	eb0a 0306 	add.w	r3, sl, r6
 8014954:	459c      	cmp	ip, r3
 8014956:	6859      	ldr	r1, [r3, #4]
 8014958:	d005      	beq.n	8014966 <_realloc_r+0x76>
 801495a:	f021 0001 	bic.w	r0, r1, #1
 801495e:	4418      	add	r0, r3
 8014960:	6840      	ldr	r0, [r0, #4]
 8014962:	07c7      	lsls	r7, r0, #31
 8014964:	d427      	bmi.n	80149b6 <_realloc_r+0xc6>
 8014966:	f021 0103 	bic.w	r1, r1, #3
 801496a:	459c      	cmp	ip, r3
 801496c:	eb06 0701 	add.w	r7, r6, r1
 8014970:	d119      	bne.n	80149a6 <_realloc_r+0xb6>
 8014972:	f108 0010 	add.w	r0, r8, #16
 8014976:	42b8      	cmp	r0, r7
 8014978:	dc1f      	bgt.n	80149ba <_realloc_r+0xca>
 801497a:	eb0a 0308 	add.w	r3, sl, r8
 801497e:	4a8e      	ldr	r2, [pc, #568]	; (8014bb8 <_realloc_r+0x2c8>)
 8014980:	eba7 0708 	sub.w	r7, r7, r8
 8014984:	f047 0701 	orr.w	r7, r7, #1
 8014988:	6093      	str	r3, [r2, #8]
 801498a:	605f      	str	r7, [r3, #4]
 801498c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014990:	f003 0301 	and.w	r3, r3, #1
 8014994:	ea43 0308 	orr.w	r3, r3, r8
 8014998:	f844 3c04 	str.w	r3, [r4, #-4]
 801499c:	4648      	mov	r0, r9
 801499e:	f7ff ff41 	bl	8014824 <__malloc_unlock>
 80149a2:	46a3      	mov	fp, r4
 80149a4:	e7c0      	b.n	8014928 <_realloc_r+0x38>
 80149a6:	45b8      	cmp	r8, r7
 80149a8:	dc07      	bgt.n	80149ba <_realloc_r+0xca>
 80149aa:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80149ae:	60da      	str	r2, [r3, #12]
 80149b0:	6093      	str	r3, [r2, #8]
 80149b2:	4655      	mov	r5, sl
 80149b4:	e07f      	b.n	8014ab6 <_realloc_r+0x1c6>
 80149b6:	2100      	movs	r1, #0
 80149b8:	460b      	mov	r3, r1
 80149ba:	07e8      	lsls	r0, r5, #31
 80149bc:	f100 80e5 	bmi.w	8014b8a <_realloc_r+0x29a>
 80149c0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80149c4:	ebaa 0505 	sub.w	r5, sl, r5
 80149c8:	6868      	ldr	r0, [r5, #4]
 80149ca:	f020 0003 	bic.w	r0, r0, #3
 80149ce:	eb00 0b06 	add.w	fp, r0, r6
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	f000 80a5 	beq.w	8014b22 <_realloc_r+0x232>
 80149d8:	459c      	cmp	ip, r3
 80149da:	eb01 070b 	add.w	r7, r1, fp
 80149de:	d14a      	bne.n	8014a76 <_realloc_r+0x186>
 80149e0:	f108 0310 	add.w	r3, r8, #16
 80149e4:	42bb      	cmp	r3, r7
 80149e6:	f300 809c 	bgt.w	8014b22 <_realloc_r+0x232>
 80149ea:	46ab      	mov	fp, r5
 80149ec:	68eb      	ldr	r3, [r5, #12]
 80149ee:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 80149f2:	60d3      	str	r3, [r2, #12]
 80149f4:	609a      	str	r2, [r3, #8]
 80149f6:	1f32      	subs	r2, r6, #4
 80149f8:	2a24      	cmp	r2, #36	; 0x24
 80149fa:	d837      	bhi.n	8014a6c <_realloc_r+0x17c>
 80149fc:	2a13      	cmp	r2, #19
 80149fe:	d933      	bls.n	8014a68 <_realloc_r+0x178>
 8014a00:	6823      	ldr	r3, [r4, #0]
 8014a02:	60ab      	str	r3, [r5, #8]
 8014a04:	6863      	ldr	r3, [r4, #4]
 8014a06:	60eb      	str	r3, [r5, #12]
 8014a08:	2a1b      	cmp	r2, #27
 8014a0a:	d81b      	bhi.n	8014a44 <_realloc_r+0x154>
 8014a0c:	3408      	adds	r4, #8
 8014a0e:	f105 0310 	add.w	r3, r5, #16
 8014a12:	6822      	ldr	r2, [r4, #0]
 8014a14:	601a      	str	r2, [r3, #0]
 8014a16:	6862      	ldr	r2, [r4, #4]
 8014a18:	605a      	str	r2, [r3, #4]
 8014a1a:	68a2      	ldr	r2, [r4, #8]
 8014a1c:	609a      	str	r2, [r3, #8]
 8014a1e:	eb05 0308 	add.w	r3, r5, r8
 8014a22:	4a65      	ldr	r2, [pc, #404]	; (8014bb8 <_realloc_r+0x2c8>)
 8014a24:	eba7 0708 	sub.w	r7, r7, r8
 8014a28:	f047 0701 	orr.w	r7, r7, #1
 8014a2c:	6093      	str	r3, [r2, #8]
 8014a2e:	605f      	str	r7, [r3, #4]
 8014a30:	686b      	ldr	r3, [r5, #4]
 8014a32:	f003 0301 	and.w	r3, r3, #1
 8014a36:	ea43 0308 	orr.w	r3, r3, r8
 8014a3a:	606b      	str	r3, [r5, #4]
 8014a3c:	4648      	mov	r0, r9
 8014a3e:	f7ff fef1 	bl	8014824 <__malloc_unlock>
 8014a42:	e771      	b.n	8014928 <_realloc_r+0x38>
 8014a44:	68a3      	ldr	r3, [r4, #8]
 8014a46:	612b      	str	r3, [r5, #16]
 8014a48:	68e3      	ldr	r3, [r4, #12]
 8014a4a:	616b      	str	r3, [r5, #20]
 8014a4c:	2a24      	cmp	r2, #36	; 0x24
 8014a4e:	bf01      	itttt	eq
 8014a50:	6923      	ldreq	r3, [r4, #16]
 8014a52:	61ab      	streq	r3, [r5, #24]
 8014a54:	6962      	ldreq	r2, [r4, #20]
 8014a56:	61ea      	streq	r2, [r5, #28]
 8014a58:	bf19      	ittee	ne
 8014a5a:	3410      	addne	r4, #16
 8014a5c:	f105 0318 	addne.w	r3, r5, #24
 8014a60:	f105 0320 	addeq.w	r3, r5, #32
 8014a64:	3418      	addeq	r4, #24
 8014a66:	e7d4      	b.n	8014a12 <_realloc_r+0x122>
 8014a68:	465b      	mov	r3, fp
 8014a6a:	e7d2      	b.n	8014a12 <_realloc_r+0x122>
 8014a6c:	4621      	mov	r1, r4
 8014a6e:	4658      	mov	r0, fp
 8014a70:	f7ff feb0 	bl	80147d4 <memmove>
 8014a74:	e7d3      	b.n	8014a1e <_realloc_r+0x12e>
 8014a76:	45b8      	cmp	r8, r7
 8014a78:	dc53      	bgt.n	8014b22 <_realloc_r+0x232>
 8014a7a:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8014a7e:	4628      	mov	r0, r5
 8014a80:	60da      	str	r2, [r3, #12]
 8014a82:	6093      	str	r3, [r2, #8]
 8014a84:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8014a88:	68eb      	ldr	r3, [r5, #12]
 8014a8a:	60d3      	str	r3, [r2, #12]
 8014a8c:	609a      	str	r2, [r3, #8]
 8014a8e:	1f32      	subs	r2, r6, #4
 8014a90:	2a24      	cmp	r2, #36	; 0x24
 8014a92:	d842      	bhi.n	8014b1a <_realloc_r+0x22a>
 8014a94:	2a13      	cmp	r2, #19
 8014a96:	d908      	bls.n	8014aaa <_realloc_r+0x1ba>
 8014a98:	6823      	ldr	r3, [r4, #0]
 8014a9a:	60ab      	str	r3, [r5, #8]
 8014a9c:	6863      	ldr	r3, [r4, #4]
 8014a9e:	60eb      	str	r3, [r5, #12]
 8014aa0:	2a1b      	cmp	r2, #27
 8014aa2:	d828      	bhi.n	8014af6 <_realloc_r+0x206>
 8014aa4:	3408      	adds	r4, #8
 8014aa6:	f105 0010 	add.w	r0, r5, #16
 8014aaa:	6823      	ldr	r3, [r4, #0]
 8014aac:	6003      	str	r3, [r0, #0]
 8014aae:	6863      	ldr	r3, [r4, #4]
 8014ab0:	6043      	str	r3, [r0, #4]
 8014ab2:	68a3      	ldr	r3, [r4, #8]
 8014ab4:	6083      	str	r3, [r0, #8]
 8014ab6:	686b      	ldr	r3, [r5, #4]
 8014ab8:	eba7 0008 	sub.w	r0, r7, r8
 8014abc:	280f      	cmp	r0, #15
 8014abe:	f003 0301 	and.w	r3, r3, #1
 8014ac2:	eb05 0207 	add.w	r2, r5, r7
 8014ac6:	f240 80b0 	bls.w	8014c2a <_realloc_r+0x33a>
 8014aca:	eb05 0108 	add.w	r1, r5, r8
 8014ace:	ea48 0303 	orr.w	r3, r8, r3
 8014ad2:	f040 0001 	orr.w	r0, r0, #1
 8014ad6:	606b      	str	r3, [r5, #4]
 8014ad8:	6048      	str	r0, [r1, #4]
 8014ada:	6853      	ldr	r3, [r2, #4]
 8014adc:	f043 0301 	orr.w	r3, r3, #1
 8014ae0:	6053      	str	r3, [r2, #4]
 8014ae2:	3108      	adds	r1, #8
 8014ae4:	4648      	mov	r0, r9
 8014ae6:	f004 fc83 	bl	80193f0 <_free_r>
 8014aea:	4648      	mov	r0, r9
 8014aec:	f7ff fe9a 	bl	8014824 <__malloc_unlock>
 8014af0:	f105 0b08 	add.w	fp, r5, #8
 8014af4:	e718      	b.n	8014928 <_realloc_r+0x38>
 8014af6:	68a3      	ldr	r3, [r4, #8]
 8014af8:	612b      	str	r3, [r5, #16]
 8014afa:	68e3      	ldr	r3, [r4, #12]
 8014afc:	616b      	str	r3, [r5, #20]
 8014afe:	2a24      	cmp	r2, #36	; 0x24
 8014b00:	bf01      	itttt	eq
 8014b02:	6923      	ldreq	r3, [r4, #16]
 8014b04:	61ab      	streq	r3, [r5, #24]
 8014b06:	6963      	ldreq	r3, [r4, #20]
 8014b08:	61eb      	streq	r3, [r5, #28]
 8014b0a:	bf19      	ittee	ne
 8014b0c:	3410      	addne	r4, #16
 8014b0e:	f105 0018 	addne.w	r0, r5, #24
 8014b12:	f105 0020 	addeq.w	r0, r5, #32
 8014b16:	3418      	addeq	r4, #24
 8014b18:	e7c7      	b.n	8014aaa <_realloc_r+0x1ba>
 8014b1a:	4621      	mov	r1, r4
 8014b1c:	f7ff fe5a 	bl	80147d4 <memmove>
 8014b20:	e7c9      	b.n	8014ab6 <_realloc_r+0x1c6>
 8014b22:	45d8      	cmp	r8, fp
 8014b24:	dc31      	bgt.n	8014b8a <_realloc_r+0x29a>
 8014b26:	4628      	mov	r0, r5
 8014b28:	68eb      	ldr	r3, [r5, #12]
 8014b2a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8014b2e:	60d3      	str	r3, [r2, #12]
 8014b30:	609a      	str	r2, [r3, #8]
 8014b32:	1f32      	subs	r2, r6, #4
 8014b34:	2a24      	cmp	r2, #36	; 0x24
 8014b36:	d824      	bhi.n	8014b82 <_realloc_r+0x292>
 8014b38:	2a13      	cmp	r2, #19
 8014b3a:	d908      	bls.n	8014b4e <_realloc_r+0x25e>
 8014b3c:	6823      	ldr	r3, [r4, #0]
 8014b3e:	60ab      	str	r3, [r5, #8]
 8014b40:	6863      	ldr	r3, [r4, #4]
 8014b42:	60eb      	str	r3, [r5, #12]
 8014b44:	2a1b      	cmp	r2, #27
 8014b46:	d80a      	bhi.n	8014b5e <_realloc_r+0x26e>
 8014b48:	3408      	adds	r4, #8
 8014b4a:	f105 0010 	add.w	r0, r5, #16
 8014b4e:	6823      	ldr	r3, [r4, #0]
 8014b50:	6003      	str	r3, [r0, #0]
 8014b52:	6863      	ldr	r3, [r4, #4]
 8014b54:	6043      	str	r3, [r0, #4]
 8014b56:	68a3      	ldr	r3, [r4, #8]
 8014b58:	6083      	str	r3, [r0, #8]
 8014b5a:	465f      	mov	r7, fp
 8014b5c:	e7ab      	b.n	8014ab6 <_realloc_r+0x1c6>
 8014b5e:	68a3      	ldr	r3, [r4, #8]
 8014b60:	612b      	str	r3, [r5, #16]
 8014b62:	68e3      	ldr	r3, [r4, #12]
 8014b64:	616b      	str	r3, [r5, #20]
 8014b66:	2a24      	cmp	r2, #36	; 0x24
 8014b68:	bf01      	itttt	eq
 8014b6a:	6923      	ldreq	r3, [r4, #16]
 8014b6c:	61ab      	streq	r3, [r5, #24]
 8014b6e:	6963      	ldreq	r3, [r4, #20]
 8014b70:	61eb      	streq	r3, [r5, #28]
 8014b72:	bf19      	ittee	ne
 8014b74:	3410      	addne	r4, #16
 8014b76:	f105 0018 	addne.w	r0, r5, #24
 8014b7a:	f105 0020 	addeq.w	r0, r5, #32
 8014b7e:	3418      	addeq	r4, #24
 8014b80:	e7e5      	b.n	8014b4e <_realloc_r+0x25e>
 8014b82:	4621      	mov	r1, r4
 8014b84:	f7ff fe26 	bl	80147d4 <memmove>
 8014b88:	e7e7      	b.n	8014b5a <_realloc_r+0x26a>
 8014b8a:	4611      	mov	r1, r2
 8014b8c:	4648      	mov	r0, r9
 8014b8e:	f7ff fbc7 	bl	8014320 <_malloc_r>
 8014b92:	4683      	mov	fp, r0
 8014b94:	2800      	cmp	r0, #0
 8014b96:	f43f af51 	beq.w	8014a3c <_realloc_r+0x14c>
 8014b9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014b9e:	f023 0301 	bic.w	r3, r3, #1
 8014ba2:	4453      	add	r3, sl
 8014ba4:	f1a0 0208 	sub.w	r2, r0, #8
 8014ba8:	4293      	cmp	r3, r2
 8014baa:	d107      	bne.n	8014bbc <_realloc_r+0x2cc>
 8014bac:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8014bb0:	f027 0703 	bic.w	r7, r7, #3
 8014bb4:	4437      	add	r7, r6
 8014bb6:	e6fc      	b.n	80149b2 <_realloc_r+0xc2>
 8014bb8:	200009c0 	.word	0x200009c0
 8014bbc:	1f32      	subs	r2, r6, #4
 8014bbe:	2a24      	cmp	r2, #36	; 0x24
 8014bc0:	d82d      	bhi.n	8014c1e <_realloc_r+0x32e>
 8014bc2:	2a13      	cmp	r2, #19
 8014bc4:	d928      	bls.n	8014c18 <_realloc_r+0x328>
 8014bc6:	6823      	ldr	r3, [r4, #0]
 8014bc8:	6003      	str	r3, [r0, #0]
 8014bca:	6863      	ldr	r3, [r4, #4]
 8014bcc:	6043      	str	r3, [r0, #4]
 8014bce:	2a1b      	cmp	r2, #27
 8014bd0:	d80e      	bhi.n	8014bf0 <_realloc_r+0x300>
 8014bd2:	f104 0208 	add.w	r2, r4, #8
 8014bd6:	f100 0308 	add.w	r3, r0, #8
 8014bda:	6811      	ldr	r1, [r2, #0]
 8014bdc:	6019      	str	r1, [r3, #0]
 8014bde:	6851      	ldr	r1, [r2, #4]
 8014be0:	6059      	str	r1, [r3, #4]
 8014be2:	6892      	ldr	r2, [r2, #8]
 8014be4:	609a      	str	r2, [r3, #8]
 8014be6:	4621      	mov	r1, r4
 8014be8:	4648      	mov	r0, r9
 8014bea:	f004 fc01 	bl	80193f0 <_free_r>
 8014bee:	e725      	b.n	8014a3c <_realloc_r+0x14c>
 8014bf0:	68a3      	ldr	r3, [r4, #8]
 8014bf2:	6083      	str	r3, [r0, #8]
 8014bf4:	68e3      	ldr	r3, [r4, #12]
 8014bf6:	60c3      	str	r3, [r0, #12]
 8014bf8:	2a24      	cmp	r2, #36	; 0x24
 8014bfa:	bf01      	itttt	eq
 8014bfc:	6923      	ldreq	r3, [r4, #16]
 8014bfe:	6103      	streq	r3, [r0, #16]
 8014c00:	6961      	ldreq	r1, [r4, #20]
 8014c02:	6141      	streq	r1, [r0, #20]
 8014c04:	bf19      	ittee	ne
 8014c06:	f104 0210 	addne.w	r2, r4, #16
 8014c0a:	f100 0310 	addne.w	r3, r0, #16
 8014c0e:	f104 0218 	addeq.w	r2, r4, #24
 8014c12:	f100 0318 	addeq.w	r3, r0, #24
 8014c16:	e7e0      	b.n	8014bda <_realloc_r+0x2ea>
 8014c18:	4603      	mov	r3, r0
 8014c1a:	4622      	mov	r2, r4
 8014c1c:	e7dd      	b.n	8014bda <_realloc_r+0x2ea>
 8014c1e:	4621      	mov	r1, r4
 8014c20:	f7ff fdd8 	bl	80147d4 <memmove>
 8014c24:	e7df      	b.n	8014be6 <_realloc_r+0x2f6>
 8014c26:	4637      	mov	r7, r6
 8014c28:	e6c3      	b.n	80149b2 <_realloc_r+0xc2>
 8014c2a:	431f      	orrs	r7, r3
 8014c2c:	606f      	str	r7, [r5, #4]
 8014c2e:	6853      	ldr	r3, [r2, #4]
 8014c30:	f043 0301 	orr.w	r3, r3, #1
 8014c34:	6053      	str	r3, [r2, #4]
 8014c36:	e758      	b.n	8014aea <_realloc_r+0x1fa>

08014c38 <_sbrk_r>:
 8014c38:	b538      	push	{r3, r4, r5, lr}
 8014c3a:	4d06      	ldr	r5, [pc, #24]	; (8014c54 <_sbrk_r+0x1c>)
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	4604      	mov	r4, r0
 8014c40:	4608      	mov	r0, r1
 8014c42:	602b      	str	r3, [r5, #0]
 8014c44:	f7ed fcb6 	bl	80025b4 <_sbrk>
 8014c48:	1c43      	adds	r3, r0, #1
 8014c4a:	d102      	bne.n	8014c52 <_sbrk_r+0x1a>
 8014c4c:	682b      	ldr	r3, [r5, #0]
 8014c4e:	b103      	cbz	r3, 8014c52 <_sbrk_r+0x1a>
 8014c50:	6023      	str	r3, [r4, #0]
 8014c52:	bd38      	pop	{r3, r4, r5, pc}
 8014c54:	2000da2c 	.word	0x2000da2c

08014c58 <setvbuf>:
 8014c58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014c5c:	461d      	mov	r5, r3
 8014c5e:	4b58      	ldr	r3, [pc, #352]	; (8014dc0 <setvbuf+0x168>)
 8014c60:	681f      	ldr	r7, [r3, #0]
 8014c62:	4604      	mov	r4, r0
 8014c64:	460e      	mov	r6, r1
 8014c66:	4690      	mov	r8, r2
 8014c68:	b127      	cbz	r7, 8014c74 <setvbuf+0x1c>
 8014c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c6c:	b913      	cbnz	r3, 8014c74 <setvbuf+0x1c>
 8014c6e:	4638      	mov	r0, r7
 8014c70:	f004 fac2 	bl	80191f8 <__sinit>
 8014c74:	f1b8 0f02 	cmp.w	r8, #2
 8014c78:	d006      	beq.n	8014c88 <setvbuf+0x30>
 8014c7a:	f1b8 0f01 	cmp.w	r8, #1
 8014c7e:	f200 809a 	bhi.w	8014db6 <setvbuf+0x15e>
 8014c82:	2d00      	cmp	r5, #0
 8014c84:	f2c0 8097 	blt.w	8014db6 <setvbuf+0x15e>
 8014c88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014c8a:	07db      	lsls	r3, r3, #31
 8014c8c:	d405      	bmi.n	8014c9a <setvbuf+0x42>
 8014c8e:	89a3      	ldrh	r3, [r4, #12]
 8014c90:	0598      	lsls	r0, r3, #22
 8014c92:	d402      	bmi.n	8014c9a <setvbuf+0x42>
 8014c94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014c96:	f7ff fb41 	bl	801431c <__retarget_lock_acquire_recursive>
 8014c9a:	4621      	mov	r1, r4
 8014c9c:	4638      	mov	r0, r7
 8014c9e:	f004 fa3f 	bl	8019120 <_fflush_r>
 8014ca2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8014ca4:	b141      	cbz	r1, 8014cb8 <setvbuf+0x60>
 8014ca6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8014caa:	4299      	cmp	r1, r3
 8014cac:	d002      	beq.n	8014cb4 <setvbuf+0x5c>
 8014cae:	4638      	mov	r0, r7
 8014cb0:	f004 fb9e 	bl	80193f0 <_free_r>
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	6323      	str	r3, [r4, #48]	; 0x30
 8014cb8:	2300      	movs	r3, #0
 8014cba:	61a3      	str	r3, [r4, #24]
 8014cbc:	6063      	str	r3, [r4, #4]
 8014cbe:	89a3      	ldrh	r3, [r4, #12]
 8014cc0:	0619      	lsls	r1, r3, #24
 8014cc2:	d503      	bpl.n	8014ccc <setvbuf+0x74>
 8014cc4:	6921      	ldr	r1, [r4, #16]
 8014cc6:	4638      	mov	r0, r7
 8014cc8:	f004 fb92 	bl	80193f0 <_free_r>
 8014ccc:	89a3      	ldrh	r3, [r4, #12]
 8014cce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8014cd2:	f023 0303 	bic.w	r3, r3, #3
 8014cd6:	f1b8 0f02 	cmp.w	r8, #2
 8014cda:	81a3      	strh	r3, [r4, #12]
 8014cdc:	d067      	beq.n	8014dae <setvbuf+0x156>
 8014cde:	ab01      	add	r3, sp, #4
 8014ce0:	466a      	mov	r2, sp
 8014ce2:	4621      	mov	r1, r4
 8014ce4:	4638      	mov	r0, r7
 8014ce6:	f004 fc6d 	bl	80195c4 <__swhatbuf_r>
 8014cea:	89a3      	ldrh	r3, [r4, #12]
 8014cec:	4318      	orrs	r0, r3
 8014cee:	81a0      	strh	r0, [r4, #12]
 8014cf0:	bb35      	cbnz	r5, 8014d40 <setvbuf+0xe8>
 8014cf2:	9d00      	ldr	r5, [sp, #0]
 8014cf4:	4628      	mov	r0, r5
 8014cf6:	f004 fcd1 	bl	801969c <malloc>
 8014cfa:	4606      	mov	r6, r0
 8014cfc:	2800      	cmp	r0, #0
 8014cfe:	d151      	bne.n	8014da4 <setvbuf+0x14c>
 8014d00:	f8dd 9000 	ldr.w	r9, [sp]
 8014d04:	45a9      	cmp	r9, r5
 8014d06:	d146      	bne.n	8014d96 <setvbuf+0x13e>
 8014d08:	f04f 35ff 	mov.w	r5, #4294967295
 8014d0c:	2200      	movs	r2, #0
 8014d0e:	60a2      	str	r2, [r4, #8]
 8014d10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014d14:	6022      	str	r2, [r4, #0]
 8014d16:	6122      	str	r2, [r4, #16]
 8014d18:	2201      	movs	r2, #1
 8014d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d1e:	6162      	str	r2, [r4, #20]
 8014d20:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014d22:	f043 0302 	orr.w	r3, r3, #2
 8014d26:	07d2      	lsls	r2, r2, #31
 8014d28:	81a3      	strh	r3, [r4, #12]
 8014d2a:	d405      	bmi.n	8014d38 <setvbuf+0xe0>
 8014d2c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8014d30:	d102      	bne.n	8014d38 <setvbuf+0xe0>
 8014d32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014d34:	f7ff faf3 	bl	801431e <__retarget_lock_release_recursive>
 8014d38:	4628      	mov	r0, r5
 8014d3a:	b003      	add	sp, #12
 8014d3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d40:	2e00      	cmp	r6, #0
 8014d42:	d0d7      	beq.n	8014cf4 <setvbuf+0x9c>
 8014d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d46:	b913      	cbnz	r3, 8014d4e <setvbuf+0xf6>
 8014d48:	4638      	mov	r0, r7
 8014d4a:	f004 fa55 	bl	80191f8 <__sinit>
 8014d4e:	9b00      	ldr	r3, [sp, #0]
 8014d50:	6026      	str	r6, [r4, #0]
 8014d52:	42ab      	cmp	r3, r5
 8014d54:	bf1e      	ittt	ne
 8014d56:	89a3      	ldrhne	r3, [r4, #12]
 8014d58:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8014d5c:	81a3      	strhne	r3, [r4, #12]
 8014d5e:	f1b8 0f01 	cmp.w	r8, #1
 8014d62:	bf02      	ittt	eq
 8014d64:	89a3      	ldrheq	r3, [r4, #12]
 8014d66:	f043 0301 	orreq.w	r3, r3, #1
 8014d6a:	81a3      	strheq	r3, [r4, #12]
 8014d6c:	89a2      	ldrh	r2, [r4, #12]
 8014d6e:	f012 0308 	ands.w	r3, r2, #8
 8014d72:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8014d76:	d01c      	beq.n	8014db2 <setvbuf+0x15a>
 8014d78:	07d3      	lsls	r3, r2, #31
 8014d7a:	bf41      	itttt	mi
 8014d7c:	2300      	movmi	r3, #0
 8014d7e:	426d      	negmi	r5, r5
 8014d80:	60a3      	strmi	r3, [r4, #8]
 8014d82:	61a5      	strmi	r5, [r4, #24]
 8014d84:	bf58      	it	pl
 8014d86:	60a5      	strpl	r5, [r4, #8]
 8014d88:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8014d8a:	f015 0501 	ands.w	r5, r5, #1
 8014d8e:	d115      	bne.n	8014dbc <setvbuf+0x164>
 8014d90:	f412 7f00 	tst.w	r2, #512	; 0x200
 8014d94:	e7cc      	b.n	8014d30 <setvbuf+0xd8>
 8014d96:	4648      	mov	r0, r9
 8014d98:	f004 fc80 	bl	801969c <malloc>
 8014d9c:	4606      	mov	r6, r0
 8014d9e:	2800      	cmp	r0, #0
 8014da0:	d0b2      	beq.n	8014d08 <setvbuf+0xb0>
 8014da2:	464d      	mov	r5, r9
 8014da4:	89a3      	ldrh	r3, [r4, #12]
 8014da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014daa:	81a3      	strh	r3, [r4, #12]
 8014dac:	e7ca      	b.n	8014d44 <setvbuf+0xec>
 8014dae:	2500      	movs	r5, #0
 8014db0:	e7ac      	b.n	8014d0c <setvbuf+0xb4>
 8014db2:	60a3      	str	r3, [r4, #8]
 8014db4:	e7e8      	b.n	8014d88 <setvbuf+0x130>
 8014db6:	f04f 35ff 	mov.w	r5, #4294967295
 8014dba:	e7bd      	b.n	8014d38 <setvbuf+0xe0>
 8014dbc:	2500      	movs	r5, #0
 8014dbe:	e7bb      	b.n	8014d38 <setvbuf+0xe0>
 8014dc0:	20000594 	.word	0x20000594

08014dc4 <snprintf>:
 8014dc4:	b40c      	push	{r2, r3}
 8014dc6:	b530      	push	{r4, r5, lr}
 8014dc8:	4b17      	ldr	r3, [pc, #92]	; (8014e28 <snprintf+0x64>)
 8014dca:	1e0c      	subs	r4, r1, #0
 8014dcc:	681d      	ldr	r5, [r3, #0]
 8014dce:	b09d      	sub	sp, #116	; 0x74
 8014dd0:	da08      	bge.n	8014de4 <snprintf+0x20>
 8014dd2:	238b      	movs	r3, #139	; 0x8b
 8014dd4:	602b      	str	r3, [r5, #0]
 8014dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8014dda:	b01d      	add	sp, #116	; 0x74
 8014ddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014de0:	b002      	add	sp, #8
 8014de2:	4770      	bx	lr
 8014de4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014de8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014dec:	bf14      	ite	ne
 8014dee:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014df2:	4623      	moveq	r3, r4
 8014df4:	9304      	str	r3, [sp, #16]
 8014df6:	9307      	str	r3, [sp, #28]
 8014df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014dfc:	9002      	str	r0, [sp, #8]
 8014dfe:	9006      	str	r0, [sp, #24]
 8014e00:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014e04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014e06:	ab21      	add	r3, sp, #132	; 0x84
 8014e08:	a902      	add	r1, sp, #8
 8014e0a:	4628      	mov	r0, r5
 8014e0c:	9301      	str	r3, [sp, #4]
 8014e0e:	f000 f823 	bl	8014e58 <_svfprintf_r>
 8014e12:	1c43      	adds	r3, r0, #1
 8014e14:	bfbc      	itt	lt
 8014e16:	238b      	movlt	r3, #139	; 0x8b
 8014e18:	602b      	strlt	r3, [r5, #0]
 8014e1a:	2c00      	cmp	r4, #0
 8014e1c:	d0dd      	beq.n	8014dda <snprintf+0x16>
 8014e1e:	9b02      	ldr	r3, [sp, #8]
 8014e20:	2200      	movs	r2, #0
 8014e22:	701a      	strb	r2, [r3, #0]
 8014e24:	e7d9      	b.n	8014dda <snprintf+0x16>
 8014e26:	bf00      	nop
 8014e28:	20000594 	.word	0x20000594

08014e2c <strncat>:
 8014e2c:	b530      	push	{r4, r5, lr}
 8014e2e:	4604      	mov	r4, r0
 8014e30:	7825      	ldrb	r5, [r4, #0]
 8014e32:	4623      	mov	r3, r4
 8014e34:	3401      	adds	r4, #1
 8014e36:	2d00      	cmp	r5, #0
 8014e38:	d1fa      	bne.n	8014e30 <strncat+0x4>
 8014e3a:	3a01      	subs	r2, #1
 8014e3c:	d304      	bcc.n	8014e48 <strncat+0x1c>
 8014e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014e42:	f803 4b01 	strb.w	r4, [r3], #1
 8014e46:	b904      	cbnz	r4, 8014e4a <strncat+0x1e>
 8014e48:	bd30      	pop	{r4, r5, pc}
 8014e4a:	2a00      	cmp	r2, #0
 8014e4c:	d1f5      	bne.n	8014e3a <strncat+0xe>
 8014e4e:	701a      	strb	r2, [r3, #0]
 8014e50:	e7f3      	b.n	8014e3a <strncat+0xe>
 8014e52:	0000      	movs	r0, r0
 8014e54:	0000      	movs	r0, r0
	...

08014e58 <_svfprintf_r>:
 8014e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e5c:	ed2d 8b04 	vpush	{d8-d9}
 8014e60:	b0cf      	sub	sp, #316	; 0x13c
 8014e62:	4688      	mov	r8, r1
 8014e64:	4691      	mov	r9, r2
 8014e66:	461e      	mov	r6, r3
 8014e68:	4682      	mov	sl, r0
 8014e6a:	f004 fba7 	bl	80195bc <_localeconv_r>
 8014e6e:	6803      	ldr	r3, [r0, #0]
 8014e70:	9313      	str	r3, [sp, #76]	; 0x4c
 8014e72:	4618      	mov	r0, r3
 8014e74:	f7eb f9fc 	bl	8000270 <strlen>
 8014e78:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8014e7c:	900d      	str	r0, [sp, #52]	; 0x34
 8014e7e:	0618      	lsls	r0, r3, #24
 8014e80:	d51a      	bpl.n	8014eb8 <_svfprintf_r+0x60>
 8014e82:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8014e86:	b9bb      	cbnz	r3, 8014eb8 <_svfprintf_r+0x60>
 8014e88:	2140      	movs	r1, #64	; 0x40
 8014e8a:	4650      	mov	r0, sl
 8014e8c:	f7ff fa48 	bl	8014320 <_malloc_r>
 8014e90:	f8c8 0000 	str.w	r0, [r8]
 8014e94:	f8c8 0010 	str.w	r0, [r8, #16]
 8014e98:	b958      	cbnz	r0, 8014eb2 <_svfprintf_r+0x5a>
 8014e9a:	230c      	movs	r3, #12
 8014e9c:	f8ca 3000 	str.w	r3, [sl]
 8014ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8014ea4:	930c      	str	r3, [sp, #48]	; 0x30
 8014ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8014ea8:	b04f      	add	sp, #316	; 0x13c
 8014eaa:	ecbd 8b04 	vpop	{d8-d9}
 8014eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eb2:	2340      	movs	r3, #64	; 0x40
 8014eb4:	f8c8 3014 	str.w	r3, [r8, #20]
 8014eb8:	ed9f 7b93 	vldr	d7, [pc, #588]	; 8015108 <_svfprintf_r+0x2b0>
 8014ebc:	2500      	movs	r5, #0
 8014ebe:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 8014ec2:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8014ec6:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8014eca:	ac25      	add	r4, sp, #148	; 0x94
 8014ecc:	9422      	str	r4, [sp, #136]	; 0x88
 8014ece:	9505      	str	r5, [sp, #20]
 8014ed0:	950a      	str	r5, [sp, #40]	; 0x28
 8014ed2:	9512      	str	r5, [sp, #72]	; 0x48
 8014ed4:	9514      	str	r5, [sp, #80]	; 0x50
 8014ed6:	950c      	str	r5, [sp, #48]	; 0x30
 8014ed8:	464b      	mov	r3, r9
 8014eda:	461d      	mov	r5, r3
 8014edc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ee0:	b10a      	cbz	r2, 8014ee6 <_svfprintf_r+0x8e>
 8014ee2:	2a25      	cmp	r2, #37	; 0x25
 8014ee4:	d1f9      	bne.n	8014eda <_svfprintf_r+0x82>
 8014ee6:	ebb5 0709 	subs.w	r7, r5, r9
 8014eea:	d00d      	beq.n	8014f08 <_svfprintf_r+0xb0>
 8014eec:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8014eee:	443b      	add	r3, r7
 8014ef0:	9324      	str	r3, [sp, #144]	; 0x90
 8014ef2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014ef4:	3301      	adds	r3, #1
 8014ef6:	2b07      	cmp	r3, #7
 8014ef8:	e9c4 9700 	strd	r9, r7, [r4]
 8014efc:	9323      	str	r3, [sp, #140]	; 0x8c
 8014efe:	dc79      	bgt.n	8014ff4 <_svfprintf_r+0x19c>
 8014f00:	3408      	adds	r4, #8
 8014f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014f04:	443b      	add	r3, r7
 8014f06:	930c      	str	r3, [sp, #48]	; 0x30
 8014f08:	782b      	ldrb	r3, [r5, #0]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	f001 8148 	beq.w	80161a0 <_svfprintf_r+0x1348>
 8014f10:	2300      	movs	r3, #0
 8014f12:	f04f 32ff 	mov.w	r2, #4294967295
 8014f16:	9204      	str	r2, [sp, #16]
 8014f18:	3501      	adds	r5, #1
 8014f1a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8014f1e:	9310      	str	r3, [sp, #64]	; 0x40
 8014f20:	469b      	mov	fp, r3
 8014f22:	270a      	movs	r7, #10
 8014f24:	222b      	movs	r2, #43	; 0x2b
 8014f26:	462b      	mov	r3, r5
 8014f28:	f813 1b01 	ldrb.w	r1, [r3], #1
 8014f2c:	9106      	str	r1, [sp, #24]
 8014f2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8014f30:	9b06      	ldr	r3, [sp, #24]
 8014f32:	3b20      	subs	r3, #32
 8014f34:	2b5a      	cmp	r3, #90	; 0x5a
 8014f36:	f200 85bf 	bhi.w	8015ab8 <_svfprintf_r+0xc60>
 8014f3a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014f3e:	007e      	.short	0x007e
 8014f40:	05bd05bd 	.word	0x05bd05bd
 8014f44:	05bd0086 	.word	0x05bd0086
 8014f48:	05bd05bd 	.word	0x05bd05bd
 8014f4c:	05bd0065 	.word	0x05bd0065
 8014f50:	008905bd 	.word	0x008905bd
 8014f54:	05bd0093 	.word	0x05bd0093
 8014f58:	00960090 	.word	0x00960090
 8014f5c:	00b305bd 	.word	0x00b305bd
 8014f60:	00b600b6 	.word	0x00b600b6
 8014f64:	00b600b6 	.word	0x00b600b6
 8014f68:	00b600b6 	.word	0x00b600b6
 8014f6c:	00b600b6 	.word	0x00b600b6
 8014f70:	05bd00b6 	.word	0x05bd00b6
 8014f74:	05bd05bd 	.word	0x05bd05bd
 8014f78:	05bd05bd 	.word	0x05bd05bd
 8014f7c:	05bd05bd 	.word	0x05bd05bd
 8014f80:	05bd012c 	.word	0x05bd012c
 8014f84:	00fc00e9 	.word	0x00fc00e9
 8014f88:	012c012c 	.word	0x012c012c
 8014f8c:	05bd012c 	.word	0x05bd012c
 8014f90:	05bd05bd 	.word	0x05bd05bd
 8014f94:	00c605bd 	.word	0x00c605bd
 8014f98:	05bd05bd 	.word	0x05bd05bd
 8014f9c:	05bd0498 	.word	0x05bd0498
 8014fa0:	05bd05bd 	.word	0x05bd05bd
 8014fa4:	05bd04e2 	.word	0x05bd04e2
 8014fa8:	05bd0503 	.word	0x05bd0503
 8014fac:	052505bd 	.word	0x052505bd
 8014fb0:	05bd05bd 	.word	0x05bd05bd
 8014fb4:	05bd05bd 	.word	0x05bd05bd
 8014fb8:	05bd05bd 	.word	0x05bd05bd
 8014fbc:	05bd05bd 	.word	0x05bd05bd
 8014fc0:	05bd012c 	.word	0x05bd012c
 8014fc4:	00fe00e9 	.word	0x00fe00e9
 8014fc8:	012c012c 	.word	0x012c012c
 8014fcc:	00c9012c 	.word	0x00c9012c
 8014fd0:	00dd00fe 	.word	0x00dd00fe
 8014fd4:	00d605bd 	.word	0x00d605bd
 8014fd8:	047305bd 	.word	0x047305bd
 8014fdc:	04d0049a 	.word	0x04d0049a
 8014fe0:	05bd00dd 	.word	0x05bd00dd
 8014fe4:	007c04e2 	.word	0x007c04e2
 8014fe8:	05bd0505 	.word	0x05bd0505
 8014fec:	054405bd 	.word	0x054405bd
 8014ff0:	007c05bd 	.word	0x007c05bd
 8014ff4:	aa22      	add	r2, sp, #136	; 0x88
 8014ff6:	4641      	mov	r1, r8
 8014ff8:	4650      	mov	r0, sl
 8014ffa:	f004 ff73 	bl	8019ee4 <__ssprint_r>
 8014ffe:	2800      	cmp	r0, #0
 8015000:	f040 8137 	bne.w	8015272 <_svfprintf_r+0x41a>
 8015004:	ac25      	add	r4, sp, #148	; 0x94
 8015006:	e77c      	b.n	8014f02 <_svfprintf_r+0xaa>
 8015008:	4650      	mov	r0, sl
 801500a:	f004 fad7 	bl	80195bc <_localeconv_r>
 801500e:	6843      	ldr	r3, [r0, #4]
 8015010:	9314      	str	r3, [sp, #80]	; 0x50
 8015012:	4618      	mov	r0, r3
 8015014:	f7eb f92c 	bl	8000270 <strlen>
 8015018:	9012      	str	r0, [sp, #72]	; 0x48
 801501a:	4650      	mov	r0, sl
 801501c:	f004 face 	bl	80195bc <_localeconv_r>
 8015020:	6883      	ldr	r3, [r0, #8]
 8015022:	930a      	str	r3, [sp, #40]	; 0x28
 8015024:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015026:	222b      	movs	r2, #43	; 0x2b
 8015028:	b12b      	cbz	r3, 8015036 <_svfprintf_r+0x1de>
 801502a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801502c:	b11b      	cbz	r3, 8015036 <_svfprintf_r+0x1de>
 801502e:	781b      	ldrb	r3, [r3, #0]
 8015030:	b10b      	cbz	r3, 8015036 <_svfprintf_r+0x1de>
 8015032:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8015036:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8015038:	e775      	b.n	8014f26 <_svfprintf_r+0xce>
 801503a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801503e:	2b00      	cmp	r3, #0
 8015040:	d1f9      	bne.n	8015036 <_svfprintf_r+0x1de>
 8015042:	2320      	movs	r3, #32
 8015044:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8015048:	e7f5      	b.n	8015036 <_svfprintf_r+0x1de>
 801504a:	f04b 0b01 	orr.w	fp, fp, #1
 801504e:	e7f2      	b.n	8015036 <_svfprintf_r+0x1de>
 8015050:	f856 3b04 	ldr.w	r3, [r6], #4
 8015054:	9310      	str	r3, [sp, #64]	; 0x40
 8015056:	2b00      	cmp	r3, #0
 8015058:	daed      	bge.n	8015036 <_svfprintf_r+0x1de>
 801505a:	425b      	negs	r3, r3
 801505c:	9310      	str	r3, [sp, #64]	; 0x40
 801505e:	f04b 0b04 	orr.w	fp, fp, #4
 8015062:	e7e8      	b.n	8015036 <_svfprintf_r+0x1de>
 8015064:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8015068:	e7e5      	b.n	8015036 <_svfprintf_r+0x1de>
 801506a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801506c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015070:	9306      	str	r3, [sp, #24]
 8015072:	2b2a      	cmp	r3, #42	; 0x2a
 8015074:	d113      	bne.n	801509e <_svfprintf_r+0x246>
 8015076:	f856 0b04 	ldr.w	r0, [r6], #4
 801507a:	950b      	str	r5, [sp, #44]	; 0x2c
 801507c:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8015080:	9304      	str	r3, [sp, #16]
 8015082:	e7d8      	b.n	8015036 <_svfprintf_r+0x1de>
 8015084:	9904      	ldr	r1, [sp, #16]
 8015086:	fb07 3301 	mla	r3, r7, r1, r3
 801508a:	9304      	str	r3, [sp, #16]
 801508c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015090:	9306      	str	r3, [sp, #24]
 8015092:	9b06      	ldr	r3, [sp, #24]
 8015094:	3b30      	subs	r3, #48	; 0x30
 8015096:	2b09      	cmp	r3, #9
 8015098:	d9f4      	bls.n	8015084 <_svfprintf_r+0x22c>
 801509a:	950b      	str	r5, [sp, #44]	; 0x2c
 801509c:	e748      	b.n	8014f30 <_svfprintf_r+0xd8>
 801509e:	2300      	movs	r3, #0
 80150a0:	9304      	str	r3, [sp, #16]
 80150a2:	e7f6      	b.n	8015092 <_svfprintf_r+0x23a>
 80150a4:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 80150a8:	e7c5      	b.n	8015036 <_svfprintf_r+0x1de>
 80150aa:	2300      	movs	r3, #0
 80150ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80150ae:	9310      	str	r3, [sp, #64]	; 0x40
 80150b0:	9b06      	ldr	r3, [sp, #24]
 80150b2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80150b4:	3b30      	subs	r3, #48	; 0x30
 80150b6:	fb07 3301 	mla	r3, r7, r1, r3
 80150ba:	9310      	str	r3, [sp, #64]	; 0x40
 80150bc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80150c0:	9306      	str	r3, [sp, #24]
 80150c2:	3b30      	subs	r3, #48	; 0x30
 80150c4:	2b09      	cmp	r3, #9
 80150c6:	d9f3      	bls.n	80150b0 <_svfprintf_r+0x258>
 80150c8:	e7e7      	b.n	801509a <_svfprintf_r+0x242>
 80150ca:	f04b 0b08 	orr.w	fp, fp, #8
 80150ce:	e7b2      	b.n	8015036 <_svfprintf_r+0x1de>
 80150d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150d2:	781b      	ldrb	r3, [r3, #0]
 80150d4:	2b68      	cmp	r3, #104	; 0x68
 80150d6:	bf01      	itttt	eq
 80150d8:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 80150da:	3301      	addeq	r3, #1
 80150dc:	930b      	streq	r3, [sp, #44]	; 0x2c
 80150de:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 80150e2:	bf18      	it	ne
 80150e4:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 80150e8:	e7a5      	b.n	8015036 <_svfprintf_r+0x1de>
 80150ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150ec:	781b      	ldrb	r3, [r3, #0]
 80150ee:	2b6c      	cmp	r3, #108	; 0x6c
 80150f0:	d105      	bne.n	80150fe <_svfprintf_r+0x2a6>
 80150f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150f4:	3301      	adds	r3, #1
 80150f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80150f8:	f04b 0b20 	orr.w	fp, fp, #32
 80150fc:	e79b      	b.n	8015036 <_svfprintf_r+0x1de>
 80150fe:	f04b 0b10 	orr.w	fp, fp, #16
 8015102:	e798      	b.n	8015036 <_svfprintf_r+0x1de>
 8015104:	f3af 8000 	nop.w
	...
 8015110:	4632      	mov	r2, r6
 8015112:	2000      	movs	r0, #0
 8015114:	f852 3b04 	ldr.w	r3, [r2], #4
 8015118:	9207      	str	r2, [sp, #28]
 801511a:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 801511e:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8015122:	2301      	movs	r3, #1
 8015124:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8015128:	9003      	str	r0, [sp, #12]
 801512a:	9304      	str	r3, [sp, #16]
 801512c:	4606      	mov	r6, r0
 801512e:	4605      	mov	r5, r0
 8015130:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8015134:	e1bc      	b.n	80154b0 <_svfprintf_r+0x658>
 8015136:	f04b 0b10 	orr.w	fp, fp, #16
 801513a:	f01b 0f20 	tst.w	fp, #32
 801513e:	d012      	beq.n	8015166 <_svfprintf_r+0x30e>
 8015140:	1df3      	adds	r3, r6, #7
 8015142:	f023 0307 	bic.w	r3, r3, #7
 8015146:	461a      	mov	r2, r3
 8015148:	685d      	ldr	r5, [r3, #4]
 801514a:	f852 6b08 	ldr.w	r6, [r2], #8
 801514e:	9207      	str	r2, [sp, #28]
 8015150:	2d00      	cmp	r5, #0
 8015152:	da06      	bge.n	8015162 <_svfprintf_r+0x30a>
 8015154:	4276      	negs	r6, r6
 8015156:	f04f 032d 	mov.w	r3, #45	; 0x2d
 801515a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 801515e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8015162:	2301      	movs	r3, #1
 8015164:	e396      	b.n	8015894 <_svfprintf_r+0xa3c>
 8015166:	4633      	mov	r3, r6
 8015168:	f01b 0f10 	tst.w	fp, #16
 801516c:	f853 5b04 	ldr.w	r5, [r3], #4
 8015170:	9307      	str	r3, [sp, #28]
 8015172:	d002      	beq.n	801517a <_svfprintf_r+0x322>
 8015174:	462e      	mov	r6, r5
 8015176:	17ed      	asrs	r5, r5, #31
 8015178:	e7ea      	b.n	8015150 <_svfprintf_r+0x2f8>
 801517a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 801517e:	d003      	beq.n	8015188 <_svfprintf_r+0x330>
 8015180:	b22e      	sxth	r6, r5
 8015182:	f345 35c0 	sbfx	r5, r5, #15, #1
 8015186:	e7e3      	b.n	8015150 <_svfprintf_r+0x2f8>
 8015188:	f41b 7f00 	tst.w	fp, #512	; 0x200
 801518c:	d0f2      	beq.n	8015174 <_svfprintf_r+0x31c>
 801518e:	b26e      	sxtb	r6, r5
 8015190:	f345 15c0 	sbfx	r5, r5, #7, #1
 8015194:	e7dc      	b.n	8015150 <_svfprintf_r+0x2f8>
 8015196:	3607      	adds	r6, #7
 8015198:	f026 0307 	bic.w	r3, r6, #7
 801519c:	ecb3 7b02 	vldmia	r3!, {d7}
 80151a0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80151a4:	9307      	str	r3, [sp, #28]
 80151a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151a8:	ee09 3a10 	vmov	s18, r3
 80151ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80151ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80151b2:	ee09 3a90 	vmov	s19, r3
 80151b6:	f04f 32ff 	mov.w	r2, #4294967295
 80151ba:	4b3a      	ldr	r3, [pc, #232]	; (80152a4 <_svfprintf_r+0x44c>)
 80151bc:	ec51 0b19 	vmov	r0, r1, d9
 80151c0:	f7eb fcb4 	bl	8000b2c <__aeabi_dcmpun>
 80151c4:	bb10      	cbnz	r0, 801520c <_svfprintf_r+0x3b4>
 80151c6:	4b37      	ldr	r3, [pc, #220]	; (80152a4 <_svfprintf_r+0x44c>)
 80151c8:	ec51 0b19 	vmov	r0, r1, d9
 80151cc:	f04f 32ff 	mov.w	r2, #4294967295
 80151d0:	f7eb fc8e 	bl	8000af0 <__aeabi_dcmple>
 80151d4:	b9d0      	cbnz	r0, 801520c <_svfprintf_r+0x3b4>
 80151d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80151da:	2200      	movs	r2, #0
 80151dc:	2300      	movs	r3, #0
 80151de:	f7eb fc7d 	bl	8000adc <__aeabi_dcmplt>
 80151e2:	b110      	cbz	r0, 80151ea <_svfprintf_r+0x392>
 80151e4:	232d      	movs	r3, #45	; 0x2d
 80151e6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80151ea:	4a2f      	ldr	r2, [pc, #188]	; (80152a8 <_svfprintf_r+0x450>)
 80151ec:	482f      	ldr	r0, [pc, #188]	; (80152ac <_svfprintf_r+0x454>)
 80151ee:	9b06      	ldr	r3, [sp, #24]
 80151f0:	2100      	movs	r1, #0
 80151f2:	2b47      	cmp	r3, #71	; 0x47
 80151f4:	bfd4      	ite	le
 80151f6:	4691      	movle	r9, r2
 80151f8:	4681      	movgt	r9, r0
 80151fa:	2303      	movs	r3, #3
 80151fc:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8015200:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8015204:	2600      	movs	r6, #0
 8015206:	4633      	mov	r3, r6
 8015208:	f001 b800 	b.w	801620c <_svfprintf_r+0x13b4>
 801520c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8015210:	4610      	mov	r0, r2
 8015212:	4619      	mov	r1, r3
 8015214:	f7eb fc8a 	bl	8000b2c <__aeabi_dcmpun>
 8015218:	b140      	cbz	r0, 801522c <_svfprintf_r+0x3d4>
 801521a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801521c:	4a24      	ldr	r2, [pc, #144]	; (80152b0 <_svfprintf_r+0x458>)
 801521e:	4825      	ldr	r0, [pc, #148]	; (80152b4 <_svfprintf_r+0x45c>)
 8015220:	2b00      	cmp	r3, #0
 8015222:	bfbc      	itt	lt
 8015224:	232d      	movlt	r3, #45	; 0x2d
 8015226:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 801522a:	e7e0      	b.n	80151ee <_svfprintf_r+0x396>
 801522c:	9b06      	ldr	r3, [sp, #24]
 801522e:	f023 0320 	bic.w	r3, r3, #32
 8015232:	2b41      	cmp	r3, #65	; 0x41
 8015234:	9308      	str	r3, [sp, #32]
 8015236:	d125      	bne.n	8015284 <_svfprintf_r+0x42c>
 8015238:	2330      	movs	r3, #48	; 0x30
 801523a:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 801523e:	9b06      	ldr	r3, [sp, #24]
 8015240:	2b61      	cmp	r3, #97	; 0x61
 8015242:	bf0c      	ite	eq
 8015244:	2378      	moveq	r3, #120	; 0x78
 8015246:	2358      	movne	r3, #88	; 0x58
 8015248:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 801524c:	9b04      	ldr	r3, [sp, #16]
 801524e:	2b63      	cmp	r3, #99	; 0x63
 8015250:	f04b 0b02 	orr.w	fp, fp, #2
 8015254:	dd30      	ble.n	80152b8 <_svfprintf_r+0x460>
 8015256:	1c59      	adds	r1, r3, #1
 8015258:	4650      	mov	r0, sl
 801525a:	f7ff f861 	bl	8014320 <_malloc_r>
 801525e:	4681      	mov	r9, r0
 8015260:	2800      	cmp	r0, #0
 8015262:	f040 81fd 	bne.w	8015660 <_svfprintf_r+0x808>
 8015266:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801526a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801526e:	f8a8 300c 	strh.w	r3, [r8, #12]
 8015272:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8015276:	f013 0f40 	tst.w	r3, #64	; 0x40
 801527a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801527c:	bf18      	it	ne
 801527e:	f04f 33ff 	movne.w	r3, #4294967295
 8015282:	e60f      	b.n	8014ea4 <_svfprintf_r+0x4c>
 8015284:	9b04      	ldr	r3, [sp, #16]
 8015286:	3301      	adds	r3, #1
 8015288:	f000 81ec 	beq.w	8015664 <_svfprintf_r+0x80c>
 801528c:	9b08      	ldr	r3, [sp, #32]
 801528e:	2b47      	cmp	r3, #71	; 0x47
 8015290:	f040 81eb 	bne.w	801566a <_svfprintf_r+0x812>
 8015294:	9b04      	ldr	r3, [sp, #16]
 8015296:	2b00      	cmp	r3, #0
 8015298:	f040 81e7 	bne.w	801566a <_svfprintf_r+0x812>
 801529c:	9303      	str	r3, [sp, #12]
 801529e:	2301      	movs	r3, #1
 80152a0:	9304      	str	r3, [sp, #16]
 80152a2:	e00c      	b.n	80152be <_svfprintf_r+0x466>
 80152a4:	7fefffff 	.word	0x7fefffff
 80152a8:	08021b98 	.word	0x08021b98
 80152ac:	08021b9c 	.word	0x08021b9c
 80152b0:	08021ba0 	.word	0x08021ba0
 80152b4:	08021ba4 	.word	0x08021ba4
 80152b8:	9003      	str	r0, [sp, #12]
 80152ba:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 80152be:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 80152c2:	9311      	str	r3, [sp, #68]	; 0x44
 80152c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	f280 81d1 	bge.w	801566e <_svfprintf_r+0x816>
 80152cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152ce:	ee08 3a10 	vmov	s16, r3
 80152d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152d4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80152d8:	ee08 3a90 	vmov	s17, r3
 80152dc:	232d      	movs	r3, #45	; 0x2d
 80152de:	9318      	str	r3, [sp, #96]	; 0x60
 80152e0:	9b08      	ldr	r3, [sp, #32]
 80152e2:	2b41      	cmp	r3, #65	; 0x41
 80152e4:	f040 81e1 	bne.w	80156aa <_svfprintf_r+0x852>
 80152e8:	eeb0 0a48 	vmov.f32	s0, s16
 80152ec:	eef0 0a68 	vmov.f32	s1, s17
 80152f0:	a81c      	add	r0, sp, #112	; 0x70
 80152f2:	f004 fd23 	bl	8019d3c <frexp>
 80152f6:	2200      	movs	r2, #0
 80152f8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80152fc:	ec51 0b10 	vmov	r0, r1, d0
 8015300:	f7eb f97a 	bl	80005f8 <__aeabi_dmul>
 8015304:	2200      	movs	r2, #0
 8015306:	2300      	movs	r3, #0
 8015308:	4606      	mov	r6, r0
 801530a:	460f      	mov	r7, r1
 801530c:	f7eb fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8015310:	b108      	cbz	r0, 8015316 <_svfprintf_r+0x4be>
 8015312:	2301      	movs	r3, #1
 8015314:	931c      	str	r3, [sp, #112]	; 0x70
 8015316:	4ba7      	ldr	r3, [pc, #668]	; (80155b4 <_svfprintf_r+0x75c>)
 8015318:	4aa7      	ldr	r2, [pc, #668]	; (80155b8 <_svfprintf_r+0x760>)
 801531a:	9906      	ldr	r1, [sp, #24]
 801531c:	2961      	cmp	r1, #97	; 0x61
 801531e:	bf18      	it	ne
 8015320:	461a      	movne	r2, r3
 8015322:	9b04      	ldr	r3, [sp, #16]
 8015324:	9217      	str	r2, [sp, #92]	; 0x5c
 8015326:	3b01      	subs	r3, #1
 8015328:	9305      	str	r3, [sp, #20]
 801532a:	464d      	mov	r5, r9
 801532c:	4ba3      	ldr	r3, [pc, #652]	; (80155bc <_svfprintf_r+0x764>)
 801532e:	2200      	movs	r2, #0
 8015330:	4630      	mov	r0, r6
 8015332:	4639      	mov	r1, r7
 8015334:	f7eb f960 	bl	80005f8 <__aeabi_dmul>
 8015338:	460f      	mov	r7, r1
 801533a:	4606      	mov	r6, r0
 801533c:	f7eb fc0c 	bl	8000b58 <__aeabi_d2iz>
 8015340:	9019      	str	r0, [sp, #100]	; 0x64
 8015342:	f7eb f8ef 	bl	8000524 <__aeabi_i2d>
 8015346:	4602      	mov	r2, r0
 8015348:	460b      	mov	r3, r1
 801534a:	4630      	mov	r0, r6
 801534c:	4639      	mov	r1, r7
 801534e:	f7ea ff9b 	bl	8000288 <__aeabi_dsub>
 8015352:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8015354:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015356:	5c9b      	ldrb	r3, [r3, r2]
 8015358:	f805 3b01 	strb.w	r3, [r5], #1
 801535c:	9b05      	ldr	r3, [sp, #20]
 801535e:	9309      	str	r3, [sp, #36]	; 0x24
 8015360:	1c5a      	adds	r2, r3, #1
 8015362:	4606      	mov	r6, r0
 8015364:	460f      	mov	r7, r1
 8015366:	d007      	beq.n	8015378 <_svfprintf_r+0x520>
 8015368:	3b01      	subs	r3, #1
 801536a:	9305      	str	r3, [sp, #20]
 801536c:	2200      	movs	r2, #0
 801536e:	2300      	movs	r3, #0
 8015370:	f7eb fbaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8015374:	2800      	cmp	r0, #0
 8015376:	d0d9      	beq.n	801532c <_svfprintf_r+0x4d4>
 8015378:	4b91      	ldr	r3, [pc, #580]	; (80155c0 <_svfprintf_r+0x768>)
 801537a:	2200      	movs	r2, #0
 801537c:	4630      	mov	r0, r6
 801537e:	4639      	mov	r1, r7
 8015380:	f7eb fbca 	bl	8000b18 <__aeabi_dcmpgt>
 8015384:	b960      	cbnz	r0, 80153a0 <_svfprintf_r+0x548>
 8015386:	4b8e      	ldr	r3, [pc, #568]	; (80155c0 <_svfprintf_r+0x768>)
 8015388:	2200      	movs	r2, #0
 801538a:	4630      	mov	r0, r6
 801538c:	4639      	mov	r1, r7
 801538e:	f7eb fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8015392:	2800      	cmp	r0, #0
 8015394:	f000 8184 	beq.w	80156a0 <_svfprintf_r+0x848>
 8015398:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801539a:	07db      	lsls	r3, r3, #31
 801539c:	f140 8180 	bpl.w	80156a0 <_svfprintf_r+0x848>
 80153a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80153a2:	9520      	str	r5, [sp, #128]	; 0x80
 80153a4:	7bd9      	ldrb	r1, [r3, #15]
 80153a6:	2030      	movs	r0, #48	; 0x30
 80153a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80153aa:	1e53      	subs	r3, r2, #1
 80153ac:	9320      	str	r3, [sp, #128]	; 0x80
 80153ae:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80153b2:	428b      	cmp	r3, r1
 80153b4:	f000 8163 	beq.w	801567e <_svfprintf_r+0x826>
 80153b8:	2b39      	cmp	r3, #57	; 0x39
 80153ba:	bf0b      	itete	eq
 80153bc:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80153be:	3301      	addne	r3, #1
 80153c0:	7a9b      	ldrbeq	r3, [r3, #10]
 80153c2:	b2db      	uxtbne	r3, r3
 80153c4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80153c8:	eba5 0309 	sub.w	r3, r5, r9
 80153cc:	9305      	str	r3, [sp, #20]
 80153ce:	9b08      	ldr	r3, [sp, #32]
 80153d0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80153d2:	2b47      	cmp	r3, #71	; 0x47
 80153d4:	f040 81b1 	bne.w	801573a <_svfprintf_r+0x8e2>
 80153d8:	1cef      	adds	r7, r5, #3
 80153da:	db03      	blt.n	80153e4 <_svfprintf_r+0x58c>
 80153dc:	9b04      	ldr	r3, [sp, #16]
 80153de:	42ab      	cmp	r3, r5
 80153e0:	f280 81d6 	bge.w	8015790 <_svfprintf_r+0x938>
 80153e4:	9b06      	ldr	r3, [sp, #24]
 80153e6:	3b02      	subs	r3, #2
 80153e8:	9306      	str	r3, [sp, #24]
 80153ea:	9906      	ldr	r1, [sp, #24]
 80153ec:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80153f0:	f021 0120 	bic.w	r1, r1, #32
 80153f4:	2941      	cmp	r1, #65	; 0x41
 80153f6:	bf08      	it	eq
 80153f8:	320f      	addeq	r2, #15
 80153fa:	f105 33ff 	add.w	r3, r5, #4294967295
 80153fe:	bf06      	itte	eq
 8015400:	b2d2      	uxtbeq	r2, r2
 8015402:	2101      	moveq	r1, #1
 8015404:	2100      	movne	r1, #0
 8015406:	2b00      	cmp	r3, #0
 8015408:	931c      	str	r3, [sp, #112]	; 0x70
 801540a:	bfb8      	it	lt
 801540c:	f1c5 0301 	rsblt	r3, r5, #1
 8015410:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8015414:	bfb4      	ite	lt
 8015416:	222d      	movlt	r2, #45	; 0x2d
 8015418:	222b      	movge	r2, #43	; 0x2b
 801541a:	2b09      	cmp	r3, #9
 801541c:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8015420:	f340 81a4 	ble.w	801576c <_svfprintf_r+0x914>
 8015424:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8015428:	260a      	movs	r6, #10
 801542a:	4611      	mov	r1, r2
 801542c:	fb93 f5f6 	sdiv	r5, r3, r6
 8015430:	fb06 3015 	mls	r0, r6, r5, r3
 8015434:	3030      	adds	r0, #48	; 0x30
 8015436:	f801 0c01 	strb.w	r0, [r1, #-1]
 801543a:	4618      	mov	r0, r3
 801543c:	2863      	cmp	r0, #99	; 0x63
 801543e:	f102 32ff 	add.w	r2, r2, #4294967295
 8015442:	462b      	mov	r3, r5
 8015444:	dcf1      	bgt.n	801542a <_svfprintf_r+0x5d2>
 8015446:	3330      	adds	r3, #48	; 0x30
 8015448:	1e88      	subs	r0, r1, #2
 801544a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801544e:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 8015452:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8015456:	4603      	mov	r3, r0
 8015458:	42ab      	cmp	r3, r5
 801545a:	f0c0 8182 	bcc.w	8015762 <_svfprintf_r+0x90a>
 801545e:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 8015462:	1a52      	subs	r2, r2, r1
 8015464:	42a8      	cmp	r0, r5
 8015466:	bf88      	it	hi
 8015468:	2200      	movhi	r2, #0
 801546a:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 801546e:	441a      	add	r2, r3
 8015470:	ab1e      	add	r3, sp, #120	; 0x78
 8015472:	1ad3      	subs	r3, r2, r3
 8015474:	9a05      	ldr	r2, [sp, #20]
 8015476:	9315      	str	r3, [sp, #84]	; 0x54
 8015478:	2a01      	cmp	r2, #1
 801547a:	4413      	add	r3, r2
 801547c:	9304      	str	r3, [sp, #16]
 801547e:	dc02      	bgt.n	8015486 <_svfprintf_r+0x62e>
 8015480:	f01b 0f01 	tst.w	fp, #1
 8015484:	d003      	beq.n	801548e <_svfprintf_r+0x636>
 8015486:	9b04      	ldr	r3, [sp, #16]
 8015488:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801548a:	4413      	add	r3, r2
 801548c:	9304      	str	r3, [sp, #16]
 801548e:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8015492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015496:	9311      	str	r3, [sp, #68]	; 0x44
 8015498:	2300      	movs	r3, #0
 801549a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 801549e:	461d      	mov	r5, r3
 80154a0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80154a2:	b113      	cbz	r3, 80154aa <_svfprintf_r+0x652>
 80154a4:	232d      	movs	r3, #45	; 0x2d
 80154a6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80154aa:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80154ae:	2600      	movs	r6, #0
 80154b0:	9b04      	ldr	r3, [sp, #16]
 80154b2:	42b3      	cmp	r3, r6
 80154b4:	bfb8      	it	lt
 80154b6:	4633      	movlt	r3, r6
 80154b8:	9311      	str	r3, [sp, #68]	; 0x44
 80154ba:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80154be:	b113      	cbz	r3, 80154c6 <_svfprintf_r+0x66e>
 80154c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80154c2:	3301      	adds	r3, #1
 80154c4:	9311      	str	r3, [sp, #68]	; 0x44
 80154c6:	f01b 0302 	ands.w	r3, fp, #2
 80154ca:	9317      	str	r3, [sp, #92]	; 0x5c
 80154cc:	bf1e      	ittt	ne
 80154ce:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 80154d0:	3302      	addne	r3, #2
 80154d2:	9311      	strne	r3, [sp, #68]	; 0x44
 80154d4:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 80154d8:	9318      	str	r3, [sp, #96]	; 0x60
 80154da:	d11f      	bne.n	801551c <_svfprintf_r+0x6c4>
 80154dc:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80154e0:	1a9f      	subs	r7, r3, r2
 80154e2:	2f00      	cmp	r7, #0
 80154e4:	dd1a      	ble.n	801551c <_svfprintf_r+0x6c4>
 80154e6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80154ea:	4836      	ldr	r0, [pc, #216]	; (80155c4 <_svfprintf_r+0x76c>)
 80154ec:	6020      	str	r0, [r4, #0]
 80154ee:	2f10      	cmp	r7, #16
 80154f0:	f103 0301 	add.w	r3, r3, #1
 80154f4:	f104 0108 	add.w	r1, r4, #8
 80154f8:	f300 82ed 	bgt.w	8015ad6 <_svfprintf_r+0xc7e>
 80154fc:	6067      	str	r7, [r4, #4]
 80154fe:	2b07      	cmp	r3, #7
 8015500:	4417      	add	r7, r2
 8015502:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8015506:	f340 82f9 	ble.w	8015afc <_svfprintf_r+0xca4>
 801550a:	aa22      	add	r2, sp, #136	; 0x88
 801550c:	4641      	mov	r1, r8
 801550e:	4650      	mov	r0, sl
 8015510:	f004 fce8 	bl	8019ee4 <__ssprint_r>
 8015514:	2800      	cmp	r0, #0
 8015516:	f040 8621 	bne.w	801615c <_svfprintf_r+0x1304>
 801551a:	ac25      	add	r4, sp, #148	; 0x94
 801551c:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8015520:	b173      	cbz	r3, 8015540 <_svfprintf_r+0x6e8>
 8015522:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8015526:	6023      	str	r3, [r4, #0]
 8015528:	2301      	movs	r3, #1
 801552a:	6063      	str	r3, [r4, #4]
 801552c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801552e:	3301      	adds	r3, #1
 8015530:	9324      	str	r3, [sp, #144]	; 0x90
 8015532:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015534:	3301      	adds	r3, #1
 8015536:	2b07      	cmp	r3, #7
 8015538:	9323      	str	r3, [sp, #140]	; 0x8c
 801553a:	f300 82e1 	bgt.w	8015b00 <_svfprintf_r+0xca8>
 801553e:	3408      	adds	r4, #8
 8015540:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015542:	b16b      	cbz	r3, 8015560 <_svfprintf_r+0x708>
 8015544:	ab1b      	add	r3, sp, #108	; 0x6c
 8015546:	6023      	str	r3, [r4, #0]
 8015548:	2302      	movs	r3, #2
 801554a:	6063      	str	r3, [r4, #4]
 801554c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801554e:	3302      	adds	r3, #2
 8015550:	9324      	str	r3, [sp, #144]	; 0x90
 8015552:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015554:	3301      	adds	r3, #1
 8015556:	2b07      	cmp	r3, #7
 8015558:	9323      	str	r3, [sp, #140]	; 0x8c
 801555a:	f300 82db 	bgt.w	8015b14 <_svfprintf_r+0xcbc>
 801555e:	3408      	adds	r4, #8
 8015560:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8015562:	2b80      	cmp	r3, #128	; 0x80
 8015564:	d11f      	bne.n	80155a6 <_svfprintf_r+0x74e>
 8015566:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 801556a:	1a9f      	subs	r7, r3, r2
 801556c:	2f00      	cmp	r7, #0
 801556e:	dd1a      	ble.n	80155a6 <_svfprintf_r+0x74e>
 8015570:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8015574:	4814      	ldr	r0, [pc, #80]	; (80155c8 <_svfprintf_r+0x770>)
 8015576:	6020      	str	r0, [r4, #0]
 8015578:	2f10      	cmp	r7, #16
 801557a:	f103 0301 	add.w	r3, r3, #1
 801557e:	f104 0108 	add.w	r1, r4, #8
 8015582:	f300 82d1 	bgt.w	8015b28 <_svfprintf_r+0xcd0>
 8015586:	6067      	str	r7, [r4, #4]
 8015588:	2b07      	cmp	r3, #7
 801558a:	4417      	add	r7, r2
 801558c:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8015590:	f340 82dd 	ble.w	8015b4e <_svfprintf_r+0xcf6>
 8015594:	aa22      	add	r2, sp, #136	; 0x88
 8015596:	4641      	mov	r1, r8
 8015598:	4650      	mov	r0, sl
 801559a:	f004 fca3 	bl	8019ee4 <__ssprint_r>
 801559e:	2800      	cmp	r0, #0
 80155a0:	f040 85dc 	bne.w	801615c <_svfprintf_r+0x1304>
 80155a4:	ac25      	add	r4, sp, #148	; 0x94
 80155a6:	9b04      	ldr	r3, [sp, #16]
 80155a8:	1af6      	subs	r6, r6, r3
 80155aa:	2e00      	cmp	r6, #0
 80155ac:	dd28      	ble.n	8015600 <_svfprintf_r+0x7a8>
 80155ae:	4f06      	ldr	r7, [pc, #24]	; (80155c8 <_svfprintf_r+0x770>)
 80155b0:	e00c      	b.n	80155cc <_svfprintf_r+0x774>
 80155b2:	bf00      	nop
 80155b4:	08021bb9 	.word	0x08021bb9
 80155b8:	08021ba8 	.word	0x08021ba8
 80155bc:	40300000 	.word	0x40300000
 80155c0:	3fe00000 	.word	0x3fe00000
 80155c4:	08021bcc 	.word	0x08021bcc
 80155c8:	08021bdc 	.word	0x08021bdc
 80155cc:	6027      	str	r7, [r4, #0]
 80155ce:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80155d2:	2e10      	cmp	r6, #16
 80155d4:	f103 0301 	add.w	r3, r3, #1
 80155d8:	f104 0108 	add.w	r1, r4, #8
 80155dc:	f300 82b9 	bgt.w	8015b52 <_svfprintf_r+0xcfa>
 80155e0:	6066      	str	r6, [r4, #4]
 80155e2:	2b07      	cmp	r3, #7
 80155e4:	4416      	add	r6, r2
 80155e6:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80155ea:	f340 82c5 	ble.w	8015b78 <_svfprintf_r+0xd20>
 80155ee:	aa22      	add	r2, sp, #136	; 0x88
 80155f0:	4641      	mov	r1, r8
 80155f2:	4650      	mov	r0, sl
 80155f4:	f004 fc76 	bl	8019ee4 <__ssprint_r>
 80155f8:	2800      	cmp	r0, #0
 80155fa:	f040 85af 	bne.w	801615c <_svfprintf_r+0x1304>
 80155fe:	ac25      	add	r4, sp, #148	; 0x94
 8015600:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8015604:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8015606:	f040 82bd 	bne.w	8015b84 <_svfprintf_r+0xd2c>
 801560a:	9b04      	ldr	r3, [sp, #16]
 801560c:	f8c4 9000 	str.w	r9, [r4]
 8015610:	441e      	add	r6, r3
 8015612:	6063      	str	r3, [r4, #4]
 8015614:	9624      	str	r6, [sp, #144]	; 0x90
 8015616:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015618:	3301      	adds	r3, #1
 801561a:	2b07      	cmp	r3, #7
 801561c:	9323      	str	r3, [sp, #140]	; 0x8c
 801561e:	f300 82f6 	bgt.w	8015c0e <_svfprintf_r+0xdb6>
 8015622:	3408      	adds	r4, #8
 8015624:	f01b 0f04 	tst.w	fp, #4
 8015628:	f040 857a 	bne.w	8016120 <_svfprintf_r+0x12c8>
 801562c:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
 8015630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015632:	428a      	cmp	r2, r1
 8015634:	bfac      	ite	ge
 8015636:	189b      	addge	r3, r3, r2
 8015638:	185b      	addlt	r3, r3, r1
 801563a:	930c      	str	r3, [sp, #48]	; 0x30
 801563c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801563e:	b13b      	cbz	r3, 8015650 <_svfprintf_r+0x7f8>
 8015640:	aa22      	add	r2, sp, #136	; 0x88
 8015642:	4641      	mov	r1, r8
 8015644:	4650      	mov	r0, sl
 8015646:	f004 fc4d 	bl	8019ee4 <__ssprint_r>
 801564a:	2800      	cmp	r0, #0
 801564c:	f040 8586 	bne.w	801615c <_svfprintf_r+0x1304>
 8015650:	2300      	movs	r3, #0
 8015652:	9323      	str	r3, [sp, #140]	; 0x8c
 8015654:	9b03      	ldr	r3, [sp, #12]
 8015656:	2b00      	cmp	r3, #0
 8015658:	f040 859c 	bne.w	8016194 <_svfprintf_r+0x133c>
 801565c:	ac25      	add	r4, sp, #148	; 0x94
 801565e:	e0ec      	b.n	801583a <_svfprintf_r+0x9e2>
 8015660:	9003      	str	r0, [sp, #12]
 8015662:	e62c      	b.n	80152be <_svfprintf_r+0x466>
 8015664:	9003      	str	r0, [sp, #12]
 8015666:	2306      	movs	r3, #6
 8015668:	e61a      	b.n	80152a0 <_svfprintf_r+0x448>
 801566a:	9003      	str	r0, [sp, #12]
 801566c:	e627      	b.n	80152be <_svfprintf_r+0x466>
 801566e:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8015672:	2300      	movs	r3, #0
 8015674:	eeb0 8a47 	vmov.f32	s16, s14
 8015678:	eef0 8a67 	vmov.f32	s17, s15
 801567c:	e62f      	b.n	80152de <_svfprintf_r+0x486>
 801567e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8015682:	e691      	b.n	80153a8 <_svfprintf_r+0x550>
 8015684:	f803 0b01 	strb.w	r0, [r3], #1
 8015688:	1aca      	subs	r2, r1, r3
 801568a:	2a00      	cmp	r2, #0
 801568c:	dafa      	bge.n	8015684 <_svfprintf_r+0x82c>
 801568e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015692:	3201      	adds	r2, #1
 8015694:	f103 0301 	add.w	r3, r3, #1
 8015698:	bfb8      	it	lt
 801569a:	2300      	movlt	r3, #0
 801569c:	441d      	add	r5, r3
 801569e:	e693      	b.n	80153c8 <_svfprintf_r+0x570>
 80156a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80156a2:	462b      	mov	r3, r5
 80156a4:	18a9      	adds	r1, r5, r2
 80156a6:	2030      	movs	r0, #48	; 0x30
 80156a8:	e7ee      	b.n	8015688 <_svfprintf_r+0x830>
 80156aa:	9b08      	ldr	r3, [sp, #32]
 80156ac:	2b46      	cmp	r3, #70	; 0x46
 80156ae:	d005      	beq.n	80156bc <_svfprintf_r+0x864>
 80156b0:	2b45      	cmp	r3, #69	; 0x45
 80156b2:	d11b      	bne.n	80156ec <_svfprintf_r+0x894>
 80156b4:	9b04      	ldr	r3, [sp, #16]
 80156b6:	1c5d      	adds	r5, r3, #1
 80156b8:	2102      	movs	r1, #2
 80156ba:	e001      	b.n	80156c0 <_svfprintf_r+0x868>
 80156bc:	9d04      	ldr	r5, [sp, #16]
 80156be:	2103      	movs	r1, #3
 80156c0:	ab20      	add	r3, sp, #128	; 0x80
 80156c2:	9301      	str	r3, [sp, #4]
 80156c4:	ab1d      	add	r3, sp, #116	; 0x74
 80156c6:	9300      	str	r3, [sp, #0]
 80156c8:	462a      	mov	r2, r5
 80156ca:	ab1c      	add	r3, sp, #112	; 0x70
 80156cc:	4650      	mov	r0, sl
 80156ce:	eeb0 0a48 	vmov.f32	s0, s16
 80156d2:	eef0 0a68 	vmov.f32	s1, s17
 80156d6:	f002 febf 	bl	8018458 <_dtoa_r>
 80156da:	9b08      	ldr	r3, [sp, #32]
 80156dc:	2b47      	cmp	r3, #71	; 0x47
 80156de:	4681      	mov	r9, r0
 80156e0:	d106      	bne.n	80156f0 <_svfprintf_r+0x898>
 80156e2:	f01b 0f01 	tst.w	fp, #1
 80156e6:	d103      	bne.n	80156f0 <_svfprintf_r+0x898>
 80156e8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80156ea:	e66d      	b.n	80153c8 <_svfprintf_r+0x570>
 80156ec:	9d04      	ldr	r5, [sp, #16]
 80156ee:	e7e3      	b.n	80156b8 <_svfprintf_r+0x860>
 80156f0:	9b08      	ldr	r3, [sp, #32]
 80156f2:	2b46      	cmp	r3, #70	; 0x46
 80156f4:	eb09 0605 	add.w	r6, r9, r5
 80156f8:	d10f      	bne.n	801571a <_svfprintf_r+0x8c2>
 80156fa:	f899 3000 	ldrb.w	r3, [r9]
 80156fe:	2b30      	cmp	r3, #48	; 0x30
 8015700:	d109      	bne.n	8015716 <_svfprintf_r+0x8be>
 8015702:	ec51 0b18 	vmov	r0, r1, d8
 8015706:	2200      	movs	r2, #0
 8015708:	2300      	movs	r3, #0
 801570a:	f7eb f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 801570e:	b910      	cbnz	r0, 8015716 <_svfprintf_r+0x8be>
 8015710:	f1c5 0501 	rsb	r5, r5, #1
 8015714:	951c      	str	r5, [sp, #112]	; 0x70
 8015716:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015718:	441e      	add	r6, r3
 801571a:	ec51 0b18 	vmov	r0, r1, d8
 801571e:	2200      	movs	r2, #0
 8015720:	2300      	movs	r3, #0
 8015722:	f7eb f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8015726:	b100      	cbz	r0, 801572a <_svfprintf_r+0x8d2>
 8015728:	9620      	str	r6, [sp, #128]	; 0x80
 801572a:	2230      	movs	r2, #48	; 0x30
 801572c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801572e:	429e      	cmp	r6, r3
 8015730:	d9da      	bls.n	80156e8 <_svfprintf_r+0x890>
 8015732:	1c59      	adds	r1, r3, #1
 8015734:	9120      	str	r1, [sp, #128]	; 0x80
 8015736:	701a      	strb	r2, [r3, #0]
 8015738:	e7f8      	b.n	801572c <_svfprintf_r+0x8d4>
 801573a:	9b08      	ldr	r3, [sp, #32]
 801573c:	2b46      	cmp	r3, #70	; 0x46
 801573e:	f47f ae54 	bne.w	80153ea <_svfprintf_r+0x592>
 8015742:	9a04      	ldr	r2, [sp, #16]
 8015744:	f00b 0301 	and.w	r3, fp, #1
 8015748:	2d00      	cmp	r5, #0
 801574a:	ea43 0302 	orr.w	r3, r3, r2
 801574e:	dd1a      	ble.n	8015786 <_svfprintf_r+0x92e>
 8015750:	2b00      	cmp	r3, #0
 8015752:	d034      	beq.n	80157be <_svfprintf_r+0x966>
 8015754:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015756:	18eb      	adds	r3, r5, r3
 8015758:	441a      	add	r2, r3
 801575a:	9204      	str	r2, [sp, #16]
 801575c:	2366      	movs	r3, #102	; 0x66
 801575e:	9306      	str	r3, [sp, #24]
 8015760:	e033      	b.n	80157ca <_svfprintf_r+0x972>
 8015762:	f813 6b01 	ldrb.w	r6, [r3], #1
 8015766:	f802 6b01 	strb.w	r6, [r2], #1
 801576a:	e675      	b.n	8015458 <_svfprintf_r+0x600>
 801576c:	b941      	cbnz	r1, 8015780 <_svfprintf_r+0x928>
 801576e:	2230      	movs	r2, #48	; 0x30
 8015770:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8015774:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8015778:	3330      	adds	r3, #48	; 0x30
 801577a:	f802 3b01 	strb.w	r3, [r2], #1
 801577e:	e677      	b.n	8015470 <_svfprintf_r+0x618>
 8015780:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8015784:	e7f8      	b.n	8015778 <_svfprintf_r+0x920>
 8015786:	b1e3      	cbz	r3, 80157c2 <_svfprintf_r+0x96a>
 8015788:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801578a:	9a04      	ldr	r2, [sp, #16]
 801578c:	3301      	adds	r3, #1
 801578e:	e7e3      	b.n	8015758 <_svfprintf_r+0x900>
 8015790:	9b05      	ldr	r3, [sp, #20]
 8015792:	429d      	cmp	r5, r3
 8015794:	db07      	blt.n	80157a6 <_svfprintf_r+0x94e>
 8015796:	f01b 0f01 	tst.w	fp, #1
 801579a:	d02d      	beq.n	80157f8 <_svfprintf_r+0x9a0>
 801579c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801579e:	18eb      	adds	r3, r5, r3
 80157a0:	9304      	str	r3, [sp, #16]
 80157a2:	2367      	movs	r3, #103	; 0x67
 80157a4:	e7db      	b.n	801575e <_svfprintf_r+0x906>
 80157a6:	9b05      	ldr	r3, [sp, #20]
 80157a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80157aa:	2d00      	cmp	r5, #0
 80157ac:	4413      	add	r3, r2
 80157ae:	9304      	str	r3, [sp, #16]
 80157b0:	dcf7      	bgt.n	80157a2 <_svfprintf_r+0x94a>
 80157b2:	9a04      	ldr	r2, [sp, #16]
 80157b4:	f1c5 0301 	rsb	r3, r5, #1
 80157b8:	441a      	add	r2, r3
 80157ba:	9204      	str	r2, [sp, #16]
 80157bc:	e7f1      	b.n	80157a2 <_svfprintf_r+0x94a>
 80157be:	9504      	str	r5, [sp, #16]
 80157c0:	e7cc      	b.n	801575c <_svfprintf_r+0x904>
 80157c2:	2366      	movs	r3, #102	; 0x66
 80157c4:	9306      	str	r3, [sp, #24]
 80157c6:	2301      	movs	r3, #1
 80157c8:	9304      	str	r3, [sp, #16]
 80157ca:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 80157ce:	9309      	str	r3, [sp, #36]	; 0x24
 80157d0:	d025      	beq.n	801581e <_svfprintf_r+0x9c6>
 80157d2:	2300      	movs	r3, #0
 80157d4:	2d00      	cmp	r5, #0
 80157d6:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80157da:	f77f ae61 	ble.w	80154a0 <_svfprintf_r+0x648>
 80157de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80157e0:	781b      	ldrb	r3, [r3, #0]
 80157e2:	2bff      	cmp	r3, #255	; 0xff
 80157e4:	d10a      	bne.n	80157fc <_svfprintf_r+0x9a4>
 80157e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80157ea:	9912      	ldr	r1, [sp, #72]	; 0x48
 80157ec:	4413      	add	r3, r2
 80157ee:	9a04      	ldr	r2, [sp, #16]
 80157f0:	fb01 2303 	mla	r3, r1, r3, r2
 80157f4:	9304      	str	r3, [sp, #16]
 80157f6:	e653      	b.n	80154a0 <_svfprintf_r+0x648>
 80157f8:	9504      	str	r5, [sp, #16]
 80157fa:	e7d2      	b.n	80157a2 <_svfprintf_r+0x94a>
 80157fc:	42ab      	cmp	r3, r5
 80157fe:	daf2      	bge.n	80157e6 <_svfprintf_r+0x98e>
 8015800:	1aed      	subs	r5, r5, r3
 8015802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015804:	785b      	ldrb	r3, [r3, #1]
 8015806:	b133      	cbz	r3, 8015816 <_svfprintf_r+0x9be>
 8015808:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801580a:	3301      	adds	r3, #1
 801580c:	9309      	str	r3, [sp, #36]	; 0x24
 801580e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015810:	3301      	adds	r3, #1
 8015812:	930a      	str	r3, [sp, #40]	; 0x28
 8015814:	e7e3      	b.n	80157de <_svfprintf_r+0x986>
 8015816:	9b08      	ldr	r3, [sp, #32]
 8015818:	3301      	adds	r3, #1
 801581a:	9308      	str	r3, [sp, #32]
 801581c:	e7df      	b.n	80157de <_svfprintf_r+0x986>
 801581e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015820:	9308      	str	r3, [sp, #32]
 8015822:	e63d      	b.n	80154a0 <_svfprintf_r+0x648>
 8015824:	1d33      	adds	r3, r6, #4
 8015826:	f01b 0f20 	tst.w	fp, #32
 801582a:	9307      	str	r3, [sp, #28]
 801582c:	d00a      	beq.n	8015844 <_svfprintf_r+0x9ec>
 801582e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015830:	6833      	ldr	r3, [r6, #0]
 8015832:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015834:	17d2      	asrs	r2, r2, #31
 8015836:	e9c3 1200 	strd	r1, r2, [r3]
 801583a:	9e07      	ldr	r6, [sp, #28]
 801583c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8015840:	f7ff bb4a 	b.w	8014ed8 <_svfprintf_r+0x80>
 8015844:	f01b 0f10 	tst.w	fp, #16
 8015848:	d003      	beq.n	8015852 <_svfprintf_r+0x9fa>
 801584a:	6833      	ldr	r3, [r6, #0]
 801584c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801584e:	601a      	str	r2, [r3, #0]
 8015850:	e7f3      	b.n	801583a <_svfprintf_r+0x9e2>
 8015852:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8015856:	d003      	beq.n	8015860 <_svfprintf_r+0xa08>
 8015858:	6833      	ldr	r3, [r6, #0]
 801585a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801585c:	801a      	strh	r2, [r3, #0]
 801585e:	e7ec      	b.n	801583a <_svfprintf_r+0x9e2>
 8015860:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8015864:	d0f1      	beq.n	801584a <_svfprintf_r+0x9f2>
 8015866:	6833      	ldr	r3, [r6, #0]
 8015868:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801586a:	701a      	strb	r2, [r3, #0]
 801586c:	e7e5      	b.n	801583a <_svfprintf_r+0x9e2>
 801586e:	f04b 0b10 	orr.w	fp, fp, #16
 8015872:	f01b 0320 	ands.w	r3, fp, #32
 8015876:	d01f      	beq.n	80158b8 <_svfprintf_r+0xa60>
 8015878:	1df3      	adds	r3, r6, #7
 801587a:	f023 0307 	bic.w	r3, r3, #7
 801587e:	461a      	mov	r2, r3
 8015880:	685d      	ldr	r5, [r3, #4]
 8015882:	f852 6b08 	ldr.w	r6, [r2], #8
 8015886:	9207      	str	r2, [sp, #28]
 8015888:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 801588c:	2300      	movs	r3, #0
 801588e:	2200      	movs	r2, #0
 8015890:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8015894:	9a04      	ldr	r2, [sp, #16]
 8015896:	3201      	adds	r2, #1
 8015898:	f000 848d 	beq.w	80161b6 <_svfprintf_r+0x135e>
 801589c:	ea56 0205 	orrs.w	r2, r6, r5
 80158a0:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 80158a4:	f040 848c 	bne.w	80161c0 <_svfprintf_r+0x1368>
 80158a8:	9a04      	ldr	r2, [sp, #16]
 80158aa:	2a00      	cmp	r2, #0
 80158ac:	f000 80f9 	beq.w	8015aa2 <_svfprintf_r+0xc4a>
 80158b0:	2b01      	cmp	r3, #1
 80158b2:	f040 8488 	bne.w	80161c6 <_svfprintf_r+0x136e>
 80158b6:	e09f      	b.n	80159f8 <_svfprintf_r+0xba0>
 80158b8:	4632      	mov	r2, r6
 80158ba:	f01b 0510 	ands.w	r5, fp, #16
 80158be:	f852 6b04 	ldr.w	r6, [r2], #4
 80158c2:	9207      	str	r2, [sp, #28]
 80158c4:	d001      	beq.n	80158ca <_svfprintf_r+0xa72>
 80158c6:	461d      	mov	r5, r3
 80158c8:	e7de      	b.n	8015888 <_svfprintf_r+0xa30>
 80158ca:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80158ce:	d001      	beq.n	80158d4 <_svfprintf_r+0xa7c>
 80158d0:	b2b6      	uxth	r6, r6
 80158d2:	e7d9      	b.n	8015888 <_svfprintf_r+0xa30>
 80158d4:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80158d8:	d0d6      	beq.n	8015888 <_svfprintf_r+0xa30>
 80158da:	b2f6      	uxtb	r6, r6
 80158dc:	e7f3      	b.n	80158c6 <_svfprintf_r+0xa6e>
 80158de:	4633      	mov	r3, r6
 80158e0:	2278      	movs	r2, #120	; 0x78
 80158e2:	f853 6b04 	ldr.w	r6, [r3], #4
 80158e6:	9307      	str	r3, [sp, #28]
 80158e8:	2330      	movs	r3, #48	; 0x30
 80158ea:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80158ee:	4ba3      	ldr	r3, [pc, #652]	; (8015b7c <_svfprintf_r+0xd24>)
 80158f0:	9316      	str	r3, [sp, #88]	; 0x58
 80158f2:	2500      	movs	r5, #0
 80158f4:	f04b 0b02 	orr.w	fp, fp, #2
 80158f8:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80158fc:	2302      	movs	r3, #2
 80158fe:	9206      	str	r2, [sp, #24]
 8015900:	e7c5      	b.n	801588e <_svfprintf_r+0xa36>
 8015902:	4633      	mov	r3, r6
 8015904:	2500      	movs	r5, #0
 8015906:	f853 9b04 	ldr.w	r9, [r3], #4
 801590a:	9307      	str	r3, [sp, #28]
 801590c:	9b04      	ldr	r3, [sp, #16]
 801590e:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 8015912:	1c58      	adds	r0, r3, #1
 8015914:	d010      	beq.n	8015938 <_svfprintf_r+0xae0>
 8015916:	461a      	mov	r2, r3
 8015918:	4629      	mov	r1, r5
 801591a:	4648      	mov	r0, r9
 801591c:	f7ea fc58 	bl	80001d0 <memchr>
 8015920:	9003      	str	r0, [sp, #12]
 8015922:	2800      	cmp	r0, #0
 8015924:	f000 80d4 	beq.w	8015ad0 <_svfprintf_r+0xc78>
 8015928:	eba0 0309 	sub.w	r3, r0, r9
 801592c:	e9cd 5303 	strd	r5, r3, [sp, #12]
 8015930:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8015934:	462e      	mov	r6, r5
 8015936:	e5bb      	b.n	80154b0 <_svfprintf_r+0x658>
 8015938:	4648      	mov	r0, r9
 801593a:	f7ea fc99 	bl	8000270 <strlen>
 801593e:	e9cd 5003 	strd	r5, r0, [sp, #12]
 8015942:	e45f      	b.n	8015204 <_svfprintf_r+0x3ac>
 8015944:	f04b 0b10 	orr.w	fp, fp, #16
 8015948:	f01b 0320 	ands.w	r3, fp, #32
 801594c:	d009      	beq.n	8015962 <_svfprintf_r+0xb0a>
 801594e:	1df3      	adds	r3, r6, #7
 8015950:	f023 0307 	bic.w	r3, r3, #7
 8015954:	461a      	mov	r2, r3
 8015956:	685d      	ldr	r5, [r3, #4]
 8015958:	f852 6b08 	ldr.w	r6, [r2], #8
 801595c:	9207      	str	r2, [sp, #28]
 801595e:	2301      	movs	r3, #1
 8015960:	e795      	b.n	801588e <_svfprintf_r+0xa36>
 8015962:	4632      	mov	r2, r6
 8015964:	f01b 0510 	ands.w	r5, fp, #16
 8015968:	f852 6b04 	ldr.w	r6, [r2], #4
 801596c:	9207      	str	r2, [sp, #28]
 801596e:	d001      	beq.n	8015974 <_svfprintf_r+0xb1c>
 8015970:	461d      	mov	r5, r3
 8015972:	e7f4      	b.n	801595e <_svfprintf_r+0xb06>
 8015974:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8015978:	d001      	beq.n	801597e <_svfprintf_r+0xb26>
 801597a:	b2b6      	uxth	r6, r6
 801597c:	e7ef      	b.n	801595e <_svfprintf_r+0xb06>
 801597e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8015982:	d0ec      	beq.n	801595e <_svfprintf_r+0xb06>
 8015984:	b2f6      	uxtb	r6, r6
 8015986:	e7f3      	b.n	8015970 <_svfprintf_r+0xb18>
 8015988:	4b7d      	ldr	r3, [pc, #500]	; (8015b80 <_svfprintf_r+0xd28>)
 801598a:	9316      	str	r3, [sp, #88]	; 0x58
 801598c:	f01b 0320 	ands.w	r3, fp, #32
 8015990:	d01b      	beq.n	80159ca <_svfprintf_r+0xb72>
 8015992:	1df3      	adds	r3, r6, #7
 8015994:	f023 0307 	bic.w	r3, r3, #7
 8015998:	461a      	mov	r2, r3
 801599a:	685d      	ldr	r5, [r3, #4]
 801599c:	f852 6b08 	ldr.w	r6, [r2], #8
 80159a0:	9207      	str	r2, [sp, #28]
 80159a2:	f01b 0f01 	tst.w	fp, #1
 80159a6:	d00a      	beq.n	80159be <_svfprintf_r+0xb66>
 80159a8:	ea56 0305 	orrs.w	r3, r6, r5
 80159ac:	d007      	beq.n	80159be <_svfprintf_r+0xb66>
 80159ae:	2330      	movs	r3, #48	; 0x30
 80159b0:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80159b4:	9b06      	ldr	r3, [sp, #24]
 80159b6:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80159ba:	f04b 0b02 	orr.w	fp, fp, #2
 80159be:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 80159c2:	2302      	movs	r3, #2
 80159c4:	e763      	b.n	801588e <_svfprintf_r+0xa36>
 80159c6:	4b6d      	ldr	r3, [pc, #436]	; (8015b7c <_svfprintf_r+0xd24>)
 80159c8:	e7df      	b.n	801598a <_svfprintf_r+0xb32>
 80159ca:	4632      	mov	r2, r6
 80159cc:	f01b 0510 	ands.w	r5, fp, #16
 80159d0:	f852 6b04 	ldr.w	r6, [r2], #4
 80159d4:	9207      	str	r2, [sp, #28]
 80159d6:	d001      	beq.n	80159dc <_svfprintf_r+0xb84>
 80159d8:	461d      	mov	r5, r3
 80159da:	e7e2      	b.n	80159a2 <_svfprintf_r+0xb4a>
 80159dc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80159e0:	d001      	beq.n	80159e6 <_svfprintf_r+0xb8e>
 80159e2:	b2b6      	uxth	r6, r6
 80159e4:	e7dd      	b.n	80159a2 <_svfprintf_r+0xb4a>
 80159e6:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80159ea:	d0da      	beq.n	80159a2 <_svfprintf_r+0xb4a>
 80159ec:	b2f6      	uxtb	r6, r6
 80159ee:	e7f3      	b.n	80159d8 <_svfprintf_r+0xb80>
 80159f0:	2e0a      	cmp	r6, #10
 80159f2:	f175 0300 	sbcs.w	r3, r5, #0
 80159f6:	d205      	bcs.n	8015a04 <_svfprintf_r+0xbac>
 80159f8:	3630      	adds	r6, #48	; 0x30
 80159fa:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 80159fe:	f20d 1937 	addw	r9, sp, #311	; 0x137
 8015a02:	e3fb      	b.n	80161fc <_svfprintf_r+0x13a4>
 8015a04:	2300      	movs	r3, #0
 8015a06:	9305      	str	r3, [sp, #20]
 8015a08:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 8015a0c:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 8015a10:	9303      	str	r3, [sp, #12]
 8015a12:	220a      	movs	r2, #10
 8015a14:	2300      	movs	r3, #0
 8015a16:	4630      	mov	r0, r6
 8015a18:	4629      	mov	r1, r5
 8015a1a:	f7eb f935 	bl	8000c88 <__aeabi_uldivmod>
 8015a1e:	9b05      	ldr	r3, [sp, #20]
 8015a20:	3301      	adds	r3, #1
 8015a22:	9305      	str	r3, [sp, #20]
 8015a24:	9b03      	ldr	r3, [sp, #12]
 8015a26:	3230      	adds	r2, #48	; 0x30
 8015a28:	f10b 39ff 	add.w	r9, fp, #4294967295
 8015a2c:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8015a30:	b1d3      	cbz	r3, 8015a68 <_svfprintf_r+0xc10>
 8015a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a34:	9a05      	ldr	r2, [sp, #20]
 8015a36:	781b      	ldrb	r3, [r3, #0]
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d115      	bne.n	8015a68 <_svfprintf_r+0xc10>
 8015a3c:	2aff      	cmp	r2, #255	; 0xff
 8015a3e:	d013      	beq.n	8015a68 <_svfprintf_r+0xc10>
 8015a40:	2e0a      	cmp	r6, #10
 8015a42:	f175 0300 	sbcs.w	r3, r5, #0
 8015a46:	d30f      	bcc.n	8015a68 <_svfprintf_r+0xc10>
 8015a48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015a4a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8015a4c:	eba9 0903 	sub.w	r9, r9, r3
 8015a50:	461a      	mov	r2, r3
 8015a52:	4648      	mov	r0, r9
 8015a54:	f004 fa33 	bl	8019ebe <strncpy>
 8015a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a5a:	785b      	ldrb	r3, [r3, #1]
 8015a5c:	b11b      	cbz	r3, 8015a66 <_svfprintf_r+0xc0e>
 8015a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a60:	3301      	adds	r3, #1
 8015a62:	930a      	str	r3, [sp, #40]	; 0x28
 8015a64:	2300      	movs	r3, #0
 8015a66:	9305      	str	r3, [sp, #20]
 8015a68:	2300      	movs	r3, #0
 8015a6a:	220a      	movs	r2, #10
 8015a6c:	4630      	mov	r0, r6
 8015a6e:	4629      	mov	r1, r5
 8015a70:	f7eb f90a 	bl	8000c88 <__aeabi_uldivmod>
 8015a74:	2e0a      	cmp	r6, #10
 8015a76:	f175 0300 	sbcs.w	r3, r5, #0
 8015a7a:	f0c0 83bf 	bcc.w	80161fc <_svfprintf_r+0x13a4>
 8015a7e:	4606      	mov	r6, r0
 8015a80:	460d      	mov	r5, r1
 8015a82:	46cb      	mov	fp, r9
 8015a84:	e7c5      	b.n	8015a12 <_svfprintf_r+0xbba>
 8015a86:	f006 030f 	and.w	r3, r6, #15
 8015a8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015a8c:	0936      	lsrs	r6, r6, #4
 8015a8e:	5cd3      	ldrb	r3, [r2, r3]
 8015a90:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8015a94:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8015a98:	092d      	lsrs	r5, r5, #4
 8015a9a:	ea56 0305 	orrs.w	r3, r6, r5
 8015a9e:	d1f2      	bne.n	8015a86 <_svfprintf_r+0xc2e>
 8015aa0:	e3ac      	b.n	80161fc <_svfprintf_r+0x13a4>
 8015aa2:	b933      	cbnz	r3, 8015ab2 <_svfprintf_r+0xc5a>
 8015aa4:	f01b 0f01 	tst.w	fp, #1
 8015aa8:	d003      	beq.n	8015ab2 <_svfprintf_r+0xc5a>
 8015aaa:	2330      	movs	r3, #48	; 0x30
 8015aac:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8015ab0:	e7a5      	b.n	80159fe <_svfprintf_r+0xba6>
 8015ab2:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8015ab6:	e3a1      	b.n	80161fc <_svfprintf_r+0x13a4>
 8015ab8:	9b06      	ldr	r3, [sp, #24]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	f000 8370 	beq.w	80161a0 <_svfprintf_r+0x1348>
 8015ac0:	2000      	movs	r0, #0
 8015ac2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8015ac6:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8015aca:	9607      	str	r6, [sp, #28]
 8015acc:	f7ff bb29 	b.w	8015122 <_svfprintf_r+0x2ca>
 8015ad0:	9e03      	ldr	r6, [sp, #12]
 8015ad2:	f7ff bb98 	b.w	8015206 <_svfprintf_r+0x3ae>
 8015ad6:	2010      	movs	r0, #16
 8015ad8:	4402      	add	r2, r0
 8015ada:	2b07      	cmp	r3, #7
 8015adc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015ae0:	6060      	str	r0, [r4, #4]
 8015ae2:	dd08      	ble.n	8015af6 <_svfprintf_r+0xc9e>
 8015ae4:	aa22      	add	r2, sp, #136	; 0x88
 8015ae6:	4641      	mov	r1, r8
 8015ae8:	4650      	mov	r0, sl
 8015aea:	f004 f9fb 	bl	8019ee4 <__ssprint_r>
 8015aee:	2800      	cmp	r0, #0
 8015af0:	f040 8334 	bne.w	801615c <_svfprintf_r+0x1304>
 8015af4:	a925      	add	r1, sp, #148	; 0x94
 8015af6:	3f10      	subs	r7, #16
 8015af8:	460c      	mov	r4, r1
 8015afa:	e4f4      	b.n	80154e6 <_svfprintf_r+0x68e>
 8015afc:	460c      	mov	r4, r1
 8015afe:	e50d      	b.n	801551c <_svfprintf_r+0x6c4>
 8015b00:	aa22      	add	r2, sp, #136	; 0x88
 8015b02:	4641      	mov	r1, r8
 8015b04:	4650      	mov	r0, sl
 8015b06:	f004 f9ed 	bl	8019ee4 <__ssprint_r>
 8015b0a:	2800      	cmp	r0, #0
 8015b0c:	f040 8326 	bne.w	801615c <_svfprintf_r+0x1304>
 8015b10:	ac25      	add	r4, sp, #148	; 0x94
 8015b12:	e515      	b.n	8015540 <_svfprintf_r+0x6e8>
 8015b14:	aa22      	add	r2, sp, #136	; 0x88
 8015b16:	4641      	mov	r1, r8
 8015b18:	4650      	mov	r0, sl
 8015b1a:	f004 f9e3 	bl	8019ee4 <__ssprint_r>
 8015b1e:	2800      	cmp	r0, #0
 8015b20:	f040 831c 	bne.w	801615c <_svfprintf_r+0x1304>
 8015b24:	ac25      	add	r4, sp, #148	; 0x94
 8015b26:	e51b      	b.n	8015560 <_svfprintf_r+0x708>
 8015b28:	2010      	movs	r0, #16
 8015b2a:	4402      	add	r2, r0
 8015b2c:	2b07      	cmp	r3, #7
 8015b2e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015b32:	6060      	str	r0, [r4, #4]
 8015b34:	dd08      	ble.n	8015b48 <_svfprintf_r+0xcf0>
 8015b36:	aa22      	add	r2, sp, #136	; 0x88
 8015b38:	4641      	mov	r1, r8
 8015b3a:	4650      	mov	r0, sl
 8015b3c:	f004 f9d2 	bl	8019ee4 <__ssprint_r>
 8015b40:	2800      	cmp	r0, #0
 8015b42:	f040 830b 	bne.w	801615c <_svfprintf_r+0x1304>
 8015b46:	a925      	add	r1, sp, #148	; 0x94
 8015b48:	3f10      	subs	r7, #16
 8015b4a:	460c      	mov	r4, r1
 8015b4c:	e510      	b.n	8015570 <_svfprintf_r+0x718>
 8015b4e:	460c      	mov	r4, r1
 8015b50:	e529      	b.n	80155a6 <_svfprintf_r+0x74e>
 8015b52:	2010      	movs	r0, #16
 8015b54:	4402      	add	r2, r0
 8015b56:	2b07      	cmp	r3, #7
 8015b58:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015b5c:	6060      	str	r0, [r4, #4]
 8015b5e:	dd08      	ble.n	8015b72 <_svfprintf_r+0xd1a>
 8015b60:	aa22      	add	r2, sp, #136	; 0x88
 8015b62:	4641      	mov	r1, r8
 8015b64:	4650      	mov	r0, sl
 8015b66:	f004 f9bd 	bl	8019ee4 <__ssprint_r>
 8015b6a:	2800      	cmp	r0, #0
 8015b6c:	f040 82f6 	bne.w	801615c <_svfprintf_r+0x1304>
 8015b70:	a925      	add	r1, sp, #148	; 0x94
 8015b72:	3e10      	subs	r6, #16
 8015b74:	460c      	mov	r4, r1
 8015b76:	e529      	b.n	80155cc <_svfprintf_r+0x774>
 8015b78:	460c      	mov	r4, r1
 8015b7a:	e541      	b.n	8015600 <_svfprintf_r+0x7a8>
 8015b7c:	08021ba8 	.word	0x08021ba8
 8015b80:	08021bb9 	.word	0x08021bb9
 8015b84:	9b06      	ldr	r3, [sp, #24]
 8015b86:	2b65      	cmp	r3, #101	; 0x65
 8015b88:	f340 8230 	ble.w	8015fec <_svfprintf_r+0x1194>
 8015b8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015b90:	2200      	movs	r2, #0
 8015b92:	2300      	movs	r3, #0
 8015b94:	f7ea ff98 	bl	8000ac8 <__aeabi_dcmpeq>
 8015b98:	2800      	cmp	r0, #0
 8015b9a:	d068      	beq.n	8015c6e <_svfprintf_r+0xe16>
 8015b9c:	4b6d      	ldr	r3, [pc, #436]	; (8015d54 <_svfprintf_r+0xefc>)
 8015b9e:	6023      	str	r3, [r4, #0]
 8015ba0:	2301      	movs	r3, #1
 8015ba2:	441e      	add	r6, r3
 8015ba4:	6063      	str	r3, [r4, #4]
 8015ba6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015ba8:	9624      	str	r6, [sp, #144]	; 0x90
 8015baa:	3301      	adds	r3, #1
 8015bac:	2b07      	cmp	r3, #7
 8015bae:	9323      	str	r3, [sp, #140]	; 0x8c
 8015bb0:	dc37      	bgt.n	8015c22 <_svfprintf_r+0xdca>
 8015bb2:	3408      	adds	r4, #8
 8015bb4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015bb6:	9a05      	ldr	r2, [sp, #20]
 8015bb8:	4293      	cmp	r3, r2
 8015bba:	db03      	blt.n	8015bc4 <_svfprintf_r+0xd6c>
 8015bbc:	f01b 0f01 	tst.w	fp, #1
 8015bc0:	f43f ad30 	beq.w	8015624 <_svfprintf_r+0x7cc>
 8015bc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015bc6:	6023      	str	r3, [r4, #0]
 8015bc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015bca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015bcc:	6063      	str	r3, [r4, #4]
 8015bce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015bd0:	4413      	add	r3, r2
 8015bd2:	9324      	str	r3, [sp, #144]	; 0x90
 8015bd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015bd6:	3301      	adds	r3, #1
 8015bd8:	2b07      	cmp	r3, #7
 8015bda:	9323      	str	r3, [sp, #140]	; 0x8c
 8015bdc:	dc2b      	bgt.n	8015c36 <_svfprintf_r+0xdde>
 8015bde:	3408      	adds	r4, #8
 8015be0:	9b05      	ldr	r3, [sp, #20]
 8015be2:	1e5d      	subs	r5, r3, #1
 8015be4:	2d00      	cmp	r5, #0
 8015be6:	f77f ad1d 	ble.w	8015624 <_svfprintf_r+0x7cc>
 8015bea:	4e5b      	ldr	r6, [pc, #364]	; (8015d58 <_svfprintf_r+0xf00>)
 8015bec:	2710      	movs	r7, #16
 8015bee:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8015bf2:	2d10      	cmp	r5, #16
 8015bf4:	f103 0301 	add.w	r3, r3, #1
 8015bf8:	f104 0108 	add.w	r1, r4, #8
 8015bfc:	6026      	str	r6, [r4, #0]
 8015bfe:	dc24      	bgt.n	8015c4a <_svfprintf_r+0xdf2>
 8015c00:	6065      	str	r5, [r4, #4]
 8015c02:	2b07      	cmp	r3, #7
 8015c04:	4415      	add	r5, r2
 8015c06:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8015c0a:	f340 8286 	ble.w	801611a <_svfprintf_r+0x12c2>
 8015c0e:	aa22      	add	r2, sp, #136	; 0x88
 8015c10:	4641      	mov	r1, r8
 8015c12:	4650      	mov	r0, sl
 8015c14:	f004 f966 	bl	8019ee4 <__ssprint_r>
 8015c18:	2800      	cmp	r0, #0
 8015c1a:	f040 829f 	bne.w	801615c <_svfprintf_r+0x1304>
 8015c1e:	ac25      	add	r4, sp, #148	; 0x94
 8015c20:	e500      	b.n	8015624 <_svfprintf_r+0x7cc>
 8015c22:	aa22      	add	r2, sp, #136	; 0x88
 8015c24:	4641      	mov	r1, r8
 8015c26:	4650      	mov	r0, sl
 8015c28:	f004 f95c 	bl	8019ee4 <__ssprint_r>
 8015c2c:	2800      	cmp	r0, #0
 8015c2e:	f040 8295 	bne.w	801615c <_svfprintf_r+0x1304>
 8015c32:	ac25      	add	r4, sp, #148	; 0x94
 8015c34:	e7be      	b.n	8015bb4 <_svfprintf_r+0xd5c>
 8015c36:	aa22      	add	r2, sp, #136	; 0x88
 8015c38:	4641      	mov	r1, r8
 8015c3a:	4650      	mov	r0, sl
 8015c3c:	f004 f952 	bl	8019ee4 <__ssprint_r>
 8015c40:	2800      	cmp	r0, #0
 8015c42:	f040 828b 	bne.w	801615c <_svfprintf_r+0x1304>
 8015c46:	ac25      	add	r4, sp, #148	; 0x94
 8015c48:	e7ca      	b.n	8015be0 <_svfprintf_r+0xd88>
 8015c4a:	3210      	adds	r2, #16
 8015c4c:	2b07      	cmp	r3, #7
 8015c4e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015c52:	6067      	str	r7, [r4, #4]
 8015c54:	dd08      	ble.n	8015c68 <_svfprintf_r+0xe10>
 8015c56:	aa22      	add	r2, sp, #136	; 0x88
 8015c58:	4641      	mov	r1, r8
 8015c5a:	4650      	mov	r0, sl
 8015c5c:	f004 f942 	bl	8019ee4 <__ssprint_r>
 8015c60:	2800      	cmp	r0, #0
 8015c62:	f040 827b 	bne.w	801615c <_svfprintf_r+0x1304>
 8015c66:	a925      	add	r1, sp, #148	; 0x94
 8015c68:	3d10      	subs	r5, #16
 8015c6a:	460c      	mov	r4, r1
 8015c6c:	e7bf      	b.n	8015bee <_svfprintf_r+0xd96>
 8015c6e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	dc73      	bgt.n	8015d5c <_svfprintf_r+0xf04>
 8015c74:	4b37      	ldr	r3, [pc, #220]	; (8015d54 <_svfprintf_r+0xefc>)
 8015c76:	6023      	str	r3, [r4, #0]
 8015c78:	2301      	movs	r3, #1
 8015c7a:	441e      	add	r6, r3
 8015c7c:	6063      	str	r3, [r4, #4]
 8015c7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015c80:	9624      	str	r6, [sp, #144]	; 0x90
 8015c82:	3301      	adds	r3, #1
 8015c84:	2b07      	cmp	r3, #7
 8015c86:	9323      	str	r3, [sp, #140]	; 0x8c
 8015c88:	dc3d      	bgt.n	8015d06 <_svfprintf_r+0xeae>
 8015c8a:	3408      	adds	r4, #8
 8015c8c:	9905      	ldr	r1, [sp, #20]
 8015c8e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015c90:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015c92:	430a      	orrs	r2, r1
 8015c94:	f00b 0101 	and.w	r1, fp, #1
 8015c98:	430a      	orrs	r2, r1
 8015c9a:	f43f acc3 	beq.w	8015624 <_svfprintf_r+0x7cc>
 8015c9e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015ca0:	6022      	str	r2, [r4, #0]
 8015ca2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015ca4:	6062      	str	r2, [r4, #4]
 8015ca6:	4413      	add	r3, r2
 8015ca8:	9324      	str	r3, [sp, #144]	; 0x90
 8015caa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015cac:	3301      	adds	r3, #1
 8015cae:	2b07      	cmp	r3, #7
 8015cb0:	9323      	str	r3, [sp, #140]	; 0x8c
 8015cb2:	dc32      	bgt.n	8015d1a <_svfprintf_r+0xec2>
 8015cb4:	3408      	adds	r4, #8
 8015cb6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8015cb8:	2d00      	cmp	r5, #0
 8015cba:	da1b      	bge.n	8015cf4 <_svfprintf_r+0xe9c>
 8015cbc:	4e26      	ldr	r6, [pc, #152]	; (8015d58 <_svfprintf_r+0xf00>)
 8015cbe:	426d      	negs	r5, r5
 8015cc0:	4623      	mov	r3, r4
 8015cc2:	2710      	movs	r7, #16
 8015cc4:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8015cc8:	2d10      	cmp	r5, #16
 8015cca:	f102 0201 	add.w	r2, r2, #1
 8015cce:	f104 0408 	add.w	r4, r4, #8
 8015cd2:	601e      	str	r6, [r3, #0]
 8015cd4:	dc2b      	bgt.n	8015d2e <_svfprintf_r+0xed6>
 8015cd6:	605d      	str	r5, [r3, #4]
 8015cd8:	2a07      	cmp	r2, #7
 8015cda:	440d      	add	r5, r1
 8015cdc:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8015ce0:	dd08      	ble.n	8015cf4 <_svfprintf_r+0xe9c>
 8015ce2:	aa22      	add	r2, sp, #136	; 0x88
 8015ce4:	4641      	mov	r1, r8
 8015ce6:	4650      	mov	r0, sl
 8015ce8:	f004 f8fc 	bl	8019ee4 <__ssprint_r>
 8015cec:	2800      	cmp	r0, #0
 8015cee:	f040 8235 	bne.w	801615c <_svfprintf_r+0x1304>
 8015cf2:	ac25      	add	r4, sp, #148	; 0x94
 8015cf4:	9b05      	ldr	r3, [sp, #20]
 8015cf6:	9a05      	ldr	r2, [sp, #20]
 8015cf8:	6063      	str	r3, [r4, #4]
 8015cfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015cfc:	f8c4 9000 	str.w	r9, [r4]
 8015d00:	4413      	add	r3, r2
 8015d02:	9324      	str	r3, [sp, #144]	; 0x90
 8015d04:	e487      	b.n	8015616 <_svfprintf_r+0x7be>
 8015d06:	aa22      	add	r2, sp, #136	; 0x88
 8015d08:	4641      	mov	r1, r8
 8015d0a:	4650      	mov	r0, sl
 8015d0c:	f004 f8ea 	bl	8019ee4 <__ssprint_r>
 8015d10:	2800      	cmp	r0, #0
 8015d12:	f040 8223 	bne.w	801615c <_svfprintf_r+0x1304>
 8015d16:	ac25      	add	r4, sp, #148	; 0x94
 8015d18:	e7b8      	b.n	8015c8c <_svfprintf_r+0xe34>
 8015d1a:	aa22      	add	r2, sp, #136	; 0x88
 8015d1c:	4641      	mov	r1, r8
 8015d1e:	4650      	mov	r0, sl
 8015d20:	f004 f8e0 	bl	8019ee4 <__ssprint_r>
 8015d24:	2800      	cmp	r0, #0
 8015d26:	f040 8219 	bne.w	801615c <_svfprintf_r+0x1304>
 8015d2a:	ac25      	add	r4, sp, #148	; 0x94
 8015d2c:	e7c3      	b.n	8015cb6 <_svfprintf_r+0xe5e>
 8015d2e:	3110      	adds	r1, #16
 8015d30:	2a07      	cmp	r2, #7
 8015d32:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 8015d36:	605f      	str	r7, [r3, #4]
 8015d38:	dd08      	ble.n	8015d4c <_svfprintf_r+0xef4>
 8015d3a:	aa22      	add	r2, sp, #136	; 0x88
 8015d3c:	4641      	mov	r1, r8
 8015d3e:	4650      	mov	r0, sl
 8015d40:	f004 f8d0 	bl	8019ee4 <__ssprint_r>
 8015d44:	2800      	cmp	r0, #0
 8015d46:	f040 8209 	bne.w	801615c <_svfprintf_r+0x1304>
 8015d4a:	ac25      	add	r4, sp, #148	; 0x94
 8015d4c:	3d10      	subs	r5, #16
 8015d4e:	4623      	mov	r3, r4
 8015d50:	e7b8      	b.n	8015cc4 <_svfprintf_r+0xe6c>
 8015d52:	bf00      	nop
 8015d54:	08021bca 	.word	0x08021bca
 8015d58:	08021bdc 	.word	0x08021bdc
 8015d5c:	9f05      	ldr	r7, [sp, #20]
 8015d5e:	42af      	cmp	r7, r5
 8015d60:	bfa8      	it	ge
 8015d62:	462f      	movge	r7, r5
 8015d64:	2f00      	cmp	r7, #0
 8015d66:	dd0a      	ble.n	8015d7e <_svfprintf_r+0xf26>
 8015d68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015d6a:	3301      	adds	r3, #1
 8015d6c:	443e      	add	r6, r7
 8015d6e:	2b07      	cmp	r3, #7
 8015d70:	e9c4 9700 	strd	r9, r7, [r4]
 8015d74:	9624      	str	r6, [sp, #144]	; 0x90
 8015d76:	9323      	str	r3, [sp, #140]	; 0x8c
 8015d78:	f300 8085 	bgt.w	8015e86 <_svfprintf_r+0x102e>
 8015d7c:	3408      	adds	r4, #8
 8015d7e:	2f00      	cmp	r7, #0
 8015d80:	bfac      	ite	ge
 8015d82:	1bee      	subge	r6, r5, r7
 8015d84:	462e      	movlt	r6, r5
 8015d86:	2e00      	cmp	r6, #0
 8015d88:	dd19      	ble.n	8015dbe <_svfprintf_r+0xf66>
 8015d8a:	4f97      	ldr	r7, [pc, #604]	; (8015fe8 <_svfprintf_r+0x1190>)
 8015d8c:	6027      	str	r7, [r4, #0]
 8015d8e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8015d92:	2e10      	cmp	r6, #16
 8015d94:	f103 0301 	add.w	r3, r3, #1
 8015d98:	f104 0108 	add.w	r1, r4, #8
 8015d9c:	dc7d      	bgt.n	8015e9a <_svfprintf_r+0x1042>
 8015d9e:	6066      	str	r6, [r4, #4]
 8015da0:	2b07      	cmp	r3, #7
 8015da2:	4416      	add	r6, r2
 8015da4:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8015da8:	f340 808a 	ble.w	8015ec0 <_svfprintf_r+0x1068>
 8015dac:	aa22      	add	r2, sp, #136	; 0x88
 8015dae:	4641      	mov	r1, r8
 8015db0:	4650      	mov	r0, sl
 8015db2:	f004 f897 	bl	8019ee4 <__ssprint_r>
 8015db6:	2800      	cmp	r0, #0
 8015db8:	f040 81d0 	bne.w	801615c <_svfprintf_r+0x1304>
 8015dbc:	ac25      	add	r4, sp, #148	; 0x94
 8015dbe:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8015dc2:	444d      	add	r5, r9
 8015dc4:	d00a      	beq.n	8015ddc <_svfprintf_r+0xf84>
 8015dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d17b      	bne.n	8015ec4 <_svfprintf_r+0x106c>
 8015dcc:	9b08      	ldr	r3, [sp, #32]
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d17b      	bne.n	8015eca <_svfprintf_r+0x1072>
 8015dd2:	9b05      	ldr	r3, [sp, #20]
 8015dd4:	444b      	add	r3, r9
 8015dd6:	429d      	cmp	r5, r3
 8015dd8:	bf28      	it	cs
 8015dda:	461d      	movcs	r5, r3
 8015ddc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015dde:	9a05      	ldr	r2, [sp, #20]
 8015de0:	4293      	cmp	r3, r2
 8015de2:	db02      	blt.n	8015dea <_svfprintf_r+0xf92>
 8015de4:	f01b 0f01 	tst.w	fp, #1
 8015de8:	d00e      	beq.n	8015e08 <_svfprintf_r+0xfb0>
 8015dea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015dec:	6023      	str	r3, [r4, #0]
 8015dee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015df0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015df2:	6063      	str	r3, [r4, #4]
 8015df4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015df6:	4413      	add	r3, r2
 8015df8:	9324      	str	r3, [sp, #144]	; 0x90
 8015dfa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015dfc:	3301      	adds	r3, #1
 8015dfe:	2b07      	cmp	r3, #7
 8015e00:	9323      	str	r3, [sp, #140]	; 0x8c
 8015e02:	f300 80dd 	bgt.w	8015fc0 <_svfprintf_r+0x1168>
 8015e06:	3408      	adds	r4, #8
 8015e08:	9b05      	ldr	r3, [sp, #20]
 8015e0a:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8015e0c:	eb09 0203 	add.w	r2, r9, r3
 8015e10:	1b9e      	subs	r6, r3, r6
 8015e12:	1b52      	subs	r2, r2, r5
 8015e14:	4296      	cmp	r6, r2
 8015e16:	bfa8      	it	ge
 8015e18:	4616      	movge	r6, r2
 8015e1a:	2e00      	cmp	r6, #0
 8015e1c:	dd0b      	ble.n	8015e36 <_svfprintf_r+0xfde>
 8015e1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015e20:	4433      	add	r3, r6
 8015e22:	9324      	str	r3, [sp, #144]	; 0x90
 8015e24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015e26:	3301      	adds	r3, #1
 8015e28:	2b07      	cmp	r3, #7
 8015e2a:	e9c4 5600 	strd	r5, r6, [r4]
 8015e2e:	9323      	str	r3, [sp, #140]	; 0x8c
 8015e30:	f300 80d0 	bgt.w	8015fd4 <_svfprintf_r+0x117c>
 8015e34:	3408      	adds	r4, #8
 8015e36:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8015e38:	9b05      	ldr	r3, [sp, #20]
 8015e3a:	2e00      	cmp	r6, #0
 8015e3c:	eba3 0505 	sub.w	r5, r3, r5
 8015e40:	bfa8      	it	ge
 8015e42:	1bad      	subge	r5, r5, r6
 8015e44:	2d00      	cmp	r5, #0
 8015e46:	f77f abed 	ble.w	8015624 <_svfprintf_r+0x7cc>
 8015e4a:	4e67      	ldr	r6, [pc, #412]	; (8015fe8 <_svfprintf_r+0x1190>)
 8015e4c:	2710      	movs	r7, #16
 8015e4e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8015e52:	2d10      	cmp	r5, #16
 8015e54:	f103 0301 	add.w	r3, r3, #1
 8015e58:	f104 0108 	add.w	r1, r4, #8
 8015e5c:	6026      	str	r6, [r4, #0]
 8015e5e:	f77f aecf 	ble.w	8015c00 <_svfprintf_r+0xda8>
 8015e62:	3210      	adds	r2, #16
 8015e64:	2b07      	cmp	r3, #7
 8015e66:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015e6a:	6067      	str	r7, [r4, #4]
 8015e6c:	dd08      	ble.n	8015e80 <_svfprintf_r+0x1028>
 8015e6e:	aa22      	add	r2, sp, #136	; 0x88
 8015e70:	4641      	mov	r1, r8
 8015e72:	4650      	mov	r0, sl
 8015e74:	f004 f836 	bl	8019ee4 <__ssprint_r>
 8015e78:	2800      	cmp	r0, #0
 8015e7a:	f040 816f 	bne.w	801615c <_svfprintf_r+0x1304>
 8015e7e:	a925      	add	r1, sp, #148	; 0x94
 8015e80:	3d10      	subs	r5, #16
 8015e82:	460c      	mov	r4, r1
 8015e84:	e7e3      	b.n	8015e4e <_svfprintf_r+0xff6>
 8015e86:	aa22      	add	r2, sp, #136	; 0x88
 8015e88:	4641      	mov	r1, r8
 8015e8a:	4650      	mov	r0, sl
 8015e8c:	f004 f82a 	bl	8019ee4 <__ssprint_r>
 8015e90:	2800      	cmp	r0, #0
 8015e92:	f040 8163 	bne.w	801615c <_svfprintf_r+0x1304>
 8015e96:	ac25      	add	r4, sp, #148	; 0x94
 8015e98:	e771      	b.n	8015d7e <_svfprintf_r+0xf26>
 8015e9a:	2010      	movs	r0, #16
 8015e9c:	4402      	add	r2, r0
 8015e9e:	2b07      	cmp	r3, #7
 8015ea0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015ea4:	6060      	str	r0, [r4, #4]
 8015ea6:	dd08      	ble.n	8015eba <_svfprintf_r+0x1062>
 8015ea8:	aa22      	add	r2, sp, #136	; 0x88
 8015eaa:	4641      	mov	r1, r8
 8015eac:	4650      	mov	r0, sl
 8015eae:	f004 f819 	bl	8019ee4 <__ssprint_r>
 8015eb2:	2800      	cmp	r0, #0
 8015eb4:	f040 8152 	bne.w	801615c <_svfprintf_r+0x1304>
 8015eb8:	a925      	add	r1, sp, #148	; 0x94
 8015eba:	3e10      	subs	r6, #16
 8015ebc:	460c      	mov	r4, r1
 8015ebe:	e765      	b.n	8015d8c <_svfprintf_r+0xf34>
 8015ec0:	460c      	mov	r4, r1
 8015ec2:	e77c      	b.n	8015dbe <_svfprintf_r+0xf66>
 8015ec4:	9b08      	ldr	r3, [sp, #32]
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d04a      	beq.n	8015f60 <_svfprintf_r+0x1108>
 8015eca:	9b08      	ldr	r3, [sp, #32]
 8015ecc:	3b01      	subs	r3, #1
 8015ece:	9308      	str	r3, [sp, #32]
 8015ed0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015ed2:	6023      	str	r3, [r4, #0]
 8015ed4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015ed6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015ed8:	6063      	str	r3, [r4, #4]
 8015eda:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015edc:	4413      	add	r3, r2
 8015ede:	9324      	str	r3, [sp, #144]	; 0x90
 8015ee0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015ee2:	3301      	adds	r3, #1
 8015ee4:	2b07      	cmp	r3, #7
 8015ee6:	9323      	str	r3, [sp, #140]	; 0x8c
 8015ee8:	dc41      	bgt.n	8015f6e <_svfprintf_r+0x1116>
 8015eea:	3408      	adds	r4, #8
 8015eec:	9b05      	ldr	r3, [sp, #20]
 8015eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015ef0:	eb09 0703 	add.w	r7, r9, r3
 8015ef4:	1b7b      	subs	r3, r7, r5
 8015ef6:	7817      	ldrb	r7, [r2, #0]
 8015ef8:	429f      	cmp	r7, r3
 8015efa:	bfa8      	it	ge
 8015efc:	461f      	movge	r7, r3
 8015efe:	2f00      	cmp	r7, #0
 8015f00:	dd0a      	ble.n	8015f18 <_svfprintf_r+0x10c0>
 8015f02:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8015f04:	443b      	add	r3, r7
 8015f06:	9324      	str	r3, [sp, #144]	; 0x90
 8015f08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015f0a:	3301      	adds	r3, #1
 8015f0c:	2b07      	cmp	r3, #7
 8015f0e:	e9c4 5700 	strd	r5, r7, [r4]
 8015f12:	9323      	str	r3, [sp, #140]	; 0x8c
 8015f14:	dc35      	bgt.n	8015f82 <_svfprintf_r+0x112a>
 8015f16:	3408      	adds	r4, #8
 8015f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f1a:	781e      	ldrb	r6, [r3, #0]
 8015f1c:	2f00      	cmp	r7, #0
 8015f1e:	bfa8      	it	ge
 8015f20:	1bf6      	subge	r6, r6, r7
 8015f22:	2e00      	cmp	r6, #0
 8015f24:	dd18      	ble.n	8015f58 <_svfprintf_r+0x1100>
 8015f26:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8015f2a:	482f      	ldr	r0, [pc, #188]	; (8015fe8 <_svfprintf_r+0x1190>)
 8015f2c:	6020      	str	r0, [r4, #0]
 8015f2e:	2e10      	cmp	r6, #16
 8015f30:	f103 0301 	add.w	r3, r3, #1
 8015f34:	f104 0108 	add.w	r1, r4, #8
 8015f38:	dc2d      	bgt.n	8015f96 <_svfprintf_r+0x113e>
 8015f3a:	4432      	add	r2, r6
 8015f3c:	2b07      	cmp	r3, #7
 8015f3e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015f42:	6066      	str	r6, [r4, #4]
 8015f44:	dd3a      	ble.n	8015fbc <_svfprintf_r+0x1164>
 8015f46:	aa22      	add	r2, sp, #136	; 0x88
 8015f48:	4641      	mov	r1, r8
 8015f4a:	4650      	mov	r0, sl
 8015f4c:	f003 ffca 	bl	8019ee4 <__ssprint_r>
 8015f50:	2800      	cmp	r0, #0
 8015f52:	f040 8103 	bne.w	801615c <_svfprintf_r+0x1304>
 8015f56:	ac25      	add	r4, sp, #148	; 0x94
 8015f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f5a:	781b      	ldrb	r3, [r3, #0]
 8015f5c:	441d      	add	r5, r3
 8015f5e:	e732      	b.n	8015dc6 <_svfprintf_r+0xf6e>
 8015f60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f62:	3b01      	subs	r3, #1
 8015f64:	930a      	str	r3, [sp, #40]	; 0x28
 8015f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f68:	3b01      	subs	r3, #1
 8015f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8015f6c:	e7b0      	b.n	8015ed0 <_svfprintf_r+0x1078>
 8015f6e:	aa22      	add	r2, sp, #136	; 0x88
 8015f70:	4641      	mov	r1, r8
 8015f72:	4650      	mov	r0, sl
 8015f74:	f003 ffb6 	bl	8019ee4 <__ssprint_r>
 8015f78:	2800      	cmp	r0, #0
 8015f7a:	f040 80ef 	bne.w	801615c <_svfprintf_r+0x1304>
 8015f7e:	ac25      	add	r4, sp, #148	; 0x94
 8015f80:	e7b4      	b.n	8015eec <_svfprintf_r+0x1094>
 8015f82:	aa22      	add	r2, sp, #136	; 0x88
 8015f84:	4641      	mov	r1, r8
 8015f86:	4650      	mov	r0, sl
 8015f88:	f003 ffac 	bl	8019ee4 <__ssprint_r>
 8015f8c:	2800      	cmp	r0, #0
 8015f8e:	f040 80e5 	bne.w	801615c <_svfprintf_r+0x1304>
 8015f92:	ac25      	add	r4, sp, #148	; 0x94
 8015f94:	e7c0      	b.n	8015f18 <_svfprintf_r+0x10c0>
 8015f96:	2010      	movs	r0, #16
 8015f98:	4402      	add	r2, r0
 8015f9a:	2b07      	cmp	r3, #7
 8015f9c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8015fa0:	6060      	str	r0, [r4, #4]
 8015fa2:	dd08      	ble.n	8015fb6 <_svfprintf_r+0x115e>
 8015fa4:	aa22      	add	r2, sp, #136	; 0x88
 8015fa6:	4641      	mov	r1, r8
 8015fa8:	4650      	mov	r0, sl
 8015faa:	f003 ff9b 	bl	8019ee4 <__ssprint_r>
 8015fae:	2800      	cmp	r0, #0
 8015fb0:	f040 80d4 	bne.w	801615c <_svfprintf_r+0x1304>
 8015fb4:	a925      	add	r1, sp, #148	; 0x94
 8015fb6:	3e10      	subs	r6, #16
 8015fb8:	460c      	mov	r4, r1
 8015fba:	e7b4      	b.n	8015f26 <_svfprintf_r+0x10ce>
 8015fbc:	460c      	mov	r4, r1
 8015fbe:	e7cb      	b.n	8015f58 <_svfprintf_r+0x1100>
 8015fc0:	aa22      	add	r2, sp, #136	; 0x88
 8015fc2:	4641      	mov	r1, r8
 8015fc4:	4650      	mov	r0, sl
 8015fc6:	f003 ff8d 	bl	8019ee4 <__ssprint_r>
 8015fca:	2800      	cmp	r0, #0
 8015fcc:	f040 80c6 	bne.w	801615c <_svfprintf_r+0x1304>
 8015fd0:	ac25      	add	r4, sp, #148	; 0x94
 8015fd2:	e719      	b.n	8015e08 <_svfprintf_r+0xfb0>
 8015fd4:	aa22      	add	r2, sp, #136	; 0x88
 8015fd6:	4641      	mov	r1, r8
 8015fd8:	4650      	mov	r0, sl
 8015fda:	f003 ff83 	bl	8019ee4 <__ssprint_r>
 8015fde:	2800      	cmp	r0, #0
 8015fe0:	f040 80bc 	bne.w	801615c <_svfprintf_r+0x1304>
 8015fe4:	ac25      	add	r4, sp, #148	; 0x94
 8015fe6:	e726      	b.n	8015e36 <_svfprintf_r+0xfde>
 8015fe8:	08021bdc 	.word	0x08021bdc
 8015fec:	9a05      	ldr	r2, [sp, #20]
 8015fee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015ff0:	2a01      	cmp	r2, #1
 8015ff2:	f106 0601 	add.w	r6, r6, #1
 8015ff6:	f103 0301 	add.w	r3, r3, #1
 8015ffa:	f104 0508 	add.w	r5, r4, #8
 8015ffe:	dc02      	bgt.n	8016006 <_svfprintf_r+0x11ae>
 8016000:	f01b 0f01 	tst.w	fp, #1
 8016004:	d07e      	beq.n	8016104 <_svfprintf_r+0x12ac>
 8016006:	2201      	movs	r2, #1
 8016008:	2b07      	cmp	r3, #7
 801600a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 801600e:	f8c4 9000 	str.w	r9, [r4]
 8016012:	6062      	str	r2, [r4, #4]
 8016014:	dd08      	ble.n	8016028 <_svfprintf_r+0x11d0>
 8016016:	aa22      	add	r2, sp, #136	; 0x88
 8016018:	4641      	mov	r1, r8
 801601a:	4650      	mov	r0, sl
 801601c:	f003 ff62 	bl	8019ee4 <__ssprint_r>
 8016020:	2800      	cmp	r0, #0
 8016022:	f040 809b 	bne.w	801615c <_svfprintf_r+0x1304>
 8016026:	ad25      	add	r5, sp, #148	; 0x94
 8016028:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801602a:	602b      	str	r3, [r5, #0]
 801602c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801602e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016030:	606b      	str	r3, [r5, #4]
 8016032:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016034:	4413      	add	r3, r2
 8016036:	9324      	str	r3, [sp, #144]	; 0x90
 8016038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801603a:	3301      	adds	r3, #1
 801603c:	2b07      	cmp	r3, #7
 801603e:	9323      	str	r3, [sp, #140]	; 0x8c
 8016040:	dc32      	bgt.n	80160a8 <_svfprintf_r+0x1250>
 8016042:	3508      	adds	r5, #8
 8016044:	9b05      	ldr	r3, [sp, #20]
 8016046:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801604a:	1e5c      	subs	r4, r3, #1
 801604c:	2200      	movs	r2, #0
 801604e:	2300      	movs	r3, #0
 8016050:	f7ea fd3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8016054:	2800      	cmp	r0, #0
 8016056:	d130      	bne.n	80160ba <_svfprintf_r+0x1262>
 8016058:	9923      	ldr	r1, [sp, #140]	; 0x8c
 801605a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801605c:	9a05      	ldr	r2, [sp, #20]
 801605e:	3101      	adds	r1, #1
 8016060:	3b01      	subs	r3, #1
 8016062:	f109 0001 	add.w	r0, r9, #1
 8016066:	4413      	add	r3, r2
 8016068:	2907      	cmp	r1, #7
 801606a:	e9c5 0400 	strd	r0, r4, [r5]
 801606e:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 8016072:	dd50      	ble.n	8016116 <_svfprintf_r+0x12be>
 8016074:	aa22      	add	r2, sp, #136	; 0x88
 8016076:	4641      	mov	r1, r8
 8016078:	4650      	mov	r0, sl
 801607a:	f003 ff33 	bl	8019ee4 <__ssprint_r>
 801607e:	2800      	cmp	r0, #0
 8016080:	d16c      	bne.n	801615c <_svfprintf_r+0x1304>
 8016082:	ad25      	add	r5, sp, #148	; 0x94
 8016084:	ab1e      	add	r3, sp, #120	; 0x78
 8016086:	602b      	str	r3, [r5, #0]
 8016088:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801608a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801608c:	606b      	str	r3, [r5, #4]
 801608e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016090:	4413      	add	r3, r2
 8016092:	9324      	str	r3, [sp, #144]	; 0x90
 8016094:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8016096:	3301      	adds	r3, #1
 8016098:	2b07      	cmp	r3, #7
 801609a:	9323      	str	r3, [sp, #140]	; 0x8c
 801609c:	f73f adb7 	bgt.w	8015c0e <_svfprintf_r+0xdb6>
 80160a0:	f105 0408 	add.w	r4, r5, #8
 80160a4:	f7ff babe 	b.w	8015624 <_svfprintf_r+0x7cc>
 80160a8:	aa22      	add	r2, sp, #136	; 0x88
 80160aa:	4641      	mov	r1, r8
 80160ac:	4650      	mov	r0, sl
 80160ae:	f003 ff19 	bl	8019ee4 <__ssprint_r>
 80160b2:	2800      	cmp	r0, #0
 80160b4:	d152      	bne.n	801615c <_svfprintf_r+0x1304>
 80160b6:	ad25      	add	r5, sp, #148	; 0x94
 80160b8:	e7c4      	b.n	8016044 <_svfprintf_r+0x11ec>
 80160ba:	2c00      	cmp	r4, #0
 80160bc:	dde2      	ble.n	8016084 <_svfprintf_r+0x122c>
 80160be:	4e56      	ldr	r6, [pc, #344]	; (8016218 <_svfprintf_r+0x13c0>)
 80160c0:	2710      	movs	r7, #16
 80160c2:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80160c6:	2c10      	cmp	r4, #16
 80160c8:	f103 0301 	add.w	r3, r3, #1
 80160cc:	f105 0108 	add.w	r1, r5, #8
 80160d0:	602e      	str	r6, [r5, #0]
 80160d2:	dc07      	bgt.n	80160e4 <_svfprintf_r+0x128c>
 80160d4:	606c      	str	r4, [r5, #4]
 80160d6:	2b07      	cmp	r3, #7
 80160d8:	4414      	add	r4, r2
 80160da:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 80160de:	dcc9      	bgt.n	8016074 <_svfprintf_r+0x121c>
 80160e0:	460d      	mov	r5, r1
 80160e2:	e7cf      	b.n	8016084 <_svfprintf_r+0x122c>
 80160e4:	3210      	adds	r2, #16
 80160e6:	2b07      	cmp	r3, #7
 80160e8:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80160ec:	606f      	str	r7, [r5, #4]
 80160ee:	dd06      	ble.n	80160fe <_svfprintf_r+0x12a6>
 80160f0:	aa22      	add	r2, sp, #136	; 0x88
 80160f2:	4641      	mov	r1, r8
 80160f4:	4650      	mov	r0, sl
 80160f6:	f003 fef5 	bl	8019ee4 <__ssprint_r>
 80160fa:	bb78      	cbnz	r0, 801615c <_svfprintf_r+0x1304>
 80160fc:	a925      	add	r1, sp, #148	; 0x94
 80160fe:	3c10      	subs	r4, #16
 8016100:	460d      	mov	r5, r1
 8016102:	e7de      	b.n	80160c2 <_svfprintf_r+0x126a>
 8016104:	2201      	movs	r2, #1
 8016106:	2b07      	cmp	r3, #7
 8016108:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 801610c:	f8c4 9000 	str.w	r9, [r4]
 8016110:	6062      	str	r2, [r4, #4]
 8016112:	ddb7      	ble.n	8016084 <_svfprintf_r+0x122c>
 8016114:	e7ae      	b.n	8016074 <_svfprintf_r+0x121c>
 8016116:	3508      	adds	r5, #8
 8016118:	e7b4      	b.n	8016084 <_svfprintf_r+0x122c>
 801611a:	460c      	mov	r4, r1
 801611c:	f7ff ba82 	b.w	8015624 <_svfprintf_r+0x7cc>
 8016120:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8016124:	1a9d      	subs	r5, r3, r2
 8016126:	2d00      	cmp	r5, #0
 8016128:	f77f aa80 	ble.w	801562c <_svfprintf_r+0x7d4>
 801612c:	4e3b      	ldr	r6, [pc, #236]	; (801621c <_svfprintf_r+0x13c4>)
 801612e:	2710      	movs	r7, #16
 8016130:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8016134:	2d10      	cmp	r5, #16
 8016136:	f103 0301 	add.w	r3, r3, #1
 801613a:	6026      	str	r6, [r4, #0]
 801613c:	dc18      	bgt.n	8016170 <_svfprintf_r+0x1318>
 801613e:	6065      	str	r5, [r4, #4]
 8016140:	2b07      	cmp	r3, #7
 8016142:	4415      	add	r5, r2
 8016144:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8016148:	f77f aa70 	ble.w	801562c <_svfprintf_r+0x7d4>
 801614c:	aa22      	add	r2, sp, #136	; 0x88
 801614e:	4641      	mov	r1, r8
 8016150:	4650      	mov	r0, sl
 8016152:	f003 fec7 	bl	8019ee4 <__ssprint_r>
 8016156:	2800      	cmp	r0, #0
 8016158:	f43f aa68 	beq.w	801562c <_svfprintf_r+0x7d4>
 801615c:	9b03      	ldr	r3, [sp, #12]
 801615e:	2b00      	cmp	r3, #0
 8016160:	f43f a887 	beq.w	8015272 <_svfprintf_r+0x41a>
 8016164:	4619      	mov	r1, r3
 8016166:	4650      	mov	r0, sl
 8016168:	f003 f942 	bl	80193f0 <_free_r>
 801616c:	f7ff b881 	b.w	8015272 <_svfprintf_r+0x41a>
 8016170:	3210      	adds	r2, #16
 8016172:	2b07      	cmp	r3, #7
 8016174:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8016178:	6067      	str	r7, [r4, #4]
 801617a:	dc02      	bgt.n	8016182 <_svfprintf_r+0x132a>
 801617c:	3408      	adds	r4, #8
 801617e:	3d10      	subs	r5, #16
 8016180:	e7d6      	b.n	8016130 <_svfprintf_r+0x12d8>
 8016182:	aa22      	add	r2, sp, #136	; 0x88
 8016184:	4641      	mov	r1, r8
 8016186:	4650      	mov	r0, sl
 8016188:	f003 feac 	bl	8019ee4 <__ssprint_r>
 801618c:	2800      	cmp	r0, #0
 801618e:	d1e5      	bne.n	801615c <_svfprintf_r+0x1304>
 8016190:	ac25      	add	r4, sp, #148	; 0x94
 8016192:	e7f4      	b.n	801617e <_svfprintf_r+0x1326>
 8016194:	9903      	ldr	r1, [sp, #12]
 8016196:	4650      	mov	r0, sl
 8016198:	f003 f92a 	bl	80193f0 <_free_r>
 801619c:	f7ff ba5e 	b.w	801565c <_svfprintf_r+0x804>
 80161a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	f43f a865 	beq.w	8015272 <_svfprintf_r+0x41a>
 80161a8:	aa22      	add	r2, sp, #136	; 0x88
 80161aa:	4641      	mov	r1, r8
 80161ac:	4650      	mov	r0, sl
 80161ae:	f003 fe99 	bl	8019ee4 <__ssprint_r>
 80161b2:	f7ff b85e 	b.w	8015272 <_svfprintf_r+0x41a>
 80161b6:	ea56 0205 	orrs.w	r2, r6, r5
 80161ba:	465f      	mov	r7, fp
 80161bc:	f43f ab78 	beq.w	80158b0 <_svfprintf_r+0xa58>
 80161c0:	2b01      	cmp	r3, #1
 80161c2:	f43f ac15 	beq.w	80159f0 <_svfprintf_r+0xb98>
 80161c6:	2b02      	cmp	r3, #2
 80161c8:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 80161cc:	f43f ac5b 	beq.w	8015a86 <_svfprintf_r+0xc2e>
 80161d0:	f006 0307 	and.w	r3, r6, #7
 80161d4:	08f6      	lsrs	r6, r6, #3
 80161d6:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 80161da:	08ed      	lsrs	r5, r5, #3
 80161dc:	3330      	adds	r3, #48	; 0x30
 80161de:	ea56 0105 	orrs.w	r1, r6, r5
 80161e2:	464a      	mov	r2, r9
 80161e4:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80161e8:	d1f2      	bne.n	80161d0 <_svfprintf_r+0x1378>
 80161ea:	07f9      	lsls	r1, r7, #31
 80161ec:	d506      	bpl.n	80161fc <_svfprintf_r+0x13a4>
 80161ee:	2b30      	cmp	r3, #48	; 0x30
 80161f0:	d004      	beq.n	80161fc <_svfprintf_r+0x13a4>
 80161f2:	2330      	movs	r3, #48	; 0x30
 80161f4:	f809 3c01 	strb.w	r3, [r9, #-1]
 80161f8:	f1a2 0902 	sub.w	r9, r2, #2
 80161fc:	ab4e      	add	r3, sp, #312	; 0x138
 80161fe:	eba3 0309 	sub.w	r3, r3, r9
 8016202:	9e04      	ldr	r6, [sp, #16]
 8016204:	9304      	str	r3, [sp, #16]
 8016206:	2300      	movs	r3, #0
 8016208:	46bb      	mov	fp, r7
 801620a:	9303      	str	r3, [sp, #12]
 801620c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8016210:	461d      	mov	r5, r3
 8016212:	f7ff b94d 	b.w	80154b0 <_svfprintf_r+0x658>
 8016216:	bf00      	nop
 8016218:	08021bdc 	.word	0x08021bdc
 801621c:	08021bcc 	.word	0x08021bcc

08016220 <sysconf>:
 8016220:	2808      	cmp	r0, #8
 8016222:	b508      	push	{r3, lr}
 8016224:	d006      	beq.n	8016234 <sysconf+0x14>
 8016226:	f7fd fef1 	bl	801400c <__errno>
 801622a:	2316      	movs	r3, #22
 801622c:	6003      	str	r3, [r0, #0]
 801622e:	f04f 30ff 	mov.w	r0, #4294967295
 8016232:	bd08      	pop	{r3, pc}
 8016234:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8016238:	e7fb      	b.n	8016232 <sysconf+0x12>

0801623a <__sprint_r>:
 801623a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801623e:	6893      	ldr	r3, [r2, #8]
 8016240:	4680      	mov	r8, r0
 8016242:	460f      	mov	r7, r1
 8016244:	4614      	mov	r4, r2
 8016246:	b91b      	cbnz	r3, 8016250 <__sprint_r+0x16>
 8016248:	6053      	str	r3, [r2, #4]
 801624a:	4618      	mov	r0, r3
 801624c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016250:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8016252:	049d      	lsls	r5, r3, #18
 8016254:	d520      	bpl.n	8016298 <__sprint_r+0x5e>
 8016256:	6815      	ldr	r5, [r2, #0]
 8016258:	3508      	adds	r5, #8
 801625a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 801625e:	f04f 0900 	mov.w	r9, #0
 8016262:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8016266:	45ca      	cmp	sl, r9
 8016268:	dc0b      	bgt.n	8016282 <__sprint_r+0x48>
 801626a:	68a3      	ldr	r3, [r4, #8]
 801626c:	f026 0003 	bic.w	r0, r6, #3
 8016270:	1a18      	subs	r0, r3, r0
 8016272:	60a0      	str	r0, [r4, #8]
 8016274:	3508      	adds	r5, #8
 8016276:	2800      	cmp	r0, #0
 8016278:	d1ef      	bne.n	801625a <__sprint_r+0x20>
 801627a:	2300      	movs	r3, #0
 801627c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8016280:	e7e4      	b.n	801624c <__sprint_r+0x12>
 8016282:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8016286:	463a      	mov	r2, r7
 8016288:	4640      	mov	r0, r8
 801628a:	f003 f832 	bl	80192f2 <_fputwc_r>
 801628e:	1c43      	adds	r3, r0, #1
 8016290:	d0f3      	beq.n	801627a <__sprint_r+0x40>
 8016292:	f109 0901 	add.w	r9, r9, #1
 8016296:	e7e6      	b.n	8016266 <__sprint_r+0x2c>
 8016298:	f7fd fed0 	bl	801403c <__sfvwrite_r>
 801629c:	e7ed      	b.n	801627a <__sprint_r+0x40>
	...

080162a0 <_vfiprintf_r>:
 80162a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162a4:	ed2d 8b02 	vpush	{d8}
 80162a8:	b0b9      	sub	sp, #228	; 0xe4
 80162aa:	460f      	mov	r7, r1
 80162ac:	9201      	str	r2, [sp, #4]
 80162ae:	461d      	mov	r5, r3
 80162b0:	461c      	mov	r4, r3
 80162b2:	4681      	mov	r9, r0
 80162b4:	b118      	cbz	r0, 80162be <_vfiprintf_r+0x1e>
 80162b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80162b8:	b90b      	cbnz	r3, 80162be <_vfiprintf_r+0x1e>
 80162ba:	f002 ff9d 	bl	80191f8 <__sinit>
 80162be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80162c0:	07d8      	lsls	r0, r3, #31
 80162c2:	d405      	bmi.n	80162d0 <_vfiprintf_r+0x30>
 80162c4:	89bb      	ldrh	r3, [r7, #12]
 80162c6:	0599      	lsls	r1, r3, #22
 80162c8:	d402      	bmi.n	80162d0 <_vfiprintf_r+0x30>
 80162ca:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80162cc:	f7fe f826 	bl	801431c <__retarget_lock_acquire_recursive>
 80162d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80162d4:	049a      	lsls	r2, r3, #18
 80162d6:	d406      	bmi.n	80162e6 <_vfiprintf_r+0x46>
 80162d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80162dc:	81bb      	strh	r3, [r7, #12]
 80162de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80162e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80162e4:	667b      	str	r3, [r7, #100]	; 0x64
 80162e6:	89bb      	ldrh	r3, [r7, #12]
 80162e8:	071e      	lsls	r6, r3, #28
 80162ea:	d501      	bpl.n	80162f0 <_vfiprintf_r+0x50>
 80162ec:	693b      	ldr	r3, [r7, #16]
 80162ee:	b9bb      	cbnz	r3, 8016320 <_vfiprintf_r+0x80>
 80162f0:	4639      	mov	r1, r7
 80162f2:	4648      	mov	r0, r9
 80162f4:	f001 ffb4 	bl	8018260 <__swsetup_r>
 80162f8:	b190      	cbz	r0, 8016320 <_vfiprintf_r+0x80>
 80162fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80162fc:	07d8      	lsls	r0, r3, #31
 80162fe:	d508      	bpl.n	8016312 <_vfiprintf_r+0x72>
 8016300:	f04f 33ff 	mov.w	r3, #4294967295
 8016304:	9302      	str	r3, [sp, #8]
 8016306:	9802      	ldr	r0, [sp, #8]
 8016308:	b039      	add	sp, #228	; 0xe4
 801630a:	ecbd 8b02 	vpop	{d8}
 801630e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016312:	89bb      	ldrh	r3, [r7, #12]
 8016314:	0599      	lsls	r1, r3, #22
 8016316:	d4f3      	bmi.n	8016300 <_vfiprintf_r+0x60>
 8016318:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801631a:	f7fe f800 	bl	801431e <__retarget_lock_release_recursive>
 801631e:	e7ef      	b.n	8016300 <_vfiprintf_r+0x60>
 8016320:	89bb      	ldrh	r3, [r7, #12]
 8016322:	f003 021a 	and.w	r2, r3, #26
 8016326:	2a0a      	cmp	r2, #10
 8016328:	d116      	bne.n	8016358 <_vfiprintf_r+0xb8>
 801632a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801632e:	2a00      	cmp	r2, #0
 8016330:	db12      	blt.n	8016358 <_vfiprintf_r+0xb8>
 8016332:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016334:	07d2      	lsls	r2, r2, #31
 8016336:	d404      	bmi.n	8016342 <_vfiprintf_r+0xa2>
 8016338:	059e      	lsls	r6, r3, #22
 801633a:	d402      	bmi.n	8016342 <_vfiprintf_r+0xa2>
 801633c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801633e:	f7fd ffee 	bl	801431e <__retarget_lock_release_recursive>
 8016342:	9a01      	ldr	r2, [sp, #4]
 8016344:	462b      	mov	r3, r5
 8016346:	4639      	mov	r1, r7
 8016348:	4648      	mov	r0, r9
 801634a:	b039      	add	sp, #228	; 0xe4
 801634c:	ecbd 8b02 	vpop	{d8}
 8016350:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016354:	f000 bc3a 	b.w	8016bcc <__sbprintf>
 8016358:	2300      	movs	r3, #0
 801635a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 801635e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8016362:	ae0f      	add	r6, sp, #60	; 0x3c
 8016364:	ee08 3a10 	vmov	s16, r3
 8016368:	960c      	str	r6, [sp, #48]	; 0x30
 801636a:	9307      	str	r3, [sp, #28]
 801636c:	9302      	str	r3, [sp, #8]
 801636e:	9b01      	ldr	r3, [sp, #4]
 8016370:	461d      	mov	r5, r3
 8016372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016376:	b10a      	cbz	r2, 801637c <_vfiprintf_r+0xdc>
 8016378:	2a25      	cmp	r2, #37	; 0x25
 801637a:	d1f9      	bne.n	8016370 <_vfiprintf_r+0xd0>
 801637c:	9b01      	ldr	r3, [sp, #4]
 801637e:	ebb5 0803 	subs.w	r8, r5, r3
 8016382:	d00d      	beq.n	80163a0 <_vfiprintf_r+0x100>
 8016384:	e9c6 3800 	strd	r3, r8, [r6]
 8016388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801638a:	4443      	add	r3, r8
 801638c:	930e      	str	r3, [sp, #56]	; 0x38
 801638e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016390:	3301      	adds	r3, #1
 8016392:	2b07      	cmp	r3, #7
 8016394:	930d      	str	r3, [sp, #52]	; 0x34
 8016396:	dc75      	bgt.n	8016484 <_vfiprintf_r+0x1e4>
 8016398:	3608      	adds	r6, #8
 801639a:	9b02      	ldr	r3, [sp, #8]
 801639c:	4443      	add	r3, r8
 801639e:	9302      	str	r3, [sp, #8]
 80163a0:	782b      	ldrb	r3, [r5, #0]
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	f000 83d6 	beq.w	8016b54 <_vfiprintf_r+0x8b4>
 80163a8:	2300      	movs	r3, #0
 80163aa:	f04f 31ff 	mov.w	r1, #4294967295
 80163ae:	1c6a      	adds	r2, r5, #1
 80163b0:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 80163b4:	9100      	str	r1, [sp, #0]
 80163b6:	9303      	str	r3, [sp, #12]
 80163b8:	469a      	mov	sl, r3
 80163ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 80163be:	9201      	str	r2, [sp, #4]
 80163c0:	f1a3 0220 	sub.w	r2, r3, #32
 80163c4:	2a5a      	cmp	r2, #90	; 0x5a
 80163c6:	f200 831f 	bhi.w	8016a08 <_vfiprintf_r+0x768>
 80163ca:	e8df f012 	tbh	[pc, r2, lsl #1]
 80163ce:	009b      	.short	0x009b
 80163d0:	031d031d 	.word	0x031d031d
 80163d4:	031d00a3 	.word	0x031d00a3
 80163d8:	031d031d 	.word	0x031d031d
 80163dc:	031d0082 	.word	0x031d0082
 80163e0:	00a6031d 	.word	0x00a6031d
 80163e4:	031d00b0 	.word	0x031d00b0
 80163e8:	00b200ad 	.word	0x00b200ad
 80163ec:	00cd031d 	.word	0x00cd031d
 80163f0:	00d000d0 	.word	0x00d000d0
 80163f4:	00d000d0 	.word	0x00d000d0
 80163f8:	00d000d0 	.word	0x00d000d0
 80163fc:	00d000d0 	.word	0x00d000d0
 8016400:	031d00d0 	.word	0x031d00d0
 8016404:	031d031d 	.word	0x031d031d
 8016408:	031d031d 	.word	0x031d031d
 801640c:	031d031d 	.word	0x031d031d
 8016410:	031d031d 	.word	0x031d031d
 8016414:	010800fa 	.word	0x010800fa
 8016418:	031d031d 	.word	0x031d031d
 801641c:	031d031d 	.word	0x031d031d
 8016420:	031d031d 	.word	0x031d031d
 8016424:	031d031d 	.word	0x031d031d
 8016428:	031d031d 	.word	0x031d031d
 801642c:	031d0158 	.word	0x031d0158
 8016430:	031d031d 	.word	0x031d031d
 8016434:	031d01a1 	.word	0x031d01a1
 8016438:	031d027e 	.word	0x031d027e
 801643c:	029e031d 	.word	0x029e031d
 8016440:	031d031d 	.word	0x031d031d
 8016444:	031d031d 	.word	0x031d031d
 8016448:	031d031d 	.word	0x031d031d
 801644c:	031d031d 	.word	0x031d031d
 8016450:	031d031d 	.word	0x031d031d
 8016454:	010a00fa 	.word	0x010a00fa
 8016458:	031d031d 	.word	0x031d031d
 801645c:	00e0031d 	.word	0x00e0031d
 8016460:	00f4010a 	.word	0x00f4010a
 8016464:	00ed031d 	.word	0x00ed031d
 8016468:	0136031d 	.word	0x0136031d
 801646c:	018f015a 	.word	0x018f015a
 8016470:	031d00f4 	.word	0x031d00f4
 8016474:	009901a1 	.word	0x009901a1
 8016478:	031d0280 	.word	0x031d0280
 801647c:	0065031d 	.word	0x0065031d
 8016480:	0099031d 	.word	0x0099031d
 8016484:	aa0c      	add	r2, sp, #48	; 0x30
 8016486:	4639      	mov	r1, r7
 8016488:	4648      	mov	r0, r9
 801648a:	f7ff fed6 	bl	801623a <__sprint_r>
 801648e:	2800      	cmp	r0, #0
 8016490:	f040 833f 	bne.w	8016b12 <_vfiprintf_r+0x872>
 8016494:	ae0f      	add	r6, sp, #60	; 0x3c
 8016496:	e780      	b.n	801639a <_vfiprintf_r+0xfa>
 8016498:	4a9c      	ldr	r2, [pc, #624]	; (801670c <_vfiprintf_r+0x46c>)
 801649a:	9205      	str	r2, [sp, #20]
 801649c:	f01a 0220 	ands.w	r2, sl, #32
 80164a0:	f000 8235 	beq.w	801690e <_vfiprintf_r+0x66e>
 80164a4:	3407      	adds	r4, #7
 80164a6:	f024 0207 	bic.w	r2, r4, #7
 80164aa:	4693      	mov	fp, r2
 80164ac:	6855      	ldr	r5, [r2, #4]
 80164ae:	f85b 4b08 	ldr.w	r4, [fp], #8
 80164b2:	f01a 0f01 	tst.w	sl, #1
 80164b6:	d009      	beq.n	80164cc <_vfiprintf_r+0x22c>
 80164b8:	ea54 0205 	orrs.w	r2, r4, r5
 80164bc:	bf1f      	itttt	ne
 80164be:	2230      	movne	r2, #48	; 0x30
 80164c0:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 80164c4:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 80164c8:	f04a 0a02 	orrne.w	sl, sl, #2
 80164cc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80164d0:	e11a      	b.n	8016708 <_vfiprintf_r+0x468>
 80164d2:	4648      	mov	r0, r9
 80164d4:	f003 f872 	bl	80195bc <_localeconv_r>
 80164d8:	6843      	ldr	r3, [r0, #4]
 80164da:	4618      	mov	r0, r3
 80164dc:	ee08 3a10 	vmov	s16, r3
 80164e0:	f7e9 fec6 	bl	8000270 <strlen>
 80164e4:	9007      	str	r0, [sp, #28]
 80164e6:	4648      	mov	r0, r9
 80164e8:	f003 f868 	bl	80195bc <_localeconv_r>
 80164ec:	6883      	ldr	r3, [r0, #8]
 80164ee:	9306      	str	r3, [sp, #24]
 80164f0:	9b07      	ldr	r3, [sp, #28]
 80164f2:	b12b      	cbz	r3, 8016500 <_vfiprintf_r+0x260>
 80164f4:	9b06      	ldr	r3, [sp, #24]
 80164f6:	b11b      	cbz	r3, 8016500 <_vfiprintf_r+0x260>
 80164f8:	781b      	ldrb	r3, [r3, #0]
 80164fa:	b10b      	cbz	r3, 8016500 <_vfiprintf_r+0x260>
 80164fc:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8016500:	9a01      	ldr	r2, [sp, #4]
 8016502:	e75a      	b.n	80163ba <_vfiprintf_r+0x11a>
 8016504:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8016508:	2b00      	cmp	r3, #0
 801650a:	d1f9      	bne.n	8016500 <_vfiprintf_r+0x260>
 801650c:	2320      	movs	r3, #32
 801650e:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8016512:	e7f5      	b.n	8016500 <_vfiprintf_r+0x260>
 8016514:	f04a 0a01 	orr.w	sl, sl, #1
 8016518:	e7f2      	b.n	8016500 <_vfiprintf_r+0x260>
 801651a:	f854 3b04 	ldr.w	r3, [r4], #4
 801651e:	9303      	str	r3, [sp, #12]
 8016520:	2b00      	cmp	r3, #0
 8016522:	daed      	bge.n	8016500 <_vfiprintf_r+0x260>
 8016524:	425b      	negs	r3, r3
 8016526:	9303      	str	r3, [sp, #12]
 8016528:	f04a 0a04 	orr.w	sl, sl, #4
 801652c:	e7e8      	b.n	8016500 <_vfiprintf_r+0x260>
 801652e:	232b      	movs	r3, #43	; 0x2b
 8016530:	e7ed      	b.n	801650e <_vfiprintf_r+0x26e>
 8016532:	9a01      	ldr	r2, [sp, #4]
 8016534:	f812 3b01 	ldrb.w	r3, [r2], #1
 8016538:	2b2a      	cmp	r3, #42	; 0x2a
 801653a:	d112      	bne.n	8016562 <_vfiprintf_r+0x2c2>
 801653c:	f854 0b04 	ldr.w	r0, [r4], #4
 8016540:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8016544:	e9cd 3200 	strd	r3, r2, [sp]
 8016548:	e7da      	b.n	8016500 <_vfiprintf_r+0x260>
 801654a:	9b00      	ldr	r3, [sp, #0]
 801654c:	200a      	movs	r0, #10
 801654e:	fb00 1303 	mla	r3, r0, r3, r1
 8016552:	9300      	str	r3, [sp, #0]
 8016554:	f812 3b01 	ldrb.w	r3, [r2], #1
 8016558:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801655c:	2909      	cmp	r1, #9
 801655e:	d9f4      	bls.n	801654a <_vfiprintf_r+0x2aa>
 8016560:	e72d      	b.n	80163be <_vfiprintf_r+0x11e>
 8016562:	2100      	movs	r1, #0
 8016564:	9100      	str	r1, [sp, #0]
 8016566:	e7f7      	b.n	8016558 <_vfiprintf_r+0x2b8>
 8016568:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 801656c:	e7c8      	b.n	8016500 <_vfiprintf_r+0x260>
 801656e:	2100      	movs	r1, #0
 8016570:	9a01      	ldr	r2, [sp, #4]
 8016572:	9103      	str	r1, [sp, #12]
 8016574:	9903      	ldr	r1, [sp, #12]
 8016576:	3b30      	subs	r3, #48	; 0x30
 8016578:	200a      	movs	r0, #10
 801657a:	fb00 3301 	mla	r3, r0, r1, r3
 801657e:	9303      	str	r3, [sp, #12]
 8016580:	f812 3b01 	ldrb.w	r3, [r2], #1
 8016584:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016588:	2909      	cmp	r1, #9
 801658a:	d9f3      	bls.n	8016574 <_vfiprintf_r+0x2d4>
 801658c:	e717      	b.n	80163be <_vfiprintf_r+0x11e>
 801658e:	9b01      	ldr	r3, [sp, #4]
 8016590:	781b      	ldrb	r3, [r3, #0]
 8016592:	2b68      	cmp	r3, #104	; 0x68
 8016594:	bf01      	itttt	eq
 8016596:	9b01      	ldreq	r3, [sp, #4]
 8016598:	3301      	addeq	r3, #1
 801659a:	9301      	streq	r3, [sp, #4]
 801659c:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80165a0:	bf18      	it	ne
 80165a2:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80165a6:	e7ab      	b.n	8016500 <_vfiprintf_r+0x260>
 80165a8:	9b01      	ldr	r3, [sp, #4]
 80165aa:	781b      	ldrb	r3, [r3, #0]
 80165ac:	2b6c      	cmp	r3, #108	; 0x6c
 80165ae:	d105      	bne.n	80165bc <_vfiprintf_r+0x31c>
 80165b0:	9b01      	ldr	r3, [sp, #4]
 80165b2:	3301      	adds	r3, #1
 80165b4:	9301      	str	r3, [sp, #4]
 80165b6:	f04a 0a20 	orr.w	sl, sl, #32
 80165ba:	e7a1      	b.n	8016500 <_vfiprintf_r+0x260>
 80165bc:	f04a 0a10 	orr.w	sl, sl, #16
 80165c0:	e79e      	b.n	8016500 <_vfiprintf_r+0x260>
 80165c2:	46a3      	mov	fp, r4
 80165c4:	2100      	movs	r1, #0
 80165c6:	f85b 3b04 	ldr.w	r3, [fp], #4
 80165ca:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80165ce:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 80165d2:	2301      	movs	r3, #1
 80165d4:	9300      	str	r3, [sp, #0]
 80165d6:	460d      	mov	r5, r1
 80165d8:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 80165dc:	e0ad      	b.n	801673a <_vfiprintf_r+0x49a>
 80165de:	f04a 0a10 	orr.w	sl, sl, #16
 80165e2:	f01a 0f20 	tst.w	sl, #32
 80165e6:	d011      	beq.n	801660c <_vfiprintf_r+0x36c>
 80165e8:	3407      	adds	r4, #7
 80165ea:	f024 0307 	bic.w	r3, r4, #7
 80165ee:	469b      	mov	fp, r3
 80165f0:	685d      	ldr	r5, [r3, #4]
 80165f2:	f85b 4b08 	ldr.w	r4, [fp], #8
 80165f6:	2d00      	cmp	r5, #0
 80165f8:	da06      	bge.n	8016608 <_vfiprintf_r+0x368>
 80165fa:	4264      	negs	r4, r4
 80165fc:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8016600:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8016604:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8016608:	2301      	movs	r3, #1
 801660a:	e04a      	b.n	80166a2 <_vfiprintf_r+0x402>
 801660c:	46a3      	mov	fp, r4
 801660e:	f01a 0f10 	tst.w	sl, #16
 8016612:	f85b 5b04 	ldr.w	r5, [fp], #4
 8016616:	d002      	beq.n	801661e <_vfiprintf_r+0x37e>
 8016618:	462c      	mov	r4, r5
 801661a:	17ed      	asrs	r5, r5, #31
 801661c:	e7eb      	b.n	80165f6 <_vfiprintf_r+0x356>
 801661e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8016622:	d003      	beq.n	801662c <_vfiprintf_r+0x38c>
 8016624:	b22c      	sxth	r4, r5
 8016626:	f345 35c0 	sbfx	r5, r5, #15, #1
 801662a:	e7e4      	b.n	80165f6 <_vfiprintf_r+0x356>
 801662c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8016630:	d0f2      	beq.n	8016618 <_vfiprintf_r+0x378>
 8016632:	b26c      	sxtb	r4, r5
 8016634:	f345 15c0 	sbfx	r5, r5, #7, #1
 8016638:	e7dd      	b.n	80165f6 <_vfiprintf_r+0x356>
 801663a:	f01a 0f20 	tst.w	sl, #32
 801663e:	f104 0b04 	add.w	fp, r4, #4
 8016642:	d007      	beq.n	8016654 <_vfiprintf_r+0x3b4>
 8016644:	9a02      	ldr	r2, [sp, #8]
 8016646:	6823      	ldr	r3, [r4, #0]
 8016648:	9902      	ldr	r1, [sp, #8]
 801664a:	17d2      	asrs	r2, r2, #31
 801664c:	e9c3 1200 	strd	r1, r2, [r3]
 8016650:	465c      	mov	r4, fp
 8016652:	e68c      	b.n	801636e <_vfiprintf_r+0xce>
 8016654:	f01a 0f10 	tst.w	sl, #16
 8016658:	d003      	beq.n	8016662 <_vfiprintf_r+0x3c2>
 801665a:	6823      	ldr	r3, [r4, #0]
 801665c:	9a02      	ldr	r2, [sp, #8]
 801665e:	601a      	str	r2, [r3, #0]
 8016660:	e7f6      	b.n	8016650 <_vfiprintf_r+0x3b0>
 8016662:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8016666:	d003      	beq.n	8016670 <_vfiprintf_r+0x3d0>
 8016668:	6823      	ldr	r3, [r4, #0]
 801666a:	9a02      	ldr	r2, [sp, #8]
 801666c:	801a      	strh	r2, [r3, #0]
 801666e:	e7ef      	b.n	8016650 <_vfiprintf_r+0x3b0>
 8016670:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8016674:	d0f1      	beq.n	801665a <_vfiprintf_r+0x3ba>
 8016676:	6823      	ldr	r3, [r4, #0]
 8016678:	9a02      	ldr	r2, [sp, #8]
 801667a:	701a      	strb	r2, [r3, #0]
 801667c:	e7e8      	b.n	8016650 <_vfiprintf_r+0x3b0>
 801667e:	f04a 0a10 	orr.w	sl, sl, #16
 8016682:	f01a 0320 	ands.w	r3, sl, #32
 8016686:	d01f      	beq.n	80166c8 <_vfiprintf_r+0x428>
 8016688:	3407      	adds	r4, #7
 801668a:	f024 0307 	bic.w	r3, r4, #7
 801668e:	469b      	mov	fp, r3
 8016690:	685d      	ldr	r5, [r3, #4]
 8016692:	f85b 4b08 	ldr.w	r4, [fp], #8
 8016696:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 801669a:	2300      	movs	r3, #0
 801669c:	2200      	movs	r2, #0
 801669e:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 80166a2:	9a00      	ldr	r2, [sp, #0]
 80166a4:	3201      	adds	r2, #1
 80166a6:	f000 8262 	beq.w	8016b6e <_vfiprintf_r+0x8ce>
 80166aa:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80166ae:	9204      	str	r2, [sp, #16]
 80166b0:	ea54 0205 	orrs.w	r2, r4, r5
 80166b4:	f040 8261 	bne.w	8016b7a <_vfiprintf_r+0x8da>
 80166b8:	9a00      	ldr	r2, [sp, #0]
 80166ba:	2a00      	cmp	r2, #0
 80166bc:	f000 8199 	beq.w	80169f2 <_vfiprintf_r+0x752>
 80166c0:	2b01      	cmp	r3, #1
 80166c2:	f040 825d 	bne.w	8016b80 <_vfiprintf_r+0x8e0>
 80166c6:	e139      	b.n	801693c <_vfiprintf_r+0x69c>
 80166c8:	46a3      	mov	fp, r4
 80166ca:	f01a 0510 	ands.w	r5, sl, #16
 80166ce:	f85b 4b04 	ldr.w	r4, [fp], #4
 80166d2:	d001      	beq.n	80166d8 <_vfiprintf_r+0x438>
 80166d4:	461d      	mov	r5, r3
 80166d6:	e7de      	b.n	8016696 <_vfiprintf_r+0x3f6>
 80166d8:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80166dc:	d001      	beq.n	80166e2 <_vfiprintf_r+0x442>
 80166de:	b2a4      	uxth	r4, r4
 80166e0:	e7d9      	b.n	8016696 <_vfiprintf_r+0x3f6>
 80166e2:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80166e6:	d0d6      	beq.n	8016696 <_vfiprintf_r+0x3f6>
 80166e8:	b2e4      	uxtb	r4, r4
 80166ea:	e7f3      	b.n	80166d4 <_vfiprintf_r+0x434>
 80166ec:	2330      	movs	r3, #48	; 0x30
 80166ee:	46a3      	mov	fp, r4
 80166f0:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 80166f4:	2378      	movs	r3, #120	; 0x78
 80166f6:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 80166fa:	f85b 4b04 	ldr.w	r4, [fp], #4
 80166fe:	4b03      	ldr	r3, [pc, #12]	; (801670c <_vfiprintf_r+0x46c>)
 8016700:	9305      	str	r3, [sp, #20]
 8016702:	2500      	movs	r5, #0
 8016704:	f04a 0a02 	orr.w	sl, sl, #2
 8016708:	2302      	movs	r3, #2
 801670a:	e7c7      	b.n	801669c <_vfiprintf_r+0x3fc>
 801670c:	08021ba8 	.word	0x08021ba8
 8016710:	9b00      	ldr	r3, [sp, #0]
 8016712:	46a3      	mov	fp, r4
 8016714:	2500      	movs	r5, #0
 8016716:	1c5c      	adds	r4, r3, #1
 8016718:	f85b 8b04 	ldr.w	r8, [fp], #4
 801671c:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 8016720:	f000 80ce 	beq.w	80168c0 <_vfiprintf_r+0x620>
 8016724:	461a      	mov	r2, r3
 8016726:	4629      	mov	r1, r5
 8016728:	4640      	mov	r0, r8
 801672a:	f7e9 fd51 	bl	80001d0 <memchr>
 801672e:	2800      	cmp	r0, #0
 8016730:	f000 8174 	beq.w	8016a1c <_vfiprintf_r+0x77c>
 8016734:	eba0 0308 	sub.w	r3, r0, r8
 8016738:	9300      	str	r3, [sp, #0]
 801673a:	9b00      	ldr	r3, [sp, #0]
 801673c:	42ab      	cmp	r3, r5
 801673e:	bfb8      	it	lt
 8016740:	462b      	movlt	r3, r5
 8016742:	9304      	str	r3, [sp, #16]
 8016744:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8016748:	b113      	cbz	r3, 8016750 <_vfiprintf_r+0x4b0>
 801674a:	9b04      	ldr	r3, [sp, #16]
 801674c:	3301      	adds	r3, #1
 801674e:	9304      	str	r3, [sp, #16]
 8016750:	f01a 0302 	ands.w	r3, sl, #2
 8016754:	9308      	str	r3, [sp, #32]
 8016756:	bf1e      	ittt	ne
 8016758:	9b04      	ldrne	r3, [sp, #16]
 801675a:	3302      	addne	r3, #2
 801675c:	9304      	strne	r3, [sp, #16]
 801675e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8016762:	9309      	str	r3, [sp, #36]	; 0x24
 8016764:	d11f      	bne.n	80167a6 <_vfiprintf_r+0x506>
 8016766:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 801676a:	1a9c      	subs	r4, r3, r2
 801676c:	2c00      	cmp	r4, #0
 801676e:	dd1a      	ble.n	80167a6 <_vfiprintf_r+0x506>
 8016770:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8016774:	48aa      	ldr	r0, [pc, #680]	; (8016a20 <_vfiprintf_r+0x780>)
 8016776:	6030      	str	r0, [r6, #0]
 8016778:	2c10      	cmp	r4, #16
 801677a:	f103 0301 	add.w	r3, r3, #1
 801677e:	f106 0108 	add.w	r1, r6, #8
 8016782:	f300 8153 	bgt.w	8016a2c <_vfiprintf_r+0x78c>
 8016786:	6074      	str	r4, [r6, #4]
 8016788:	2b07      	cmp	r3, #7
 801678a:	4414      	add	r4, r2
 801678c:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8016790:	f340 815e 	ble.w	8016a50 <_vfiprintf_r+0x7b0>
 8016794:	aa0c      	add	r2, sp, #48	; 0x30
 8016796:	4639      	mov	r1, r7
 8016798:	4648      	mov	r0, r9
 801679a:	f7ff fd4e 	bl	801623a <__sprint_r>
 801679e:	2800      	cmp	r0, #0
 80167a0:	f040 81b7 	bne.w	8016b12 <_vfiprintf_r+0x872>
 80167a4:	ae0f      	add	r6, sp, #60	; 0x3c
 80167a6:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 80167aa:	b173      	cbz	r3, 80167ca <_vfiprintf_r+0x52a>
 80167ac:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 80167b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80167b2:	6032      	str	r2, [r6, #0]
 80167b4:	2201      	movs	r2, #1
 80167b6:	6072      	str	r2, [r6, #4]
 80167b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80167ba:	3301      	adds	r3, #1
 80167bc:	3201      	adds	r2, #1
 80167be:	2b07      	cmp	r3, #7
 80167c0:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 80167c4:	f300 8146 	bgt.w	8016a54 <_vfiprintf_r+0x7b4>
 80167c8:	3608      	adds	r6, #8
 80167ca:	9b08      	ldr	r3, [sp, #32]
 80167cc:	b16b      	cbz	r3, 80167ea <_vfiprintf_r+0x54a>
 80167ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80167d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80167d2:	6032      	str	r2, [r6, #0]
 80167d4:	2202      	movs	r2, #2
 80167d6:	6072      	str	r2, [r6, #4]
 80167d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80167da:	3301      	adds	r3, #1
 80167dc:	3202      	adds	r2, #2
 80167de:	2b07      	cmp	r3, #7
 80167e0:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 80167e4:	f300 813f 	bgt.w	8016a66 <_vfiprintf_r+0x7c6>
 80167e8:	3608      	adds	r6, #8
 80167ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80167ec:	2b80      	cmp	r3, #128	; 0x80
 80167ee:	d11f      	bne.n	8016830 <_vfiprintf_r+0x590>
 80167f0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80167f4:	1a9c      	subs	r4, r3, r2
 80167f6:	2c00      	cmp	r4, #0
 80167f8:	dd1a      	ble.n	8016830 <_vfiprintf_r+0x590>
 80167fa:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80167fe:	4889      	ldr	r0, [pc, #548]	; (8016a24 <_vfiprintf_r+0x784>)
 8016800:	6030      	str	r0, [r6, #0]
 8016802:	2c10      	cmp	r4, #16
 8016804:	f103 0301 	add.w	r3, r3, #1
 8016808:	f106 0108 	add.w	r1, r6, #8
 801680c:	f300 8134 	bgt.w	8016a78 <_vfiprintf_r+0x7d8>
 8016810:	6074      	str	r4, [r6, #4]
 8016812:	2b07      	cmp	r3, #7
 8016814:	4414      	add	r4, r2
 8016816:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 801681a:	f340 813f 	ble.w	8016a9c <_vfiprintf_r+0x7fc>
 801681e:	aa0c      	add	r2, sp, #48	; 0x30
 8016820:	4639      	mov	r1, r7
 8016822:	4648      	mov	r0, r9
 8016824:	f7ff fd09 	bl	801623a <__sprint_r>
 8016828:	2800      	cmp	r0, #0
 801682a:	f040 8172 	bne.w	8016b12 <_vfiprintf_r+0x872>
 801682e:	ae0f      	add	r6, sp, #60	; 0x3c
 8016830:	9b00      	ldr	r3, [sp, #0]
 8016832:	1aec      	subs	r4, r5, r3
 8016834:	2c00      	cmp	r4, #0
 8016836:	dd1a      	ble.n	801686e <_vfiprintf_r+0x5ce>
 8016838:	4d7a      	ldr	r5, [pc, #488]	; (8016a24 <_vfiprintf_r+0x784>)
 801683a:	6035      	str	r5, [r6, #0]
 801683c:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 8016840:	2c10      	cmp	r4, #16
 8016842:	f103 0301 	add.w	r3, r3, #1
 8016846:	f106 0208 	add.w	r2, r6, #8
 801684a:	f300 8129 	bgt.w	8016aa0 <_vfiprintf_r+0x800>
 801684e:	6074      	str	r4, [r6, #4]
 8016850:	2b07      	cmp	r3, #7
 8016852:	440c      	add	r4, r1
 8016854:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8016858:	f340 8133 	ble.w	8016ac2 <_vfiprintf_r+0x822>
 801685c:	aa0c      	add	r2, sp, #48	; 0x30
 801685e:	4639      	mov	r1, r7
 8016860:	4648      	mov	r0, r9
 8016862:	f7ff fcea 	bl	801623a <__sprint_r>
 8016866:	2800      	cmp	r0, #0
 8016868:	f040 8153 	bne.w	8016b12 <_vfiprintf_r+0x872>
 801686c:	ae0f      	add	r6, sp, #60	; 0x3c
 801686e:	9b00      	ldr	r3, [sp, #0]
 8016870:	980e      	ldr	r0, [sp, #56]	; 0x38
 8016872:	6073      	str	r3, [r6, #4]
 8016874:	4418      	add	r0, r3
 8016876:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016878:	f8c6 8000 	str.w	r8, [r6]
 801687c:	3301      	adds	r3, #1
 801687e:	2b07      	cmp	r3, #7
 8016880:	900e      	str	r0, [sp, #56]	; 0x38
 8016882:	930d      	str	r3, [sp, #52]	; 0x34
 8016884:	f300 811f 	bgt.w	8016ac6 <_vfiprintf_r+0x826>
 8016888:	f106 0308 	add.w	r3, r6, #8
 801688c:	f01a 0f04 	tst.w	sl, #4
 8016890:	f040 8121 	bne.w	8016ad6 <_vfiprintf_r+0x836>
 8016894:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016898:	9904      	ldr	r1, [sp, #16]
 801689a:	428a      	cmp	r2, r1
 801689c:	bfac      	ite	ge
 801689e:	189b      	addge	r3, r3, r2
 80168a0:	185b      	addlt	r3, r3, r1
 80168a2:	9302      	str	r3, [sp, #8]
 80168a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80168a6:	b13b      	cbz	r3, 80168b8 <_vfiprintf_r+0x618>
 80168a8:	aa0c      	add	r2, sp, #48	; 0x30
 80168aa:	4639      	mov	r1, r7
 80168ac:	4648      	mov	r0, r9
 80168ae:	f7ff fcc4 	bl	801623a <__sprint_r>
 80168b2:	2800      	cmp	r0, #0
 80168b4:	f040 812d 	bne.w	8016b12 <_vfiprintf_r+0x872>
 80168b8:	2300      	movs	r3, #0
 80168ba:	930d      	str	r3, [sp, #52]	; 0x34
 80168bc:	ae0f      	add	r6, sp, #60	; 0x3c
 80168be:	e6c7      	b.n	8016650 <_vfiprintf_r+0x3b0>
 80168c0:	4640      	mov	r0, r8
 80168c2:	f7e9 fcd5 	bl	8000270 <strlen>
 80168c6:	9000      	str	r0, [sp, #0]
 80168c8:	e737      	b.n	801673a <_vfiprintf_r+0x49a>
 80168ca:	f04a 0a10 	orr.w	sl, sl, #16
 80168ce:	f01a 0320 	ands.w	r3, sl, #32
 80168d2:	d008      	beq.n	80168e6 <_vfiprintf_r+0x646>
 80168d4:	3407      	adds	r4, #7
 80168d6:	f024 0307 	bic.w	r3, r4, #7
 80168da:	469b      	mov	fp, r3
 80168dc:	685d      	ldr	r5, [r3, #4]
 80168de:	f85b 4b08 	ldr.w	r4, [fp], #8
 80168e2:	2301      	movs	r3, #1
 80168e4:	e6da      	b.n	801669c <_vfiprintf_r+0x3fc>
 80168e6:	46a3      	mov	fp, r4
 80168e8:	f01a 0510 	ands.w	r5, sl, #16
 80168ec:	f85b 4b04 	ldr.w	r4, [fp], #4
 80168f0:	d001      	beq.n	80168f6 <_vfiprintf_r+0x656>
 80168f2:	461d      	mov	r5, r3
 80168f4:	e7f5      	b.n	80168e2 <_vfiprintf_r+0x642>
 80168f6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80168fa:	d001      	beq.n	8016900 <_vfiprintf_r+0x660>
 80168fc:	b2a4      	uxth	r4, r4
 80168fe:	e7f0      	b.n	80168e2 <_vfiprintf_r+0x642>
 8016900:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8016904:	d0ed      	beq.n	80168e2 <_vfiprintf_r+0x642>
 8016906:	b2e4      	uxtb	r4, r4
 8016908:	e7f3      	b.n	80168f2 <_vfiprintf_r+0x652>
 801690a:	4a47      	ldr	r2, [pc, #284]	; (8016a28 <_vfiprintf_r+0x788>)
 801690c:	e5c5      	b.n	801649a <_vfiprintf_r+0x1fa>
 801690e:	46a3      	mov	fp, r4
 8016910:	f01a 0510 	ands.w	r5, sl, #16
 8016914:	f85b 4b04 	ldr.w	r4, [fp], #4
 8016918:	d001      	beq.n	801691e <_vfiprintf_r+0x67e>
 801691a:	4615      	mov	r5, r2
 801691c:	e5c9      	b.n	80164b2 <_vfiprintf_r+0x212>
 801691e:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8016922:	d001      	beq.n	8016928 <_vfiprintf_r+0x688>
 8016924:	b2a4      	uxth	r4, r4
 8016926:	e5c4      	b.n	80164b2 <_vfiprintf_r+0x212>
 8016928:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 801692c:	f43f adc1 	beq.w	80164b2 <_vfiprintf_r+0x212>
 8016930:	b2e4      	uxtb	r4, r4
 8016932:	e7f2      	b.n	801691a <_vfiprintf_r+0x67a>
 8016934:	2c0a      	cmp	r4, #10
 8016936:	f175 0300 	sbcs.w	r3, r5, #0
 801693a:	d205      	bcs.n	8016948 <_vfiprintf_r+0x6a8>
 801693c:	3430      	adds	r4, #48	; 0x30
 801693e:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8016942:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8016946:	e137      	b.n	8016bb8 <_vfiprintf_r+0x918>
 8016948:	ab38      	add	r3, sp, #224	; 0xe0
 801694a:	9308      	str	r3, [sp, #32]
 801694c:	9b04      	ldr	r3, [sp, #16]
 801694e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8016952:	f04f 0a00 	mov.w	sl, #0
 8016956:	9309      	str	r3, [sp, #36]	; 0x24
 8016958:	9b08      	ldr	r3, [sp, #32]
 801695a:	220a      	movs	r2, #10
 801695c:	f103 38ff 	add.w	r8, r3, #4294967295
 8016960:	4620      	mov	r0, r4
 8016962:	2300      	movs	r3, #0
 8016964:	4629      	mov	r1, r5
 8016966:	f7ea f98f 	bl	8000c88 <__aeabi_uldivmod>
 801696a:	9b08      	ldr	r3, [sp, #32]
 801696c:	3230      	adds	r2, #48	; 0x30
 801696e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8016972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016974:	f10a 0a01 	add.w	sl, sl, #1
 8016978:	b1db      	cbz	r3, 80169b2 <_vfiprintf_r+0x712>
 801697a:	9b06      	ldr	r3, [sp, #24]
 801697c:	781b      	ldrb	r3, [r3, #0]
 801697e:	4553      	cmp	r3, sl
 8016980:	d117      	bne.n	80169b2 <_vfiprintf_r+0x712>
 8016982:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8016986:	d014      	beq.n	80169b2 <_vfiprintf_r+0x712>
 8016988:	2c0a      	cmp	r4, #10
 801698a:	f175 0300 	sbcs.w	r3, r5, #0
 801698e:	d310      	bcc.n	80169b2 <_vfiprintf_r+0x712>
 8016990:	9b07      	ldr	r3, [sp, #28]
 8016992:	eba8 0803 	sub.w	r8, r8, r3
 8016996:	461a      	mov	r2, r3
 8016998:	ee18 1a10 	vmov	r1, s16
 801699c:	4640      	mov	r0, r8
 801699e:	f003 fa8e 	bl	8019ebe <strncpy>
 80169a2:	9b06      	ldr	r3, [sp, #24]
 80169a4:	785b      	ldrb	r3, [r3, #1]
 80169a6:	b1a3      	cbz	r3, 80169d2 <_vfiprintf_r+0x732>
 80169a8:	9b06      	ldr	r3, [sp, #24]
 80169aa:	3301      	adds	r3, #1
 80169ac:	9306      	str	r3, [sp, #24]
 80169ae:	f04f 0a00 	mov.w	sl, #0
 80169b2:	2300      	movs	r3, #0
 80169b4:	220a      	movs	r2, #10
 80169b6:	4620      	mov	r0, r4
 80169b8:	4629      	mov	r1, r5
 80169ba:	f7ea f965 	bl	8000c88 <__aeabi_uldivmod>
 80169be:	2c0a      	cmp	r4, #10
 80169c0:	f175 0300 	sbcs.w	r3, r5, #0
 80169c4:	f0c0 80f8 	bcc.w	8016bb8 <_vfiprintf_r+0x918>
 80169c8:	4604      	mov	r4, r0
 80169ca:	460d      	mov	r5, r1
 80169cc:	f8cd 8020 	str.w	r8, [sp, #32]
 80169d0:	e7c2      	b.n	8016958 <_vfiprintf_r+0x6b8>
 80169d2:	469a      	mov	sl, r3
 80169d4:	e7ed      	b.n	80169b2 <_vfiprintf_r+0x712>
 80169d6:	f004 030f 	and.w	r3, r4, #15
 80169da:	9a05      	ldr	r2, [sp, #20]
 80169dc:	0924      	lsrs	r4, r4, #4
 80169de:	5cd3      	ldrb	r3, [r2, r3]
 80169e0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80169e4:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 80169e8:	092d      	lsrs	r5, r5, #4
 80169ea:	ea54 0305 	orrs.w	r3, r4, r5
 80169ee:	d1f2      	bne.n	80169d6 <_vfiprintf_r+0x736>
 80169f0:	e0e2      	b.n	8016bb8 <_vfiprintf_r+0x918>
 80169f2:	b933      	cbnz	r3, 8016a02 <_vfiprintf_r+0x762>
 80169f4:	f01a 0f01 	tst.w	sl, #1
 80169f8:	d003      	beq.n	8016a02 <_vfiprintf_r+0x762>
 80169fa:	2330      	movs	r3, #48	; 0x30
 80169fc:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8016a00:	e79f      	b.n	8016942 <_vfiprintf_r+0x6a2>
 8016a02:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8016a06:	e0d7      	b.n	8016bb8 <_vfiprintf_r+0x918>
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	f000 80a3 	beq.w	8016b54 <_vfiprintf_r+0x8b4>
 8016a0e:	2100      	movs	r1, #0
 8016a10:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8016a14:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8016a18:	46a3      	mov	fp, r4
 8016a1a:	e5da      	b.n	80165d2 <_vfiprintf_r+0x332>
 8016a1c:	4605      	mov	r5, r0
 8016a1e:	e68c      	b.n	801673a <_vfiprintf_r+0x49a>
 8016a20:	08021bec 	.word	0x08021bec
 8016a24:	08021bfc 	.word	0x08021bfc
 8016a28:	08021bb9 	.word	0x08021bb9
 8016a2c:	2010      	movs	r0, #16
 8016a2e:	4402      	add	r2, r0
 8016a30:	2b07      	cmp	r3, #7
 8016a32:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8016a36:	6070      	str	r0, [r6, #4]
 8016a38:	dd07      	ble.n	8016a4a <_vfiprintf_r+0x7aa>
 8016a3a:	aa0c      	add	r2, sp, #48	; 0x30
 8016a3c:	4639      	mov	r1, r7
 8016a3e:	4648      	mov	r0, r9
 8016a40:	f7ff fbfb 	bl	801623a <__sprint_r>
 8016a44:	2800      	cmp	r0, #0
 8016a46:	d164      	bne.n	8016b12 <_vfiprintf_r+0x872>
 8016a48:	a90f      	add	r1, sp, #60	; 0x3c
 8016a4a:	3c10      	subs	r4, #16
 8016a4c:	460e      	mov	r6, r1
 8016a4e:	e68f      	b.n	8016770 <_vfiprintf_r+0x4d0>
 8016a50:	460e      	mov	r6, r1
 8016a52:	e6a8      	b.n	80167a6 <_vfiprintf_r+0x506>
 8016a54:	aa0c      	add	r2, sp, #48	; 0x30
 8016a56:	4639      	mov	r1, r7
 8016a58:	4648      	mov	r0, r9
 8016a5a:	f7ff fbee 	bl	801623a <__sprint_r>
 8016a5e:	2800      	cmp	r0, #0
 8016a60:	d157      	bne.n	8016b12 <_vfiprintf_r+0x872>
 8016a62:	ae0f      	add	r6, sp, #60	; 0x3c
 8016a64:	e6b1      	b.n	80167ca <_vfiprintf_r+0x52a>
 8016a66:	aa0c      	add	r2, sp, #48	; 0x30
 8016a68:	4639      	mov	r1, r7
 8016a6a:	4648      	mov	r0, r9
 8016a6c:	f7ff fbe5 	bl	801623a <__sprint_r>
 8016a70:	2800      	cmp	r0, #0
 8016a72:	d14e      	bne.n	8016b12 <_vfiprintf_r+0x872>
 8016a74:	ae0f      	add	r6, sp, #60	; 0x3c
 8016a76:	e6b8      	b.n	80167ea <_vfiprintf_r+0x54a>
 8016a78:	2010      	movs	r0, #16
 8016a7a:	4402      	add	r2, r0
 8016a7c:	2b07      	cmp	r3, #7
 8016a7e:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8016a82:	6070      	str	r0, [r6, #4]
 8016a84:	dd07      	ble.n	8016a96 <_vfiprintf_r+0x7f6>
 8016a86:	aa0c      	add	r2, sp, #48	; 0x30
 8016a88:	4639      	mov	r1, r7
 8016a8a:	4648      	mov	r0, r9
 8016a8c:	f7ff fbd5 	bl	801623a <__sprint_r>
 8016a90:	2800      	cmp	r0, #0
 8016a92:	d13e      	bne.n	8016b12 <_vfiprintf_r+0x872>
 8016a94:	a90f      	add	r1, sp, #60	; 0x3c
 8016a96:	3c10      	subs	r4, #16
 8016a98:	460e      	mov	r6, r1
 8016a9a:	e6ae      	b.n	80167fa <_vfiprintf_r+0x55a>
 8016a9c:	460e      	mov	r6, r1
 8016a9e:	e6c7      	b.n	8016830 <_vfiprintf_r+0x590>
 8016aa0:	2010      	movs	r0, #16
 8016aa2:	4401      	add	r1, r0
 8016aa4:	2b07      	cmp	r3, #7
 8016aa6:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8016aaa:	6070      	str	r0, [r6, #4]
 8016aac:	dd06      	ble.n	8016abc <_vfiprintf_r+0x81c>
 8016aae:	aa0c      	add	r2, sp, #48	; 0x30
 8016ab0:	4639      	mov	r1, r7
 8016ab2:	4648      	mov	r0, r9
 8016ab4:	f7ff fbc1 	bl	801623a <__sprint_r>
 8016ab8:	bb58      	cbnz	r0, 8016b12 <_vfiprintf_r+0x872>
 8016aba:	aa0f      	add	r2, sp, #60	; 0x3c
 8016abc:	3c10      	subs	r4, #16
 8016abe:	4616      	mov	r6, r2
 8016ac0:	e6bb      	b.n	801683a <_vfiprintf_r+0x59a>
 8016ac2:	4616      	mov	r6, r2
 8016ac4:	e6d3      	b.n	801686e <_vfiprintf_r+0x5ce>
 8016ac6:	aa0c      	add	r2, sp, #48	; 0x30
 8016ac8:	4639      	mov	r1, r7
 8016aca:	4648      	mov	r0, r9
 8016acc:	f7ff fbb5 	bl	801623a <__sprint_r>
 8016ad0:	b9f8      	cbnz	r0, 8016b12 <_vfiprintf_r+0x872>
 8016ad2:	ab0f      	add	r3, sp, #60	; 0x3c
 8016ad4:	e6da      	b.n	801688c <_vfiprintf_r+0x5ec>
 8016ad6:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8016ada:	1a54      	subs	r4, r2, r1
 8016adc:	2c00      	cmp	r4, #0
 8016ade:	f77f aed9 	ble.w	8016894 <_vfiprintf_r+0x5f4>
 8016ae2:	4d39      	ldr	r5, [pc, #228]	; (8016bc8 <_vfiprintf_r+0x928>)
 8016ae4:	2610      	movs	r6, #16
 8016ae6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8016aea:	2c10      	cmp	r4, #16
 8016aec:	f102 0201 	add.w	r2, r2, #1
 8016af0:	601d      	str	r5, [r3, #0]
 8016af2:	dc1d      	bgt.n	8016b30 <_vfiprintf_r+0x890>
 8016af4:	605c      	str	r4, [r3, #4]
 8016af6:	2a07      	cmp	r2, #7
 8016af8:	440c      	add	r4, r1
 8016afa:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 8016afe:	f77f aec9 	ble.w	8016894 <_vfiprintf_r+0x5f4>
 8016b02:	aa0c      	add	r2, sp, #48	; 0x30
 8016b04:	4639      	mov	r1, r7
 8016b06:	4648      	mov	r0, r9
 8016b08:	f7ff fb97 	bl	801623a <__sprint_r>
 8016b0c:	2800      	cmp	r0, #0
 8016b0e:	f43f aec1 	beq.w	8016894 <_vfiprintf_r+0x5f4>
 8016b12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016b14:	07d9      	lsls	r1, r3, #31
 8016b16:	d405      	bmi.n	8016b24 <_vfiprintf_r+0x884>
 8016b18:	89bb      	ldrh	r3, [r7, #12]
 8016b1a:	059a      	lsls	r2, r3, #22
 8016b1c:	d402      	bmi.n	8016b24 <_vfiprintf_r+0x884>
 8016b1e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8016b20:	f7fd fbfd 	bl	801431e <__retarget_lock_release_recursive>
 8016b24:	89bb      	ldrh	r3, [r7, #12]
 8016b26:	065b      	lsls	r3, r3, #25
 8016b28:	f57f abed 	bpl.w	8016306 <_vfiprintf_r+0x66>
 8016b2c:	f7ff bbe8 	b.w	8016300 <_vfiprintf_r+0x60>
 8016b30:	3110      	adds	r1, #16
 8016b32:	2a07      	cmp	r2, #7
 8016b34:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 8016b38:	605e      	str	r6, [r3, #4]
 8016b3a:	dc02      	bgt.n	8016b42 <_vfiprintf_r+0x8a2>
 8016b3c:	3308      	adds	r3, #8
 8016b3e:	3c10      	subs	r4, #16
 8016b40:	e7d1      	b.n	8016ae6 <_vfiprintf_r+0x846>
 8016b42:	aa0c      	add	r2, sp, #48	; 0x30
 8016b44:	4639      	mov	r1, r7
 8016b46:	4648      	mov	r0, r9
 8016b48:	f7ff fb77 	bl	801623a <__sprint_r>
 8016b4c:	2800      	cmp	r0, #0
 8016b4e:	d1e0      	bne.n	8016b12 <_vfiprintf_r+0x872>
 8016b50:	ab0f      	add	r3, sp, #60	; 0x3c
 8016b52:	e7f4      	b.n	8016b3e <_vfiprintf_r+0x89e>
 8016b54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016b56:	b913      	cbnz	r3, 8016b5e <_vfiprintf_r+0x8be>
 8016b58:	2300      	movs	r3, #0
 8016b5a:	930d      	str	r3, [sp, #52]	; 0x34
 8016b5c:	e7d9      	b.n	8016b12 <_vfiprintf_r+0x872>
 8016b5e:	aa0c      	add	r2, sp, #48	; 0x30
 8016b60:	4639      	mov	r1, r7
 8016b62:	4648      	mov	r0, r9
 8016b64:	f7ff fb69 	bl	801623a <__sprint_r>
 8016b68:	2800      	cmp	r0, #0
 8016b6a:	d0f5      	beq.n	8016b58 <_vfiprintf_r+0x8b8>
 8016b6c:	e7d1      	b.n	8016b12 <_vfiprintf_r+0x872>
 8016b6e:	ea54 0205 	orrs.w	r2, r4, r5
 8016b72:	f8cd a010 	str.w	sl, [sp, #16]
 8016b76:	f43f ada3 	beq.w	80166c0 <_vfiprintf_r+0x420>
 8016b7a:	2b01      	cmp	r3, #1
 8016b7c:	f43f aeda 	beq.w	8016934 <_vfiprintf_r+0x694>
 8016b80:	2b02      	cmp	r3, #2
 8016b82:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8016b86:	f43f af26 	beq.w	80169d6 <_vfiprintf_r+0x736>
 8016b8a:	f004 0307 	and.w	r3, r4, #7
 8016b8e:	08e4      	lsrs	r4, r4, #3
 8016b90:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8016b94:	08ed      	lsrs	r5, r5, #3
 8016b96:	3330      	adds	r3, #48	; 0x30
 8016b98:	ea54 0105 	orrs.w	r1, r4, r5
 8016b9c:	4642      	mov	r2, r8
 8016b9e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8016ba2:	d1f2      	bne.n	8016b8a <_vfiprintf_r+0x8ea>
 8016ba4:	9904      	ldr	r1, [sp, #16]
 8016ba6:	07c8      	lsls	r0, r1, #31
 8016ba8:	d506      	bpl.n	8016bb8 <_vfiprintf_r+0x918>
 8016baa:	2b30      	cmp	r3, #48	; 0x30
 8016bac:	d004      	beq.n	8016bb8 <_vfiprintf_r+0x918>
 8016bae:	2330      	movs	r3, #48	; 0x30
 8016bb0:	f808 3c01 	strb.w	r3, [r8, #-1]
 8016bb4:	f1a2 0802 	sub.w	r8, r2, #2
 8016bb8:	ab38      	add	r3, sp, #224	; 0xe0
 8016bba:	eba3 0308 	sub.w	r3, r3, r8
 8016bbe:	9d00      	ldr	r5, [sp, #0]
 8016bc0:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016bc4:	9300      	str	r3, [sp, #0]
 8016bc6:	e5b8      	b.n	801673a <_vfiprintf_r+0x49a>
 8016bc8:	08021bec 	.word	0x08021bec

08016bcc <__sbprintf>:
 8016bcc:	b570      	push	{r4, r5, r6, lr}
 8016bce:	460c      	mov	r4, r1
 8016bd0:	8989      	ldrh	r1, [r1, #12]
 8016bd2:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8016bd6:	f021 0102 	bic.w	r1, r1, #2
 8016bda:	f8ad 1014 	strh.w	r1, [sp, #20]
 8016bde:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8016be0:	911b      	str	r1, [sp, #108]	; 0x6c
 8016be2:	89e1      	ldrh	r1, [r4, #14]
 8016be4:	f8ad 1016 	strh.w	r1, [sp, #22]
 8016be8:	69e1      	ldr	r1, [r4, #28]
 8016bea:	9109      	str	r1, [sp, #36]	; 0x24
 8016bec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016bee:	910b      	str	r1, [sp, #44]	; 0x2c
 8016bf0:	a91c      	add	r1, sp, #112	; 0x70
 8016bf2:	9102      	str	r1, [sp, #8]
 8016bf4:	9106      	str	r1, [sp, #24]
 8016bf6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016bfa:	4606      	mov	r6, r0
 8016bfc:	9104      	str	r1, [sp, #16]
 8016bfe:	9107      	str	r1, [sp, #28]
 8016c00:	a818      	add	r0, sp, #96	; 0x60
 8016c02:	2100      	movs	r1, #0
 8016c04:	e9cd 3200 	strd	r3, r2, [sp]
 8016c08:	9108      	str	r1, [sp, #32]
 8016c0a:	f7fd fb85 	bl	8014318 <__retarget_lock_init_recursive>
 8016c0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016c12:	a902      	add	r1, sp, #8
 8016c14:	4630      	mov	r0, r6
 8016c16:	f7ff fb43 	bl	80162a0 <_vfiprintf_r>
 8016c1a:	1e05      	subs	r5, r0, #0
 8016c1c:	db07      	blt.n	8016c2e <__sbprintf+0x62>
 8016c1e:	a902      	add	r1, sp, #8
 8016c20:	4630      	mov	r0, r6
 8016c22:	f002 fa7d 	bl	8019120 <_fflush_r>
 8016c26:	2800      	cmp	r0, #0
 8016c28:	bf18      	it	ne
 8016c2a:	f04f 35ff 	movne.w	r5, #4294967295
 8016c2e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8016c32:	9818      	ldr	r0, [sp, #96]	; 0x60
 8016c34:	065b      	lsls	r3, r3, #25
 8016c36:	bf42      	ittt	mi
 8016c38:	89a3      	ldrhmi	r3, [r4, #12]
 8016c3a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8016c3e:	81a3      	strhmi	r3, [r4, #12]
 8016c40:	f7fd fb6b 	bl	801431a <__retarget_lock_close_recursive>
 8016c44:	4628      	mov	r0, r5
 8016c46:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8016c4a:	bd70      	pop	{r4, r5, r6, pc}
 8016c4c:	0000      	movs	r0, r0
	...

08016c50 <_vfprintf_r>:
 8016c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c54:	ed2d 8b04 	vpush	{d8-d9}
 8016c58:	b0cf      	sub	sp, #316	; 0x13c
 8016c5a:	4689      	mov	r9, r1
 8016c5c:	4690      	mov	r8, r2
 8016c5e:	461c      	mov	r4, r3
 8016c60:	461e      	mov	r6, r3
 8016c62:	4682      	mov	sl, r0
 8016c64:	f002 fcaa 	bl	80195bc <_localeconv_r>
 8016c68:	6803      	ldr	r3, [r0, #0]
 8016c6a:	9313      	str	r3, [sp, #76]	; 0x4c
 8016c6c:	4618      	mov	r0, r3
 8016c6e:	f7e9 faff 	bl	8000270 <strlen>
 8016c72:	900e      	str	r0, [sp, #56]	; 0x38
 8016c74:	f1ba 0f00 	cmp.w	sl, #0
 8016c78:	d005      	beq.n	8016c86 <_vfprintf_r+0x36>
 8016c7a:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 8016c7e:	b913      	cbnz	r3, 8016c86 <_vfprintf_r+0x36>
 8016c80:	4650      	mov	r0, sl
 8016c82:	f002 fab9 	bl	80191f8 <__sinit>
 8016c86:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8016c8a:	07d8      	lsls	r0, r3, #31
 8016c8c:	d407      	bmi.n	8016c9e <_vfprintf_r+0x4e>
 8016c8e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8016c92:	0599      	lsls	r1, r3, #22
 8016c94:	d403      	bmi.n	8016c9e <_vfprintf_r+0x4e>
 8016c96:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8016c9a:	f7fd fb3f 	bl	801431c <__retarget_lock_acquire_recursive>
 8016c9e:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 8016ca2:	049a      	lsls	r2, r3, #18
 8016ca4:	d409      	bmi.n	8016cba <_vfprintf_r+0x6a>
 8016ca6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016caa:	f8a9 300c 	strh.w	r3, [r9, #12]
 8016cae:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8016cb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8016cb6:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 8016cba:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8016cbe:	071b      	lsls	r3, r3, #28
 8016cc0:	d502      	bpl.n	8016cc8 <_vfprintf_r+0x78>
 8016cc2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016cc6:	b9d3      	cbnz	r3, 8016cfe <_vfprintf_r+0xae>
 8016cc8:	4649      	mov	r1, r9
 8016cca:	4650      	mov	r0, sl
 8016ccc:	f001 fac8 	bl	8018260 <__swsetup_r>
 8016cd0:	b1a8      	cbz	r0, 8016cfe <_vfprintf_r+0xae>
 8016cd2:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8016cd6:	07df      	lsls	r7, r3, #31
 8016cd8:	d508      	bpl.n	8016cec <_vfprintf_r+0x9c>
 8016cda:	f04f 33ff 	mov.w	r3, #4294967295
 8016cde:	930f      	str	r3, [sp, #60]	; 0x3c
 8016ce0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8016ce2:	b04f      	add	sp, #316	; 0x13c
 8016ce4:	ecbd 8b04 	vpop	{d8-d9}
 8016ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8016cf0:	059e      	lsls	r6, r3, #22
 8016cf2:	d4f2      	bmi.n	8016cda <_vfprintf_r+0x8a>
 8016cf4:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8016cf8:	f7fd fb11 	bl	801431e <__retarget_lock_release_recursive>
 8016cfc:	e7ed      	b.n	8016cda <_vfprintf_r+0x8a>
 8016cfe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8016d02:	f003 021a 	and.w	r2, r3, #26
 8016d06:	2a0a      	cmp	r2, #10
 8016d08:	d118      	bne.n	8016d3c <_vfprintf_r+0xec>
 8016d0a:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8016d0e:	2a00      	cmp	r2, #0
 8016d10:	db14      	blt.n	8016d3c <_vfprintf_r+0xec>
 8016d12:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 8016d16:	07d5      	lsls	r5, r2, #31
 8016d18:	d405      	bmi.n	8016d26 <_vfprintf_r+0xd6>
 8016d1a:	0598      	lsls	r0, r3, #22
 8016d1c:	d403      	bmi.n	8016d26 <_vfprintf_r+0xd6>
 8016d1e:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8016d22:	f7fd fafc 	bl	801431e <__retarget_lock_release_recursive>
 8016d26:	4623      	mov	r3, r4
 8016d28:	4642      	mov	r2, r8
 8016d2a:	4649      	mov	r1, r9
 8016d2c:	4650      	mov	r0, sl
 8016d2e:	b04f      	add	sp, #316	; 0x13c
 8016d30:	ecbd 8b04 	vpop	{d8-d9}
 8016d34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d38:	f001 b9c4 	b.w	80180c4 <__sbprintf>
 8016d3c:	ed9f 7b92 	vldr	d7, [pc, #584]	; 8016f88 <_vfprintf_r+0x338>
 8016d40:	2500      	movs	r5, #0
 8016d42:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 8016d46:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8016d4a:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8016d4e:	ac25      	add	r4, sp, #148	; 0x94
 8016d50:	9422      	str	r4, [sp, #136]	; 0x88
 8016d52:	9505      	str	r5, [sp, #20]
 8016d54:	950a      	str	r5, [sp, #40]	; 0x28
 8016d56:	9512      	str	r5, [sp, #72]	; 0x48
 8016d58:	9514      	str	r5, [sp, #80]	; 0x50
 8016d5a:	950f      	str	r5, [sp, #60]	; 0x3c
 8016d5c:	4643      	mov	r3, r8
 8016d5e:	461d      	mov	r5, r3
 8016d60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016d64:	b10a      	cbz	r2, 8016d6a <_vfprintf_r+0x11a>
 8016d66:	2a25      	cmp	r2, #37	; 0x25
 8016d68:	d1f9      	bne.n	8016d5e <_vfprintf_r+0x10e>
 8016d6a:	ebb5 0708 	subs.w	r7, r5, r8
 8016d6e:	d00d      	beq.n	8016d8c <_vfprintf_r+0x13c>
 8016d70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016d72:	443b      	add	r3, r7
 8016d74:	9324      	str	r3, [sp, #144]	; 0x90
 8016d76:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8016d78:	3301      	adds	r3, #1
 8016d7a:	2b07      	cmp	r3, #7
 8016d7c:	e9c4 8700 	strd	r8, r7, [r4]
 8016d80:	9323      	str	r3, [sp, #140]	; 0x8c
 8016d82:	dc79      	bgt.n	8016e78 <_vfprintf_r+0x228>
 8016d84:	3408      	adds	r4, #8
 8016d86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016d88:	443b      	add	r3, r7
 8016d8a:	930f      	str	r3, [sp, #60]	; 0x3c
 8016d8c:	782b      	ldrb	r3, [r5, #0]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	f001 8154 	beq.w	801803c <_vfprintf_r+0x13ec>
 8016d94:	2300      	movs	r3, #0
 8016d96:	f04f 32ff 	mov.w	r2, #4294967295
 8016d9a:	3501      	adds	r5, #1
 8016d9c:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8016da0:	9204      	str	r2, [sp, #16]
 8016da2:	9310      	str	r3, [sp, #64]	; 0x40
 8016da4:	469b      	mov	fp, r3
 8016da6:	270a      	movs	r7, #10
 8016da8:	212b      	movs	r1, #43	; 0x2b
 8016daa:	462b      	mov	r3, r5
 8016dac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016db0:	9206      	str	r2, [sp, #24]
 8016db2:	930b      	str	r3, [sp, #44]	; 0x2c
 8016db4:	9b06      	ldr	r3, [sp, #24]
 8016db6:	3b20      	subs	r3, #32
 8016db8:	2b5a      	cmp	r3, #90	; 0x5a
 8016dba:	f200 85c8 	bhi.w	801794e <_vfprintf_r+0xcfe>
 8016dbe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8016dc2:	007e      	.short	0x007e
 8016dc4:	05c605c6 	.word	0x05c605c6
 8016dc8:	05c60086 	.word	0x05c60086
 8016dcc:	05c605c6 	.word	0x05c605c6
 8016dd0:	05c60065 	.word	0x05c60065
 8016dd4:	008905c6 	.word	0x008905c6
 8016dd8:	05c60093 	.word	0x05c60093
 8016ddc:	00960090 	.word	0x00960090
 8016de0:	00b205c6 	.word	0x00b205c6
 8016de4:	00b500b5 	.word	0x00b500b5
 8016de8:	00b500b5 	.word	0x00b500b5
 8016dec:	00b500b5 	.word	0x00b500b5
 8016df0:	00b500b5 	.word	0x00b500b5
 8016df4:	05c600b5 	.word	0x05c600b5
 8016df8:	05c605c6 	.word	0x05c605c6
 8016dfc:	05c605c6 	.word	0x05c605c6
 8016e00:	05c605c6 	.word	0x05c605c6
 8016e04:	05c6012a 	.word	0x05c6012a
 8016e08:	00fa00e7 	.word	0x00fa00e7
 8016e0c:	012a012a 	.word	0x012a012a
 8016e10:	05c6012a 	.word	0x05c6012a
 8016e14:	05c605c6 	.word	0x05c605c6
 8016e18:	00c505c6 	.word	0x00c505c6
 8016e1c:	05c605c6 	.word	0x05c605c6
 8016e20:	05c604a0 	.word	0x05c604a0
 8016e24:	05c605c6 	.word	0x05c605c6
 8016e28:	05c604ea 	.word	0x05c604ea
 8016e2c:	05c6050b 	.word	0x05c6050b
 8016e30:	052d05c6 	.word	0x052d05c6
 8016e34:	05c605c6 	.word	0x05c605c6
 8016e38:	05c605c6 	.word	0x05c605c6
 8016e3c:	05c605c6 	.word	0x05c605c6
 8016e40:	05c605c6 	.word	0x05c605c6
 8016e44:	05c6012a 	.word	0x05c6012a
 8016e48:	00fc00e7 	.word	0x00fc00e7
 8016e4c:	012a012a 	.word	0x012a012a
 8016e50:	00c8012a 	.word	0x00c8012a
 8016e54:	00dc00fc 	.word	0x00dc00fc
 8016e58:	00d505c6 	.word	0x00d505c6
 8016e5c:	047b05c6 	.word	0x047b05c6
 8016e60:	04d804a2 	.word	0x04d804a2
 8016e64:	05c600dc 	.word	0x05c600dc
 8016e68:	007c04ea 	.word	0x007c04ea
 8016e6c:	05c6050d 	.word	0x05c6050d
 8016e70:	054c05c6 	.word	0x054c05c6
 8016e74:	007c05c6 	.word	0x007c05c6
 8016e78:	aa22      	add	r2, sp, #136	; 0x88
 8016e7a:	4649      	mov	r1, r9
 8016e7c:	4650      	mov	r0, sl
 8016e7e:	f7ff f9dc 	bl	801623a <__sprint_r>
 8016e82:	2800      	cmp	r0, #0
 8016e84:	f040 8135 	bne.w	80170f2 <_vfprintf_r+0x4a2>
 8016e88:	ac25      	add	r4, sp, #148	; 0x94
 8016e8a:	e77c      	b.n	8016d86 <_vfprintf_r+0x136>
 8016e8c:	4650      	mov	r0, sl
 8016e8e:	f002 fb95 	bl	80195bc <_localeconv_r>
 8016e92:	6843      	ldr	r3, [r0, #4]
 8016e94:	9314      	str	r3, [sp, #80]	; 0x50
 8016e96:	4618      	mov	r0, r3
 8016e98:	f7e9 f9ea 	bl	8000270 <strlen>
 8016e9c:	9012      	str	r0, [sp, #72]	; 0x48
 8016e9e:	4650      	mov	r0, sl
 8016ea0:	f002 fb8c 	bl	80195bc <_localeconv_r>
 8016ea4:	6883      	ldr	r3, [r0, #8]
 8016ea6:	930a      	str	r3, [sp, #40]	; 0x28
 8016ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016eaa:	212b      	movs	r1, #43	; 0x2b
 8016eac:	b12b      	cbz	r3, 8016eba <_vfprintf_r+0x26a>
 8016eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016eb0:	b11b      	cbz	r3, 8016eba <_vfprintf_r+0x26a>
 8016eb2:	781b      	ldrb	r3, [r3, #0]
 8016eb4:	b10b      	cbz	r3, 8016eba <_vfprintf_r+0x26a>
 8016eb6:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8016eba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8016ebc:	e775      	b.n	8016daa <_vfprintf_r+0x15a>
 8016ebe:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d1f9      	bne.n	8016eba <_vfprintf_r+0x26a>
 8016ec6:	2320      	movs	r3, #32
 8016ec8:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8016ecc:	e7f5      	b.n	8016eba <_vfprintf_r+0x26a>
 8016ece:	f04b 0b01 	orr.w	fp, fp, #1
 8016ed2:	e7f2      	b.n	8016eba <_vfprintf_r+0x26a>
 8016ed4:	f856 3b04 	ldr.w	r3, [r6], #4
 8016ed8:	9310      	str	r3, [sp, #64]	; 0x40
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	daed      	bge.n	8016eba <_vfprintf_r+0x26a>
 8016ede:	425b      	negs	r3, r3
 8016ee0:	9310      	str	r3, [sp, #64]	; 0x40
 8016ee2:	f04b 0b04 	orr.w	fp, fp, #4
 8016ee6:	e7e8      	b.n	8016eba <_vfprintf_r+0x26a>
 8016ee8:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8016eec:	e7e5      	b.n	8016eba <_vfprintf_r+0x26a>
 8016eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016ef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016ef4:	9206      	str	r2, [sp, #24]
 8016ef6:	2a2a      	cmp	r2, #42	; 0x2a
 8016ef8:	d112      	bne.n	8016f20 <_vfprintf_r+0x2d0>
 8016efa:	f856 0b04 	ldr.w	r0, [r6], #4
 8016efe:	930b      	str	r3, [sp, #44]	; 0x2c
 8016f00:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8016f04:	9204      	str	r2, [sp, #16]
 8016f06:	e7d8      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f08:	9804      	ldr	r0, [sp, #16]
 8016f0a:	fb07 2200 	mla	r2, r7, r0, r2
 8016f0e:	9204      	str	r2, [sp, #16]
 8016f10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016f14:	9206      	str	r2, [sp, #24]
 8016f16:	9a06      	ldr	r2, [sp, #24]
 8016f18:	3a30      	subs	r2, #48	; 0x30
 8016f1a:	2a09      	cmp	r2, #9
 8016f1c:	d9f4      	bls.n	8016f08 <_vfprintf_r+0x2b8>
 8016f1e:	e748      	b.n	8016db2 <_vfprintf_r+0x162>
 8016f20:	2200      	movs	r2, #0
 8016f22:	9204      	str	r2, [sp, #16]
 8016f24:	e7f7      	b.n	8016f16 <_vfprintf_r+0x2c6>
 8016f26:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8016f2a:	e7c6      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f2c:	2200      	movs	r2, #0
 8016f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f30:	9210      	str	r2, [sp, #64]	; 0x40
 8016f32:	9a06      	ldr	r2, [sp, #24]
 8016f34:	9810      	ldr	r0, [sp, #64]	; 0x40
 8016f36:	3a30      	subs	r2, #48	; 0x30
 8016f38:	fb07 2200 	mla	r2, r7, r0, r2
 8016f3c:	9210      	str	r2, [sp, #64]	; 0x40
 8016f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016f42:	9206      	str	r2, [sp, #24]
 8016f44:	3a30      	subs	r2, #48	; 0x30
 8016f46:	2a09      	cmp	r2, #9
 8016f48:	d9f3      	bls.n	8016f32 <_vfprintf_r+0x2e2>
 8016f4a:	e732      	b.n	8016db2 <_vfprintf_r+0x162>
 8016f4c:	f04b 0b08 	orr.w	fp, fp, #8
 8016f50:	e7b3      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f54:	781b      	ldrb	r3, [r3, #0]
 8016f56:	2b68      	cmp	r3, #104	; 0x68
 8016f58:	bf01      	itttt	eq
 8016f5a:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8016f5c:	3301      	addeq	r3, #1
 8016f5e:	930b      	streq	r3, [sp, #44]	; 0x2c
 8016f60:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8016f64:	bf18      	it	ne
 8016f66:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8016f6a:	e7a6      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f6e:	781b      	ldrb	r3, [r3, #0]
 8016f70:	2b6c      	cmp	r3, #108	; 0x6c
 8016f72:	d105      	bne.n	8016f80 <_vfprintf_r+0x330>
 8016f74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f76:	3301      	adds	r3, #1
 8016f78:	930b      	str	r3, [sp, #44]	; 0x2c
 8016f7a:	f04b 0b20 	orr.w	fp, fp, #32
 8016f7e:	e79c      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f80:	f04b 0b10 	orr.w	fp, fp, #16
 8016f84:	e799      	b.n	8016eba <_vfprintf_r+0x26a>
 8016f86:	bf00      	nop
	...
 8016f90:	4632      	mov	r2, r6
 8016f92:	2000      	movs	r0, #0
 8016f94:	f852 3b04 	ldr.w	r3, [r2], #4
 8016f98:	9207      	str	r2, [sp, #28]
 8016f9a:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8016f9e:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8016fa2:	2301      	movs	r3, #1
 8016fa4:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8016fa8:	9003      	str	r0, [sp, #12]
 8016faa:	9304      	str	r3, [sp, #16]
 8016fac:	4606      	mov	r6, r0
 8016fae:	4605      	mov	r5, r0
 8016fb0:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8016fb4:	e1c6      	b.n	8017344 <_vfprintf_r+0x6f4>
 8016fb6:	f04b 0b10 	orr.w	fp, fp, #16
 8016fba:	f01b 0f20 	tst.w	fp, #32
 8016fbe:	d012      	beq.n	8016fe6 <_vfprintf_r+0x396>
 8016fc0:	3607      	adds	r6, #7
 8016fc2:	f026 0307 	bic.w	r3, r6, #7
 8016fc6:	461a      	mov	r2, r3
 8016fc8:	685d      	ldr	r5, [r3, #4]
 8016fca:	f852 6b08 	ldr.w	r6, [r2], #8
 8016fce:	9207      	str	r2, [sp, #28]
 8016fd0:	2d00      	cmp	r5, #0
 8016fd2:	da06      	bge.n	8016fe2 <_vfprintf_r+0x392>
 8016fd4:	4276      	negs	r6, r6
 8016fd6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8016fda:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8016fde:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8016fe2:	2301      	movs	r3, #1
 8016fe4:	e3a0      	b.n	8017728 <_vfprintf_r+0xad8>
 8016fe6:	4633      	mov	r3, r6
 8016fe8:	f01b 0f10 	tst.w	fp, #16
 8016fec:	f853 5b04 	ldr.w	r5, [r3], #4
 8016ff0:	9307      	str	r3, [sp, #28]
 8016ff2:	d002      	beq.n	8016ffa <_vfprintf_r+0x3aa>
 8016ff4:	462e      	mov	r6, r5
 8016ff6:	17ed      	asrs	r5, r5, #31
 8016ff8:	e7ea      	b.n	8016fd0 <_vfprintf_r+0x380>
 8016ffa:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8016ffe:	d003      	beq.n	8017008 <_vfprintf_r+0x3b8>
 8017000:	b22e      	sxth	r6, r5
 8017002:	f345 35c0 	sbfx	r5, r5, #15, #1
 8017006:	e7e3      	b.n	8016fd0 <_vfprintf_r+0x380>
 8017008:	f41b 7f00 	tst.w	fp, #512	; 0x200
 801700c:	d0f2      	beq.n	8016ff4 <_vfprintf_r+0x3a4>
 801700e:	b26e      	sxtb	r6, r5
 8017010:	f345 15c0 	sbfx	r5, r5, #7, #1
 8017014:	e7dc      	b.n	8016fd0 <_vfprintf_r+0x380>
 8017016:	3607      	adds	r6, #7
 8017018:	f026 0307 	bic.w	r3, r6, #7
 801701c:	ecb3 7b02 	vldmia	r3!, {d7}
 8017020:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8017024:	9307      	str	r3, [sp, #28]
 8017026:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017028:	ee09 3a10 	vmov	s18, r3
 801702c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801702e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017032:	ee09 3a90 	vmov	s19, r3
 8017036:	f04f 32ff 	mov.w	r2, #4294967295
 801703a:	4b3f      	ldr	r3, [pc, #252]	; (8017138 <_vfprintf_r+0x4e8>)
 801703c:	ec51 0b19 	vmov	r0, r1, d9
 8017040:	f7e9 fd74 	bl	8000b2c <__aeabi_dcmpun>
 8017044:	bb10      	cbnz	r0, 801708c <_vfprintf_r+0x43c>
 8017046:	4b3c      	ldr	r3, [pc, #240]	; (8017138 <_vfprintf_r+0x4e8>)
 8017048:	ec51 0b19 	vmov	r0, r1, d9
 801704c:	f04f 32ff 	mov.w	r2, #4294967295
 8017050:	f7e9 fd4e 	bl	8000af0 <__aeabi_dcmple>
 8017054:	b9d0      	cbnz	r0, 801708c <_vfprintf_r+0x43c>
 8017056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801705a:	2200      	movs	r2, #0
 801705c:	2300      	movs	r3, #0
 801705e:	f7e9 fd3d 	bl	8000adc <__aeabi_dcmplt>
 8017062:	b110      	cbz	r0, 801706a <_vfprintf_r+0x41a>
 8017064:	232d      	movs	r3, #45	; 0x2d
 8017066:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801706a:	4a34      	ldr	r2, [pc, #208]	; (801713c <_vfprintf_r+0x4ec>)
 801706c:	4834      	ldr	r0, [pc, #208]	; (8017140 <_vfprintf_r+0x4f0>)
 801706e:	9b06      	ldr	r3, [sp, #24]
 8017070:	2100      	movs	r1, #0
 8017072:	2b47      	cmp	r3, #71	; 0x47
 8017074:	bfd4      	ite	le
 8017076:	4690      	movle	r8, r2
 8017078:	4680      	movgt	r8, r0
 801707a:	2303      	movs	r3, #3
 801707c:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8017080:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8017084:	2600      	movs	r6, #0
 8017086:	4633      	mov	r3, r6
 8017088:	f001 b812 	b.w	80180b0 <_vfprintf_r+0x1460>
 801708c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017090:	4610      	mov	r0, r2
 8017092:	4619      	mov	r1, r3
 8017094:	f7e9 fd4a 	bl	8000b2c <__aeabi_dcmpun>
 8017098:	b140      	cbz	r0, 80170ac <_vfprintf_r+0x45c>
 801709a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801709c:	4a29      	ldr	r2, [pc, #164]	; (8017144 <_vfprintf_r+0x4f4>)
 801709e:	482a      	ldr	r0, [pc, #168]	; (8017148 <_vfprintf_r+0x4f8>)
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	bfbc      	itt	lt
 80170a4:	232d      	movlt	r3, #45	; 0x2d
 80170a6:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 80170aa:	e7e0      	b.n	801706e <_vfprintf_r+0x41e>
 80170ac:	9b06      	ldr	r3, [sp, #24]
 80170ae:	f023 0320 	bic.w	r3, r3, #32
 80170b2:	2b41      	cmp	r3, #65	; 0x41
 80170b4:	9308      	str	r3, [sp, #32]
 80170b6:	d12e      	bne.n	8017116 <_vfprintf_r+0x4c6>
 80170b8:	2330      	movs	r3, #48	; 0x30
 80170ba:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80170be:	9b06      	ldr	r3, [sp, #24]
 80170c0:	2b61      	cmp	r3, #97	; 0x61
 80170c2:	bf0c      	ite	eq
 80170c4:	2378      	moveq	r3, #120	; 0x78
 80170c6:	2358      	movne	r3, #88	; 0x58
 80170c8:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80170cc:	9b04      	ldr	r3, [sp, #16]
 80170ce:	2b63      	cmp	r3, #99	; 0x63
 80170d0:	f04b 0b02 	orr.w	fp, fp, #2
 80170d4:	dd3a      	ble.n	801714c <_vfprintf_r+0x4fc>
 80170d6:	1c59      	adds	r1, r3, #1
 80170d8:	4650      	mov	r0, sl
 80170da:	f7fd f921 	bl	8014320 <_malloc_r>
 80170de:	4680      	mov	r8, r0
 80170e0:	2800      	cmp	r0, #0
 80170e2:	f040 8207 	bne.w	80174f4 <_vfprintf_r+0x8a4>
 80170e6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80170ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80170ee:	f8a9 300c 	strh.w	r3, [r9, #12]
 80170f2:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80170f6:	07d9      	lsls	r1, r3, #31
 80170f8:	d407      	bmi.n	801710a <_vfprintf_r+0x4ba>
 80170fa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80170fe:	059a      	lsls	r2, r3, #22
 8017100:	d403      	bmi.n	801710a <_vfprintf_r+0x4ba>
 8017102:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8017106:	f7fd f90a 	bl	801431e <__retarget_lock_release_recursive>
 801710a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801710e:	065b      	lsls	r3, r3, #25
 8017110:	f57f ade6 	bpl.w	8016ce0 <_vfprintf_r+0x90>
 8017114:	e5e1      	b.n	8016cda <_vfprintf_r+0x8a>
 8017116:	9b04      	ldr	r3, [sp, #16]
 8017118:	3301      	adds	r3, #1
 801711a:	f000 81ed 	beq.w	80174f8 <_vfprintf_r+0x8a8>
 801711e:	9b08      	ldr	r3, [sp, #32]
 8017120:	2b47      	cmp	r3, #71	; 0x47
 8017122:	f040 81ec 	bne.w	80174fe <_vfprintf_r+0x8ae>
 8017126:	9b04      	ldr	r3, [sp, #16]
 8017128:	2b00      	cmp	r3, #0
 801712a:	f040 81e8 	bne.w	80174fe <_vfprintf_r+0x8ae>
 801712e:	9303      	str	r3, [sp, #12]
 8017130:	2301      	movs	r3, #1
 8017132:	9304      	str	r3, [sp, #16]
 8017134:	e00d      	b.n	8017152 <_vfprintf_r+0x502>
 8017136:	bf00      	nop
 8017138:	7fefffff 	.word	0x7fefffff
 801713c:	08021b98 	.word	0x08021b98
 8017140:	08021b9c 	.word	0x08021b9c
 8017144:	08021ba0 	.word	0x08021ba0
 8017148:	08021ba4 	.word	0x08021ba4
 801714c:	9003      	str	r0, [sp, #12]
 801714e:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8017152:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8017156:	9311      	str	r3, [sp, #68]	; 0x44
 8017158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801715a:	2b00      	cmp	r3, #0
 801715c:	f280 81d1 	bge.w	8017502 <_vfprintf_r+0x8b2>
 8017160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017162:	ee08 3a10 	vmov	s16, r3
 8017166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017168:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801716c:	ee08 3a90 	vmov	s17, r3
 8017170:	232d      	movs	r3, #45	; 0x2d
 8017172:	9318      	str	r3, [sp, #96]	; 0x60
 8017174:	9b08      	ldr	r3, [sp, #32]
 8017176:	2b41      	cmp	r3, #65	; 0x41
 8017178:	f040 81e1 	bne.w	801753e <_vfprintf_r+0x8ee>
 801717c:	eeb0 0a48 	vmov.f32	s0, s16
 8017180:	eef0 0a68 	vmov.f32	s1, s17
 8017184:	a81c      	add	r0, sp, #112	; 0x70
 8017186:	f002 fdd9 	bl	8019d3c <frexp>
 801718a:	2200      	movs	r2, #0
 801718c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8017190:	ec51 0b10 	vmov	r0, r1, d0
 8017194:	f7e9 fa30 	bl	80005f8 <__aeabi_dmul>
 8017198:	2200      	movs	r2, #0
 801719a:	2300      	movs	r3, #0
 801719c:	4606      	mov	r6, r0
 801719e:	460f      	mov	r7, r1
 80171a0:	f7e9 fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 80171a4:	b108      	cbz	r0, 80171aa <_vfprintf_r+0x55a>
 80171a6:	2301      	movs	r3, #1
 80171a8:	931c      	str	r3, [sp, #112]	; 0x70
 80171aa:	4ba7      	ldr	r3, [pc, #668]	; (8017448 <_vfprintf_r+0x7f8>)
 80171ac:	4aa7      	ldr	r2, [pc, #668]	; (801744c <_vfprintf_r+0x7fc>)
 80171ae:	9906      	ldr	r1, [sp, #24]
 80171b0:	2961      	cmp	r1, #97	; 0x61
 80171b2:	bf18      	it	ne
 80171b4:	461a      	movne	r2, r3
 80171b6:	9b04      	ldr	r3, [sp, #16]
 80171b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80171ba:	3b01      	subs	r3, #1
 80171bc:	9305      	str	r3, [sp, #20]
 80171be:	4645      	mov	r5, r8
 80171c0:	4ba3      	ldr	r3, [pc, #652]	; (8017450 <_vfprintf_r+0x800>)
 80171c2:	2200      	movs	r2, #0
 80171c4:	4630      	mov	r0, r6
 80171c6:	4639      	mov	r1, r7
 80171c8:	f7e9 fa16 	bl	80005f8 <__aeabi_dmul>
 80171cc:	460f      	mov	r7, r1
 80171ce:	4606      	mov	r6, r0
 80171d0:	f7e9 fcc2 	bl	8000b58 <__aeabi_d2iz>
 80171d4:	9019      	str	r0, [sp, #100]	; 0x64
 80171d6:	f7e9 f9a5 	bl	8000524 <__aeabi_i2d>
 80171da:	4602      	mov	r2, r0
 80171dc:	460b      	mov	r3, r1
 80171de:	4630      	mov	r0, r6
 80171e0:	4639      	mov	r1, r7
 80171e2:	f7e9 f851 	bl	8000288 <__aeabi_dsub>
 80171e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80171e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80171ea:	5c9b      	ldrb	r3, [r3, r2]
 80171ec:	f805 3b01 	strb.w	r3, [r5], #1
 80171f0:	9b05      	ldr	r3, [sp, #20]
 80171f2:	9309      	str	r3, [sp, #36]	; 0x24
 80171f4:	1c5a      	adds	r2, r3, #1
 80171f6:	4606      	mov	r6, r0
 80171f8:	460f      	mov	r7, r1
 80171fa:	d007      	beq.n	801720c <_vfprintf_r+0x5bc>
 80171fc:	3b01      	subs	r3, #1
 80171fe:	9305      	str	r3, [sp, #20]
 8017200:	2200      	movs	r2, #0
 8017202:	2300      	movs	r3, #0
 8017204:	f7e9 fc60 	bl	8000ac8 <__aeabi_dcmpeq>
 8017208:	2800      	cmp	r0, #0
 801720a:	d0d9      	beq.n	80171c0 <_vfprintf_r+0x570>
 801720c:	4b91      	ldr	r3, [pc, #580]	; (8017454 <_vfprintf_r+0x804>)
 801720e:	2200      	movs	r2, #0
 8017210:	4630      	mov	r0, r6
 8017212:	4639      	mov	r1, r7
 8017214:	f7e9 fc80 	bl	8000b18 <__aeabi_dcmpgt>
 8017218:	b960      	cbnz	r0, 8017234 <_vfprintf_r+0x5e4>
 801721a:	4b8e      	ldr	r3, [pc, #568]	; (8017454 <_vfprintf_r+0x804>)
 801721c:	2200      	movs	r2, #0
 801721e:	4630      	mov	r0, r6
 8017220:	4639      	mov	r1, r7
 8017222:	f7e9 fc51 	bl	8000ac8 <__aeabi_dcmpeq>
 8017226:	2800      	cmp	r0, #0
 8017228:	f000 8184 	beq.w	8017534 <_vfprintf_r+0x8e4>
 801722c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801722e:	07da      	lsls	r2, r3, #31
 8017230:	f140 8180 	bpl.w	8017534 <_vfprintf_r+0x8e4>
 8017234:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017236:	9520      	str	r5, [sp, #128]	; 0x80
 8017238:	7bd9      	ldrb	r1, [r3, #15]
 801723a:	2030      	movs	r0, #48	; 0x30
 801723c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801723e:	1e53      	subs	r3, r2, #1
 8017240:	9320      	str	r3, [sp, #128]	; 0x80
 8017242:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8017246:	428b      	cmp	r3, r1
 8017248:	f000 8163 	beq.w	8017512 <_vfprintf_r+0x8c2>
 801724c:	2b39      	cmp	r3, #57	; 0x39
 801724e:	bf0b      	itete	eq
 8017250:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8017252:	3301      	addne	r3, #1
 8017254:	7a9b      	ldrbeq	r3, [r3, #10]
 8017256:	b2db      	uxtbne	r3, r3
 8017258:	f802 3c01 	strb.w	r3, [r2, #-1]
 801725c:	eba5 0308 	sub.w	r3, r5, r8
 8017260:	9305      	str	r3, [sp, #20]
 8017262:	9b08      	ldr	r3, [sp, #32]
 8017264:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017266:	2b47      	cmp	r3, #71	; 0x47
 8017268:	f040 81b1 	bne.w	80175ce <_vfprintf_r+0x97e>
 801726c:	1ceb      	adds	r3, r5, #3
 801726e:	db03      	blt.n	8017278 <_vfprintf_r+0x628>
 8017270:	9b04      	ldr	r3, [sp, #16]
 8017272:	42ab      	cmp	r3, r5
 8017274:	f280 81d6 	bge.w	8017624 <_vfprintf_r+0x9d4>
 8017278:	9b06      	ldr	r3, [sp, #24]
 801727a:	3b02      	subs	r3, #2
 801727c:	9306      	str	r3, [sp, #24]
 801727e:	9906      	ldr	r1, [sp, #24]
 8017280:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8017284:	f021 0120 	bic.w	r1, r1, #32
 8017288:	2941      	cmp	r1, #65	; 0x41
 801728a:	bf08      	it	eq
 801728c:	320f      	addeq	r2, #15
 801728e:	f105 33ff 	add.w	r3, r5, #4294967295
 8017292:	bf06      	itte	eq
 8017294:	b2d2      	uxtbeq	r2, r2
 8017296:	2101      	moveq	r1, #1
 8017298:	2100      	movne	r1, #0
 801729a:	2b00      	cmp	r3, #0
 801729c:	931c      	str	r3, [sp, #112]	; 0x70
 801729e:	bfb8      	it	lt
 80172a0:	f1c5 0301 	rsblt	r3, r5, #1
 80172a4:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 80172a8:	bfb4      	ite	lt
 80172aa:	222d      	movlt	r2, #45	; 0x2d
 80172ac:	222b      	movge	r2, #43	; 0x2b
 80172ae:	2b09      	cmp	r3, #9
 80172b0:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 80172b4:	f340 81a4 	ble.w	8017600 <_vfprintf_r+0x9b0>
 80172b8:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 80172bc:	260a      	movs	r6, #10
 80172be:	4611      	mov	r1, r2
 80172c0:	fb93 f5f6 	sdiv	r5, r3, r6
 80172c4:	fb06 3015 	mls	r0, r6, r5, r3
 80172c8:	3030      	adds	r0, #48	; 0x30
 80172ca:	f801 0c01 	strb.w	r0, [r1, #-1]
 80172ce:	4618      	mov	r0, r3
 80172d0:	2863      	cmp	r0, #99	; 0x63
 80172d2:	f102 32ff 	add.w	r2, r2, #4294967295
 80172d6:	462b      	mov	r3, r5
 80172d8:	dcf1      	bgt.n	80172be <_vfprintf_r+0x66e>
 80172da:	3330      	adds	r3, #48	; 0x30
 80172dc:	1e88      	subs	r0, r1, #2
 80172de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80172e2:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 80172e6:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 80172ea:	4603      	mov	r3, r0
 80172ec:	42ab      	cmp	r3, r5
 80172ee:	f0c0 8182 	bcc.w	80175f6 <_vfprintf_r+0x9a6>
 80172f2:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 80172f6:	1a52      	subs	r2, r2, r1
 80172f8:	42a8      	cmp	r0, r5
 80172fa:	bf88      	it	hi
 80172fc:	2200      	movhi	r2, #0
 80172fe:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8017302:	441a      	add	r2, r3
 8017304:	ab1e      	add	r3, sp, #120	; 0x78
 8017306:	1ad3      	subs	r3, r2, r3
 8017308:	9a05      	ldr	r2, [sp, #20]
 801730a:	9315      	str	r3, [sp, #84]	; 0x54
 801730c:	2a01      	cmp	r2, #1
 801730e:	4413      	add	r3, r2
 8017310:	9304      	str	r3, [sp, #16]
 8017312:	dc02      	bgt.n	801731a <_vfprintf_r+0x6ca>
 8017314:	f01b 0f01 	tst.w	fp, #1
 8017318:	d003      	beq.n	8017322 <_vfprintf_r+0x6d2>
 801731a:	9b04      	ldr	r3, [sp, #16]
 801731c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801731e:	4413      	add	r3, r2
 8017320:	9304      	str	r3, [sp, #16]
 8017322:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8017326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801732a:	9311      	str	r3, [sp, #68]	; 0x44
 801732c:	2300      	movs	r3, #0
 801732e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8017332:	461d      	mov	r5, r3
 8017334:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8017336:	b113      	cbz	r3, 801733e <_vfprintf_r+0x6ee>
 8017338:	232d      	movs	r3, #45	; 0x2d
 801733a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801733e:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8017342:	2600      	movs	r6, #0
 8017344:	9b04      	ldr	r3, [sp, #16]
 8017346:	42b3      	cmp	r3, r6
 8017348:	bfb8      	it	lt
 801734a:	4633      	movlt	r3, r6
 801734c:	9311      	str	r3, [sp, #68]	; 0x44
 801734e:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8017352:	b113      	cbz	r3, 801735a <_vfprintf_r+0x70a>
 8017354:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017356:	3301      	adds	r3, #1
 8017358:	9311      	str	r3, [sp, #68]	; 0x44
 801735a:	f01b 0302 	ands.w	r3, fp, #2
 801735e:	9317      	str	r3, [sp, #92]	; 0x5c
 8017360:	bf1e      	ittt	ne
 8017362:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8017364:	3302      	addne	r3, #2
 8017366:	9311      	strne	r3, [sp, #68]	; 0x44
 8017368:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 801736c:	9318      	str	r3, [sp, #96]	; 0x60
 801736e:	d11f      	bne.n	80173b0 <_vfprintf_r+0x760>
 8017370:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8017374:	1a9f      	subs	r7, r3, r2
 8017376:	2f00      	cmp	r7, #0
 8017378:	dd1a      	ble.n	80173b0 <_vfprintf_r+0x760>
 801737a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801737e:	4836      	ldr	r0, [pc, #216]	; (8017458 <_vfprintf_r+0x808>)
 8017380:	6020      	str	r0, [r4, #0]
 8017382:	2f10      	cmp	r7, #16
 8017384:	f103 0301 	add.w	r3, r3, #1
 8017388:	f104 0108 	add.w	r1, r4, #8
 801738c:	f300 82ee 	bgt.w	801796c <_vfprintf_r+0xd1c>
 8017390:	443a      	add	r2, r7
 8017392:	2b07      	cmp	r3, #7
 8017394:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017398:	6067      	str	r7, [r4, #4]
 801739a:	f340 82fa 	ble.w	8017992 <_vfprintf_r+0xd42>
 801739e:	aa22      	add	r2, sp, #136	; 0x88
 80173a0:	4649      	mov	r1, r9
 80173a2:	4650      	mov	r0, sl
 80173a4:	f7fe ff49 	bl	801623a <__sprint_r>
 80173a8:	2800      	cmp	r0, #0
 80173aa:	f040 8625 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 80173ae:	ac25      	add	r4, sp, #148	; 0x94
 80173b0:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80173b4:	b173      	cbz	r3, 80173d4 <_vfprintf_r+0x784>
 80173b6:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 80173ba:	6023      	str	r3, [r4, #0]
 80173bc:	2301      	movs	r3, #1
 80173be:	6063      	str	r3, [r4, #4]
 80173c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80173c2:	3301      	adds	r3, #1
 80173c4:	9324      	str	r3, [sp, #144]	; 0x90
 80173c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80173c8:	3301      	adds	r3, #1
 80173ca:	2b07      	cmp	r3, #7
 80173cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80173ce:	f300 82e2 	bgt.w	8017996 <_vfprintf_r+0xd46>
 80173d2:	3408      	adds	r4, #8
 80173d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80173d6:	b16b      	cbz	r3, 80173f4 <_vfprintf_r+0x7a4>
 80173d8:	ab1b      	add	r3, sp, #108	; 0x6c
 80173da:	6023      	str	r3, [r4, #0]
 80173dc:	2302      	movs	r3, #2
 80173de:	6063      	str	r3, [r4, #4]
 80173e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80173e2:	3302      	adds	r3, #2
 80173e4:	9324      	str	r3, [sp, #144]	; 0x90
 80173e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80173e8:	3301      	adds	r3, #1
 80173ea:	2b07      	cmp	r3, #7
 80173ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80173ee:	f300 82dc 	bgt.w	80179aa <_vfprintf_r+0xd5a>
 80173f2:	3408      	adds	r4, #8
 80173f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80173f6:	2b80      	cmp	r3, #128	; 0x80
 80173f8:	d11f      	bne.n	801743a <_vfprintf_r+0x7ea>
 80173fa:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80173fe:	1a9f      	subs	r7, r3, r2
 8017400:	2f00      	cmp	r7, #0
 8017402:	dd1a      	ble.n	801743a <_vfprintf_r+0x7ea>
 8017404:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017408:	4814      	ldr	r0, [pc, #80]	; (801745c <_vfprintf_r+0x80c>)
 801740a:	6020      	str	r0, [r4, #0]
 801740c:	2f10      	cmp	r7, #16
 801740e:	f103 0301 	add.w	r3, r3, #1
 8017412:	f104 0108 	add.w	r1, r4, #8
 8017416:	f300 82d2 	bgt.w	80179be <_vfprintf_r+0xd6e>
 801741a:	6067      	str	r7, [r4, #4]
 801741c:	2b07      	cmp	r3, #7
 801741e:	4417      	add	r7, r2
 8017420:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8017424:	f340 82de 	ble.w	80179e4 <_vfprintf_r+0xd94>
 8017428:	aa22      	add	r2, sp, #136	; 0x88
 801742a:	4649      	mov	r1, r9
 801742c:	4650      	mov	r0, sl
 801742e:	f7fe ff04 	bl	801623a <__sprint_r>
 8017432:	2800      	cmp	r0, #0
 8017434:	f040 85e0 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017438:	ac25      	add	r4, sp, #148	; 0x94
 801743a:	9b04      	ldr	r3, [sp, #16]
 801743c:	1af6      	subs	r6, r6, r3
 801743e:	2e00      	cmp	r6, #0
 8017440:	dd28      	ble.n	8017494 <_vfprintf_r+0x844>
 8017442:	4f06      	ldr	r7, [pc, #24]	; (801745c <_vfprintf_r+0x80c>)
 8017444:	e00c      	b.n	8017460 <_vfprintf_r+0x810>
 8017446:	bf00      	nop
 8017448:	08021bb9 	.word	0x08021bb9
 801744c:	08021ba8 	.word	0x08021ba8
 8017450:	40300000 	.word	0x40300000
 8017454:	3fe00000 	.word	0x3fe00000
 8017458:	08021c0c 	.word	0x08021c0c
 801745c:	08021c1c 	.word	0x08021c1c
 8017460:	6027      	str	r7, [r4, #0]
 8017462:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017466:	2e10      	cmp	r6, #16
 8017468:	f103 0301 	add.w	r3, r3, #1
 801746c:	f104 0108 	add.w	r1, r4, #8
 8017470:	f300 82ba 	bgt.w	80179e8 <_vfprintf_r+0xd98>
 8017474:	6066      	str	r6, [r4, #4]
 8017476:	2b07      	cmp	r3, #7
 8017478:	4416      	add	r6, r2
 801747a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 801747e:	f340 82c6 	ble.w	8017a0e <_vfprintf_r+0xdbe>
 8017482:	aa22      	add	r2, sp, #136	; 0x88
 8017484:	4649      	mov	r1, r9
 8017486:	4650      	mov	r0, sl
 8017488:	f7fe fed7 	bl	801623a <__sprint_r>
 801748c:	2800      	cmp	r0, #0
 801748e:	f040 85b3 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017492:	ac25      	add	r4, sp, #148	; 0x94
 8017494:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8017498:	9e24      	ldr	r6, [sp, #144]	; 0x90
 801749a:	f040 82bf 	bne.w	8017a1c <_vfprintf_r+0xdcc>
 801749e:	9b04      	ldr	r3, [sp, #16]
 80174a0:	f8c4 8000 	str.w	r8, [r4]
 80174a4:	441e      	add	r6, r3
 80174a6:	6063      	str	r3, [r4, #4]
 80174a8:	9624      	str	r6, [sp, #144]	; 0x90
 80174aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80174ac:	3301      	adds	r3, #1
 80174ae:	2b07      	cmp	r3, #7
 80174b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80174b2:	f300 82f8 	bgt.w	8017aa6 <_vfprintf_r+0xe56>
 80174b6:	3408      	adds	r4, #8
 80174b8:	f01b 0f04 	tst.w	fp, #4
 80174bc:	f040 857e 	bne.w	8017fbc <_vfprintf_r+0x136c>
 80174c0:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80174c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80174c6:	428a      	cmp	r2, r1
 80174c8:	bfac      	ite	ge
 80174ca:	189b      	addge	r3, r3, r2
 80174cc:	185b      	addlt	r3, r3, r1
 80174ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80174d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80174d2:	b13b      	cbz	r3, 80174e4 <_vfprintf_r+0x894>
 80174d4:	aa22      	add	r2, sp, #136	; 0x88
 80174d6:	4649      	mov	r1, r9
 80174d8:	4650      	mov	r0, sl
 80174da:	f7fe feae 	bl	801623a <__sprint_r>
 80174de:	2800      	cmp	r0, #0
 80174e0:	f040 858a 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 80174e4:	2300      	movs	r3, #0
 80174e6:	9323      	str	r3, [sp, #140]	; 0x8c
 80174e8:	9b03      	ldr	r3, [sp, #12]
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	f040 85a0 	bne.w	8018030 <_vfprintf_r+0x13e0>
 80174f0:	ac25      	add	r4, sp, #148	; 0x94
 80174f2:	e0ec      	b.n	80176ce <_vfprintf_r+0xa7e>
 80174f4:	9003      	str	r0, [sp, #12]
 80174f6:	e62c      	b.n	8017152 <_vfprintf_r+0x502>
 80174f8:	9003      	str	r0, [sp, #12]
 80174fa:	2306      	movs	r3, #6
 80174fc:	e619      	b.n	8017132 <_vfprintf_r+0x4e2>
 80174fe:	9003      	str	r0, [sp, #12]
 8017500:	e627      	b.n	8017152 <_vfprintf_r+0x502>
 8017502:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 8017506:	2300      	movs	r3, #0
 8017508:	eeb0 8a47 	vmov.f32	s16, s14
 801750c:	eef0 8a67 	vmov.f32	s17, s15
 8017510:	e62f      	b.n	8017172 <_vfprintf_r+0x522>
 8017512:	f802 0c01 	strb.w	r0, [r2, #-1]
 8017516:	e691      	b.n	801723c <_vfprintf_r+0x5ec>
 8017518:	f803 0b01 	strb.w	r0, [r3], #1
 801751c:	1aca      	subs	r2, r1, r3
 801751e:	2a00      	cmp	r2, #0
 8017520:	dafa      	bge.n	8017518 <_vfprintf_r+0x8c8>
 8017522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017526:	3201      	adds	r2, #1
 8017528:	f103 0301 	add.w	r3, r3, #1
 801752c:	bfb8      	it	lt
 801752e:	2300      	movlt	r3, #0
 8017530:	441d      	add	r5, r3
 8017532:	e693      	b.n	801725c <_vfprintf_r+0x60c>
 8017534:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017536:	462b      	mov	r3, r5
 8017538:	18a9      	adds	r1, r5, r2
 801753a:	2030      	movs	r0, #48	; 0x30
 801753c:	e7ee      	b.n	801751c <_vfprintf_r+0x8cc>
 801753e:	9b08      	ldr	r3, [sp, #32]
 8017540:	2b46      	cmp	r3, #70	; 0x46
 8017542:	d005      	beq.n	8017550 <_vfprintf_r+0x900>
 8017544:	2b45      	cmp	r3, #69	; 0x45
 8017546:	d11b      	bne.n	8017580 <_vfprintf_r+0x930>
 8017548:	9b04      	ldr	r3, [sp, #16]
 801754a:	1c5d      	adds	r5, r3, #1
 801754c:	2102      	movs	r1, #2
 801754e:	e001      	b.n	8017554 <_vfprintf_r+0x904>
 8017550:	9d04      	ldr	r5, [sp, #16]
 8017552:	2103      	movs	r1, #3
 8017554:	ab20      	add	r3, sp, #128	; 0x80
 8017556:	9301      	str	r3, [sp, #4]
 8017558:	ab1d      	add	r3, sp, #116	; 0x74
 801755a:	9300      	str	r3, [sp, #0]
 801755c:	462a      	mov	r2, r5
 801755e:	ab1c      	add	r3, sp, #112	; 0x70
 8017560:	4650      	mov	r0, sl
 8017562:	eeb0 0a48 	vmov.f32	s0, s16
 8017566:	eef0 0a68 	vmov.f32	s1, s17
 801756a:	f000 ff75 	bl	8018458 <_dtoa_r>
 801756e:	9b08      	ldr	r3, [sp, #32]
 8017570:	2b47      	cmp	r3, #71	; 0x47
 8017572:	4680      	mov	r8, r0
 8017574:	d106      	bne.n	8017584 <_vfprintf_r+0x934>
 8017576:	f01b 0f01 	tst.w	fp, #1
 801757a:	d103      	bne.n	8017584 <_vfprintf_r+0x934>
 801757c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801757e:	e66d      	b.n	801725c <_vfprintf_r+0x60c>
 8017580:	9d04      	ldr	r5, [sp, #16]
 8017582:	e7e3      	b.n	801754c <_vfprintf_r+0x8fc>
 8017584:	9b08      	ldr	r3, [sp, #32]
 8017586:	2b46      	cmp	r3, #70	; 0x46
 8017588:	eb08 0605 	add.w	r6, r8, r5
 801758c:	d10f      	bne.n	80175ae <_vfprintf_r+0x95e>
 801758e:	f898 3000 	ldrb.w	r3, [r8]
 8017592:	2b30      	cmp	r3, #48	; 0x30
 8017594:	d109      	bne.n	80175aa <_vfprintf_r+0x95a>
 8017596:	ec51 0b18 	vmov	r0, r1, d8
 801759a:	2200      	movs	r2, #0
 801759c:	2300      	movs	r3, #0
 801759e:	f7e9 fa93 	bl	8000ac8 <__aeabi_dcmpeq>
 80175a2:	b910      	cbnz	r0, 80175aa <_vfprintf_r+0x95a>
 80175a4:	f1c5 0501 	rsb	r5, r5, #1
 80175a8:	951c      	str	r5, [sp, #112]	; 0x70
 80175aa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80175ac:	441e      	add	r6, r3
 80175ae:	ec51 0b18 	vmov	r0, r1, d8
 80175b2:	2200      	movs	r2, #0
 80175b4:	2300      	movs	r3, #0
 80175b6:	f7e9 fa87 	bl	8000ac8 <__aeabi_dcmpeq>
 80175ba:	b100      	cbz	r0, 80175be <_vfprintf_r+0x96e>
 80175bc:	9620      	str	r6, [sp, #128]	; 0x80
 80175be:	2230      	movs	r2, #48	; 0x30
 80175c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80175c2:	429e      	cmp	r6, r3
 80175c4:	d9da      	bls.n	801757c <_vfprintf_r+0x92c>
 80175c6:	1c59      	adds	r1, r3, #1
 80175c8:	9120      	str	r1, [sp, #128]	; 0x80
 80175ca:	701a      	strb	r2, [r3, #0]
 80175cc:	e7f8      	b.n	80175c0 <_vfprintf_r+0x970>
 80175ce:	9b08      	ldr	r3, [sp, #32]
 80175d0:	2b46      	cmp	r3, #70	; 0x46
 80175d2:	f47f ae54 	bne.w	801727e <_vfprintf_r+0x62e>
 80175d6:	9a04      	ldr	r2, [sp, #16]
 80175d8:	f00b 0301 	and.w	r3, fp, #1
 80175dc:	2d00      	cmp	r5, #0
 80175de:	ea43 0302 	orr.w	r3, r3, r2
 80175e2:	dd1a      	ble.n	801761a <_vfprintf_r+0x9ca>
 80175e4:	2b00      	cmp	r3, #0
 80175e6:	d034      	beq.n	8017652 <_vfprintf_r+0xa02>
 80175e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80175ea:	18eb      	adds	r3, r5, r3
 80175ec:	441a      	add	r2, r3
 80175ee:	9204      	str	r2, [sp, #16]
 80175f0:	2366      	movs	r3, #102	; 0x66
 80175f2:	9306      	str	r3, [sp, #24]
 80175f4:	e033      	b.n	801765e <_vfprintf_r+0xa0e>
 80175f6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80175fa:	f802 6b01 	strb.w	r6, [r2], #1
 80175fe:	e675      	b.n	80172ec <_vfprintf_r+0x69c>
 8017600:	b941      	cbnz	r1, 8017614 <_vfprintf_r+0x9c4>
 8017602:	2230      	movs	r2, #48	; 0x30
 8017604:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8017608:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801760c:	3330      	adds	r3, #48	; 0x30
 801760e:	f802 3b01 	strb.w	r3, [r2], #1
 8017612:	e677      	b.n	8017304 <_vfprintf_r+0x6b4>
 8017614:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8017618:	e7f8      	b.n	801760c <_vfprintf_r+0x9bc>
 801761a:	b1e3      	cbz	r3, 8017656 <_vfprintf_r+0xa06>
 801761c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801761e:	9a04      	ldr	r2, [sp, #16]
 8017620:	3301      	adds	r3, #1
 8017622:	e7e3      	b.n	80175ec <_vfprintf_r+0x99c>
 8017624:	9b05      	ldr	r3, [sp, #20]
 8017626:	42ab      	cmp	r3, r5
 8017628:	dc07      	bgt.n	801763a <_vfprintf_r+0x9ea>
 801762a:	f01b 0f01 	tst.w	fp, #1
 801762e:	d02d      	beq.n	801768c <_vfprintf_r+0xa3c>
 8017630:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017632:	18eb      	adds	r3, r5, r3
 8017634:	9304      	str	r3, [sp, #16]
 8017636:	2367      	movs	r3, #103	; 0x67
 8017638:	e7db      	b.n	80175f2 <_vfprintf_r+0x9a2>
 801763a:	9b05      	ldr	r3, [sp, #20]
 801763c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801763e:	2d00      	cmp	r5, #0
 8017640:	4413      	add	r3, r2
 8017642:	9304      	str	r3, [sp, #16]
 8017644:	dcf7      	bgt.n	8017636 <_vfprintf_r+0x9e6>
 8017646:	9a04      	ldr	r2, [sp, #16]
 8017648:	f1c5 0301 	rsb	r3, r5, #1
 801764c:	441a      	add	r2, r3
 801764e:	9204      	str	r2, [sp, #16]
 8017650:	e7f1      	b.n	8017636 <_vfprintf_r+0x9e6>
 8017652:	9504      	str	r5, [sp, #16]
 8017654:	e7cc      	b.n	80175f0 <_vfprintf_r+0x9a0>
 8017656:	2366      	movs	r3, #102	; 0x66
 8017658:	9306      	str	r3, [sp, #24]
 801765a:	2301      	movs	r3, #1
 801765c:	9304      	str	r3, [sp, #16]
 801765e:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8017662:	9309      	str	r3, [sp, #36]	; 0x24
 8017664:	d025      	beq.n	80176b2 <_vfprintf_r+0xa62>
 8017666:	2300      	movs	r3, #0
 8017668:	2d00      	cmp	r5, #0
 801766a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 801766e:	f77f ae61 	ble.w	8017334 <_vfprintf_r+0x6e4>
 8017672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017674:	781b      	ldrb	r3, [r3, #0]
 8017676:	2bff      	cmp	r3, #255	; 0xff
 8017678:	d10a      	bne.n	8017690 <_vfprintf_r+0xa40>
 801767a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801767e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017680:	4413      	add	r3, r2
 8017682:	9a04      	ldr	r2, [sp, #16]
 8017684:	fb01 2303 	mla	r3, r1, r3, r2
 8017688:	9304      	str	r3, [sp, #16]
 801768a:	e653      	b.n	8017334 <_vfprintf_r+0x6e4>
 801768c:	9504      	str	r5, [sp, #16]
 801768e:	e7d2      	b.n	8017636 <_vfprintf_r+0x9e6>
 8017690:	42ab      	cmp	r3, r5
 8017692:	daf2      	bge.n	801767a <_vfprintf_r+0xa2a>
 8017694:	1aed      	subs	r5, r5, r3
 8017696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017698:	785b      	ldrb	r3, [r3, #1]
 801769a:	b133      	cbz	r3, 80176aa <_vfprintf_r+0xa5a>
 801769c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801769e:	3301      	adds	r3, #1
 80176a0:	9309      	str	r3, [sp, #36]	; 0x24
 80176a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80176a4:	3301      	adds	r3, #1
 80176a6:	930a      	str	r3, [sp, #40]	; 0x28
 80176a8:	e7e3      	b.n	8017672 <_vfprintf_r+0xa22>
 80176aa:	9b08      	ldr	r3, [sp, #32]
 80176ac:	3301      	adds	r3, #1
 80176ae:	9308      	str	r3, [sp, #32]
 80176b0:	e7df      	b.n	8017672 <_vfprintf_r+0xa22>
 80176b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176b4:	9308      	str	r3, [sp, #32]
 80176b6:	e63d      	b.n	8017334 <_vfprintf_r+0x6e4>
 80176b8:	1d33      	adds	r3, r6, #4
 80176ba:	f01b 0f20 	tst.w	fp, #32
 80176be:	9307      	str	r3, [sp, #28]
 80176c0:	d00a      	beq.n	80176d8 <_vfprintf_r+0xa88>
 80176c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80176c4:	6833      	ldr	r3, [r6, #0]
 80176c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80176c8:	17d2      	asrs	r2, r2, #31
 80176ca:	e9c3 1200 	strd	r1, r2, [r3]
 80176ce:	9e07      	ldr	r6, [sp, #28]
 80176d0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80176d4:	f7ff bb42 	b.w	8016d5c <_vfprintf_r+0x10c>
 80176d8:	f01b 0f10 	tst.w	fp, #16
 80176dc:	d003      	beq.n	80176e6 <_vfprintf_r+0xa96>
 80176de:	6833      	ldr	r3, [r6, #0]
 80176e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80176e2:	601a      	str	r2, [r3, #0]
 80176e4:	e7f3      	b.n	80176ce <_vfprintf_r+0xa7e>
 80176e6:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80176ea:	d003      	beq.n	80176f4 <_vfprintf_r+0xaa4>
 80176ec:	6833      	ldr	r3, [r6, #0]
 80176ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80176f0:	801a      	strh	r2, [r3, #0]
 80176f2:	e7ec      	b.n	80176ce <_vfprintf_r+0xa7e>
 80176f4:	f41b 7f00 	tst.w	fp, #512	; 0x200
 80176f8:	d0f1      	beq.n	80176de <_vfprintf_r+0xa8e>
 80176fa:	6833      	ldr	r3, [r6, #0]
 80176fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80176fe:	701a      	strb	r2, [r3, #0]
 8017700:	e7e5      	b.n	80176ce <_vfprintf_r+0xa7e>
 8017702:	f04b 0b10 	orr.w	fp, fp, #16
 8017706:	f01b 0320 	ands.w	r3, fp, #32
 801770a:	d01f      	beq.n	801774c <_vfprintf_r+0xafc>
 801770c:	3607      	adds	r6, #7
 801770e:	f026 0307 	bic.w	r3, r6, #7
 8017712:	461a      	mov	r2, r3
 8017714:	685d      	ldr	r5, [r3, #4]
 8017716:	f852 6b08 	ldr.w	r6, [r2], #8
 801771a:	9207      	str	r2, [sp, #28]
 801771c:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8017720:	2300      	movs	r3, #0
 8017722:	2200      	movs	r2, #0
 8017724:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8017728:	9a04      	ldr	r2, [sp, #16]
 801772a:	3201      	adds	r2, #1
 801772c:	f000 8495 	beq.w	801805a <_vfprintf_r+0x140a>
 8017730:	ea56 0205 	orrs.w	r2, r6, r5
 8017734:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8017738:	f040 8494 	bne.w	8018064 <_vfprintf_r+0x1414>
 801773c:	9a04      	ldr	r2, [sp, #16]
 801773e:	2a00      	cmp	r2, #0
 8017740:	f000 80fa 	beq.w	8017938 <_vfprintf_r+0xce8>
 8017744:	2b01      	cmp	r3, #1
 8017746:	f040 8490 	bne.w	801806a <_vfprintf_r+0x141a>
 801774a:	e09f      	b.n	801788c <_vfprintf_r+0xc3c>
 801774c:	4632      	mov	r2, r6
 801774e:	f01b 0510 	ands.w	r5, fp, #16
 8017752:	f852 6b04 	ldr.w	r6, [r2], #4
 8017756:	9207      	str	r2, [sp, #28]
 8017758:	d001      	beq.n	801775e <_vfprintf_r+0xb0e>
 801775a:	461d      	mov	r5, r3
 801775c:	e7de      	b.n	801771c <_vfprintf_r+0xacc>
 801775e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8017762:	d001      	beq.n	8017768 <_vfprintf_r+0xb18>
 8017764:	b2b6      	uxth	r6, r6
 8017766:	e7d9      	b.n	801771c <_vfprintf_r+0xacc>
 8017768:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 801776c:	d0d6      	beq.n	801771c <_vfprintf_r+0xacc>
 801776e:	b2f6      	uxtb	r6, r6
 8017770:	e7f3      	b.n	801775a <_vfprintf_r+0xb0a>
 8017772:	4633      	mov	r3, r6
 8017774:	2278      	movs	r2, #120	; 0x78
 8017776:	f853 6b04 	ldr.w	r6, [r3], #4
 801777a:	9307      	str	r3, [sp, #28]
 801777c:	2330      	movs	r3, #48	; 0x30
 801777e:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8017782:	4ba4      	ldr	r3, [pc, #656]	; (8017a14 <_vfprintf_r+0xdc4>)
 8017784:	9316      	str	r3, [sp, #88]	; 0x58
 8017786:	2500      	movs	r5, #0
 8017788:	f04b 0b02 	orr.w	fp, fp, #2
 801778c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8017790:	2302      	movs	r3, #2
 8017792:	9206      	str	r2, [sp, #24]
 8017794:	e7c5      	b.n	8017722 <_vfprintf_r+0xad2>
 8017796:	4633      	mov	r3, r6
 8017798:	2500      	movs	r5, #0
 801779a:	f853 8b04 	ldr.w	r8, [r3], #4
 801779e:	9307      	str	r3, [sp, #28]
 80177a0:	9b04      	ldr	r3, [sp, #16]
 80177a2:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 80177a6:	1c5e      	adds	r6, r3, #1
 80177a8:	d010      	beq.n	80177cc <_vfprintf_r+0xb7c>
 80177aa:	461a      	mov	r2, r3
 80177ac:	4629      	mov	r1, r5
 80177ae:	4640      	mov	r0, r8
 80177b0:	f7e8 fd0e 	bl	80001d0 <memchr>
 80177b4:	9003      	str	r0, [sp, #12]
 80177b6:	2800      	cmp	r0, #0
 80177b8:	f000 80d5 	beq.w	8017966 <_vfprintf_r+0xd16>
 80177bc:	eba0 0308 	sub.w	r3, r0, r8
 80177c0:	e9cd 5303 	strd	r5, r3, [sp, #12]
 80177c4:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80177c8:	462e      	mov	r6, r5
 80177ca:	e5bb      	b.n	8017344 <_vfprintf_r+0x6f4>
 80177cc:	4640      	mov	r0, r8
 80177ce:	f7e8 fd4f 	bl	8000270 <strlen>
 80177d2:	e9cd 5003 	strd	r5, r0, [sp, #12]
 80177d6:	e455      	b.n	8017084 <_vfprintf_r+0x434>
 80177d8:	f04b 0b10 	orr.w	fp, fp, #16
 80177dc:	f01b 0320 	ands.w	r3, fp, #32
 80177e0:	d009      	beq.n	80177f6 <_vfprintf_r+0xba6>
 80177e2:	3607      	adds	r6, #7
 80177e4:	f026 0307 	bic.w	r3, r6, #7
 80177e8:	461a      	mov	r2, r3
 80177ea:	685d      	ldr	r5, [r3, #4]
 80177ec:	f852 6b08 	ldr.w	r6, [r2], #8
 80177f0:	9207      	str	r2, [sp, #28]
 80177f2:	2301      	movs	r3, #1
 80177f4:	e795      	b.n	8017722 <_vfprintf_r+0xad2>
 80177f6:	4632      	mov	r2, r6
 80177f8:	f01b 0510 	ands.w	r5, fp, #16
 80177fc:	f852 6b04 	ldr.w	r6, [r2], #4
 8017800:	9207      	str	r2, [sp, #28]
 8017802:	d001      	beq.n	8017808 <_vfprintf_r+0xbb8>
 8017804:	461d      	mov	r5, r3
 8017806:	e7f4      	b.n	80177f2 <_vfprintf_r+0xba2>
 8017808:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 801780c:	d001      	beq.n	8017812 <_vfprintf_r+0xbc2>
 801780e:	b2b6      	uxth	r6, r6
 8017810:	e7ef      	b.n	80177f2 <_vfprintf_r+0xba2>
 8017812:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8017816:	d0ec      	beq.n	80177f2 <_vfprintf_r+0xba2>
 8017818:	b2f6      	uxtb	r6, r6
 801781a:	e7f3      	b.n	8017804 <_vfprintf_r+0xbb4>
 801781c:	4b7e      	ldr	r3, [pc, #504]	; (8017a18 <_vfprintf_r+0xdc8>)
 801781e:	9316      	str	r3, [sp, #88]	; 0x58
 8017820:	f01b 0320 	ands.w	r3, fp, #32
 8017824:	d01b      	beq.n	801785e <_vfprintf_r+0xc0e>
 8017826:	3607      	adds	r6, #7
 8017828:	f026 0307 	bic.w	r3, r6, #7
 801782c:	461a      	mov	r2, r3
 801782e:	685d      	ldr	r5, [r3, #4]
 8017830:	f852 6b08 	ldr.w	r6, [r2], #8
 8017834:	9207      	str	r2, [sp, #28]
 8017836:	f01b 0f01 	tst.w	fp, #1
 801783a:	d00a      	beq.n	8017852 <_vfprintf_r+0xc02>
 801783c:	ea56 0305 	orrs.w	r3, r6, r5
 8017840:	d007      	beq.n	8017852 <_vfprintf_r+0xc02>
 8017842:	2330      	movs	r3, #48	; 0x30
 8017844:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8017848:	9b06      	ldr	r3, [sp, #24]
 801784a:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 801784e:	f04b 0b02 	orr.w	fp, fp, #2
 8017852:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8017856:	2302      	movs	r3, #2
 8017858:	e763      	b.n	8017722 <_vfprintf_r+0xad2>
 801785a:	4b6e      	ldr	r3, [pc, #440]	; (8017a14 <_vfprintf_r+0xdc4>)
 801785c:	e7df      	b.n	801781e <_vfprintf_r+0xbce>
 801785e:	4632      	mov	r2, r6
 8017860:	f01b 0510 	ands.w	r5, fp, #16
 8017864:	f852 6b04 	ldr.w	r6, [r2], #4
 8017868:	9207      	str	r2, [sp, #28]
 801786a:	d001      	beq.n	8017870 <_vfprintf_r+0xc20>
 801786c:	461d      	mov	r5, r3
 801786e:	e7e2      	b.n	8017836 <_vfprintf_r+0xbe6>
 8017870:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8017874:	d001      	beq.n	801787a <_vfprintf_r+0xc2a>
 8017876:	b2b6      	uxth	r6, r6
 8017878:	e7dd      	b.n	8017836 <_vfprintf_r+0xbe6>
 801787a:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 801787e:	d0da      	beq.n	8017836 <_vfprintf_r+0xbe6>
 8017880:	b2f6      	uxtb	r6, r6
 8017882:	e7f3      	b.n	801786c <_vfprintf_r+0xc1c>
 8017884:	2e0a      	cmp	r6, #10
 8017886:	f175 0300 	sbcs.w	r3, r5, #0
 801788a:	d206      	bcs.n	801789a <_vfprintf_r+0xc4a>
 801788c:	3630      	adds	r6, #48	; 0x30
 801788e:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 8017892:	f20d 1837 	addw	r8, sp, #311	; 0x137
 8017896:	f000 bc03 	b.w	80180a0 <_vfprintf_r+0x1450>
 801789a:	2300      	movs	r3, #0
 801789c:	9305      	str	r3, [sp, #20]
 801789e:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80178a2:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 80178a6:	9303      	str	r3, [sp, #12]
 80178a8:	220a      	movs	r2, #10
 80178aa:	2300      	movs	r3, #0
 80178ac:	4630      	mov	r0, r6
 80178ae:	4629      	mov	r1, r5
 80178b0:	f7e9 f9ea 	bl	8000c88 <__aeabi_uldivmod>
 80178b4:	9b05      	ldr	r3, [sp, #20]
 80178b6:	3301      	adds	r3, #1
 80178b8:	9305      	str	r3, [sp, #20]
 80178ba:	9b03      	ldr	r3, [sp, #12]
 80178bc:	3230      	adds	r2, #48	; 0x30
 80178be:	f10b 38ff 	add.w	r8, fp, #4294967295
 80178c2:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80178c6:	b1d3      	cbz	r3, 80178fe <_vfprintf_r+0xcae>
 80178c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80178ca:	9a05      	ldr	r2, [sp, #20]
 80178cc:	781b      	ldrb	r3, [r3, #0]
 80178ce:	429a      	cmp	r2, r3
 80178d0:	d115      	bne.n	80178fe <_vfprintf_r+0xcae>
 80178d2:	2aff      	cmp	r2, #255	; 0xff
 80178d4:	d013      	beq.n	80178fe <_vfprintf_r+0xcae>
 80178d6:	2e0a      	cmp	r6, #10
 80178d8:	f175 0300 	sbcs.w	r3, r5, #0
 80178dc:	d30f      	bcc.n	80178fe <_vfprintf_r+0xcae>
 80178de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80178e0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80178e2:	eba8 0803 	sub.w	r8, r8, r3
 80178e6:	461a      	mov	r2, r3
 80178e8:	4640      	mov	r0, r8
 80178ea:	f002 fae8 	bl	8019ebe <strncpy>
 80178ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80178f0:	785b      	ldrb	r3, [r3, #1]
 80178f2:	b11b      	cbz	r3, 80178fc <_vfprintf_r+0xcac>
 80178f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80178f6:	3301      	adds	r3, #1
 80178f8:	930a      	str	r3, [sp, #40]	; 0x28
 80178fa:	2300      	movs	r3, #0
 80178fc:	9305      	str	r3, [sp, #20]
 80178fe:	2300      	movs	r3, #0
 8017900:	220a      	movs	r2, #10
 8017902:	4630      	mov	r0, r6
 8017904:	4629      	mov	r1, r5
 8017906:	f7e9 f9bf 	bl	8000c88 <__aeabi_uldivmod>
 801790a:	2e0a      	cmp	r6, #10
 801790c:	f175 0300 	sbcs.w	r3, r5, #0
 8017910:	f0c0 83c6 	bcc.w	80180a0 <_vfprintf_r+0x1450>
 8017914:	4606      	mov	r6, r0
 8017916:	460d      	mov	r5, r1
 8017918:	46c3      	mov	fp, r8
 801791a:	e7c5      	b.n	80178a8 <_vfprintf_r+0xc58>
 801791c:	f006 030f 	and.w	r3, r6, #15
 8017920:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8017922:	0936      	lsrs	r6, r6, #4
 8017924:	5cd3      	ldrb	r3, [r2, r3]
 8017926:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801792a:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 801792e:	092d      	lsrs	r5, r5, #4
 8017930:	ea56 0305 	orrs.w	r3, r6, r5
 8017934:	d1f2      	bne.n	801791c <_vfprintf_r+0xccc>
 8017936:	e3b3      	b.n	80180a0 <_vfprintf_r+0x1450>
 8017938:	b933      	cbnz	r3, 8017948 <_vfprintf_r+0xcf8>
 801793a:	f01b 0f01 	tst.w	fp, #1
 801793e:	d003      	beq.n	8017948 <_vfprintf_r+0xcf8>
 8017940:	2330      	movs	r3, #48	; 0x30
 8017942:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8017946:	e7a4      	b.n	8017892 <_vfprintf_r+0xc42>
 8017948:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 801794c:	e3a8      	b.n	80180a0 <_vfprintf_r+0x1450>
 801794e:	9b06      	ldr	r3, [sp, #24]
 8017950:	2b00      	cmp	r3, #0
 8017952:	f000 8373 	beq.w	801803c <_vfprintf_r+0x13ec>
 8017956:	2000      	movs	r0, #0
 8017958:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 801795c:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8017960:	9607      	str	r6, [sp, #28]
 8017962:	f7ff bb1e 	b.w	8016fa2 <_vfprintf_r+0x352>
 8017966:	9e03      	ldr	r6, [sp, #12]
 8017968:	f7ff bb8d 	b.w	8017086 <_vfprintf_r+0x436>
 801796c:	2010      	movs	r0, #16
 801796e:	4402      	add	r2, r0
 8017970:	2b07      	cmp	r3, #7
 8017972:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017976:	6060      	str	r0, [r4, #4]
 8017978:	dd08      	ble.n	801798c <_vfprintf_r+0xd3c>
 801797a:	aa22      	add	r2, sp, #136	; 0x88
 801797c:	4649      	mov	r1, r9
 801797e:	4650      	mov	r0, sl
 8017980:	f7fe fc5b 	bl	801623a <__sprint_r>
 8017984:	2800      	cmp	r0, #0
 8017986:	f040 8337 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 801798a:	a925      	add	r1, sp, #148	; 0x94
 801798c:	3f10      	subs	r7, #16
 801798e:	460c      	mov	r4, r1
 8017990:	e4f3      	b.n	801737a <_vfprintf_r+0x72a>
 8017992:	460c      	mov	r4, r1
 8017994:	e50c      	b.n	80173b0 <_vfprintf_r+0x760>
 8017996:	aa22      	add	r2, sp, #136	; 0x88
 8017998:	4649      	mov	r1, r9
 801799a:	4650      	mov	r0, sl
 801799c:	f7fe fc4d 	bl	801623a <__sprint_r>
 80179a0:	2800      	cmp	r0, #0
 80179a2:	f040 8329 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 80179a6:	ac25      	add	r4, sp, #148	; 0x94
 80179a8:	e514      	b.n	80173d4 <_vfprintf_r+0x784>
 80179aa:	aa22      	add	r2, sp, #136	; 0x88
 80179ac:	4649      	mov	r1, r9
 80179ae:	4650      	mov	r0, sl
 80179b0:	f7fe fc43 	bl	801623a <__sprint_r>
 80179b4:	2800      	cmp	r0, #0
 80179b6:	f040 831f 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 80179ba:	ac25      	add	r4, sp, #148	; 0x94
 80179bc:	e51a      	b.n	80173f4 <_vfprintf_r+0x7a4>
 80179be:	2010      	movs	r0, #16
 80179c0:	4402      	add	r2, r0
 80179c2:	2b07      	cmp	r3, #7
 80179c4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80179c8:	6060      	str	r0, [r4, #4]
 80179ca:	dd08      	ble.n	80179de <_vfprintf_r+0xd8e>
 80179cc:	aa22      	add	r2, sp, #136	; 0x88
 80179ce:	4649      	mov	r1, r9
 80179d0:	4650      	mov	r0, sl
 80179d2:	f7fe fc32 	bl	801623a <__sprint_r>
 80179d6:	2800      	cmp	r0, #0
 80179d8:	f040 830e 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 80179dc:	a925      	add	r1, sp, #148	; 0x94
 80179de:	3f10      	subs	r7, #16
 80179e0:	460c      	mov	r4, r1
 80179e2:	e50f      	b.n	8017404 <_vfprintf_r+0x7b4>
 80179e4:	460c      	mov	r4, r1
 80179e6:	e528      	b.n	801743a <_vfprintf_r+0x7ea>
 80179e8:	2010      	movs	r0, #16
 80179ea:	4402      	add	r2, r0
 80179ec:	2b07      	cmp	r3, #7
 80179ee:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80179f2:	6060      	str	r0, [r4, #4]
 80179f4:	dd08      	ble.n	8017a08 <_vfprintf_r+0xdb8>
 80179f6:	aa22      	add	r2, sp, #136	; 0x88
 80179f8:	4649      	mov	r1, r9
 80179fa:	4650      	mov	r0, sl
 80179fc:	f7fe fc1d 	bl	801623a <__sprint_r>
 8017a00:	2800      	cmp	r0, #0
 8017a02:	f040 82f9 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017a06:	a925      	add	r1, sp, #148	; 0x94
 8017a08:	3e10      	subs	r6, #16
 8017a0a:	460c      	mov	r4, r1
 8017a0c:	e528      	b.n	8017460 <_vfprintf_r+0x810>
 8017a0e:	460c      	mov	r4, r1
 8017a10:	e540      	b.n	8017494 <_vfprintf_r+0x844>
 8017a12:	bf00      	nop
 8017a14:	08021ba8 	.word	0x08021ba8
 8017a18:	08021bb9 	.word	0x08021bb9
 8017a1c:	9b06      	ldr	r3, [sp, #24]
 8017a1e:	2b65      	cmp	r3, #101	; 0x65
 8017a20:	f340 8232 	ble.w	8017e88 <_vfprintf_r+0x1238>
 8017a24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017a28:	2200      	movs	r2, #0
 8017a2a:	2300      	movs	r3, #0
 8017a2c:	f7e9 f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 8017a30:	2800      	cmp	r0, #0
 8017a32:	d068      	beq.n	8017b06 <_vfprintf_r+0xeb6>
 8017a34:	4b6d      	ldr	r3, [pc, #436]	; (8017bec <_vfprintf_r+0xf9c>)
 8017a36:	6023      	str	r3, [r4, #0]
 8017a38:	2301      	movs	r3, #1
 8017a3a:	441e      	add	r6, r3
 8017a3c:	6063      	str	r3, [r4, #4]
 8017a3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017a40:	9624      	str	r6, [sp, #144]	; 0x90
 8017a42:	3301      	adds	r3, #1
 8017a44:	2b07      	cmp	r3, #7
 8017a46:	9323      	str	r3, [sp, #140]	; 0x8c
 8017a48:	dc37      	bgt.n	8017aba <_vfprintf_r+0xe6a>
 8017a4a:	3408      	adds	r4, #8
 8017a4c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017a4e:	9a05      	ldr	r2, [sp, #20]
 8017a50:	4293      	cmp	r3, r2
 8017a52:	db03      	blt.n	8017a5c <_vfprintf_r+0xe0c>
 8017a54:	f01b 0f01 	tst.w	fp, #1
 8017a58:	f43f ad2e 	beq.w	80174b8 <_vfprintf_r+0x868>
 8017a5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017a5e:	6023      	str	r3, [r4, #0]
 8017a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017a62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017a64:	6063      	str	r3, [r4, #4]
 8017a66:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017a68:	4413      	add	r3, r2
 8017a6a:	9324      	str	r3, [sp, #144]	; 0x90
 8017a6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017a6e:	3301      	adds	r3, #1
 8017a70:	2b07      	cmp	r3, #7
 8017a72:	9323      	str	r3, [sp, #140]	; 0x8c
 8017a74:	dc2b      	bgt.n	8017ace <_vfprintf_r+0xe7e>
 8017a76:	3408      	adds	r4, #8
 8017a78:	9b05      	ldr	r3, [sp, #20]
 8017a7a:	1e5d      	subs	r5, r3, #1
 8017a7c:	2d00      	cmp	r5, #0
 8017a7e:	f77f ad1b 	ble.w	80174b8 <_vfprintf_r+0x868>
 8017a82:	4e5b      	ldr	r6, [pc, #364]	; (8017bf0 <_vfprintf_r+0xfa0>)
 8017a84:	2710      	movs	r7, #16
 8017a86:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017a8a:	2d10      	cmp	r5, #16
 8017a8c:	f103 0301 	add.w	r3, r3, #1
 8017a90:	f104 0108 	add.w	r1, r4, #8
 8017a94:	6026      	str	r6, [r4, #0]
 8017a96:	dc24      	bgt.n	8017ae2 <_vfprintf_r+0xe92>
 8017a98:	442a      	add	r2, r5
 8017a9a:	6065      	str	r5, [r4, #4]
 8017a9c:	9224      	str	r2, [sp, #144]	; 0x90
 8017a9e:	2b07      	cmp	r3, #7
 8017aa0:	9323      	str	r3, [sp, #140]	; 0x8c
 8017aa2:	f340 8288 	ble.w	8017fb6 <_vfprintf_r+0x1366>
 8017aa6:	aa22      	add	r2, sp, #136	; 0x88
 8017aa8:	4649      	mov	r1, r9
 8017aaa:	4650      	mov	r0, sl
 8017aac:	f7fe fbc5 	bl	801623a <__sprint_r>
 8017ab0:	2800      	cmp	r0, #0
 8017ab2:	f040 82a1 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017ab6:	ac25      	add	r4, sp, #148	; 0x94
 8017ab8:	e4fe      	b.n	80174b8 <_vfprintf_r+0x868>
 8017aba:	aa22      	add	r2, sp, #136	; 0x88
 8017abc:	4649      	mov	r1, r9
 8017abe:	4650      	mov	r0, sl
 8017ac0:	f7fe fbbb 	bl	801623a <__sprint_r>
 8017ac4:	2800      	cmp	r0, #0
 8017ac6:	f040 8297 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017aca:	ac25      	add	r4, sp, #148	; 0x94
 8017acc:	e7be      	b.n	8017a4c <_vfprintf_r+0xdfc>
 8017ace:	aa22      	add	r2, sp, #136	; 0x88
 8017ad0:	4649      	mov	r1, r9
 8017ad2:	4650      	mov	r0, sl
 8017ad4:	f7fe fbb1 	bl	801623a <__sprint_r>
 8017ad8:	2800      	cmp	r0, #0
 8017ada:	f040 828d 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017ade:	ac25      	add	r4, sp, #148	; 0x94
 8017ae0:	e7ca      	b.n	8017a78 <_vfprintf_r+0xe28>
 8017ae2:	3210      	adds	r2, #16
 8017ae4:	2b07      	cmp	r3, #7
 8017ae6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017aea:	6067      	str	r7, [r4, #4]
 8017aec:	dd08      	ble.n	8017b00 <_vfprintf_r+0xeb0>
 8017aee:	aa22      	add	r2, sp, #136	; 0x88
 8017af0:	4649      	mov	r1, r9
 8017af2:	4650      	mov	r0, sl
 8017af4:	f7fe fba1 	bl	801623a <__sprint_r>
 8017af8:	2800      	cmp	r0, #0
 8017afa:	f040 827d 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017afe:	a925      	add	r1, sp, #148	; 0x94
 8017b00:	3d10      	subs	r5, #16
 8017b02:	460c      	mov	r4, r1
 8017b04:	e7bf      	b.n	8017a86 <_vfprintf_r+0xe36>
 8017b06:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	dc73      	bgt.n	8017bf4 <_vfprintf_r+0xfa4>
 8017b0c:	4b37      	ldr	r3, [pc, #220]	; (8017bec <_vfprintf_r+0xf9c>)
 8017b0e:	6023      	str	r3, [r4, #0]
 8017b10:	2301      	movs	r3, #1
 8017b12:	441e      	add	r6, r3
 8017b14:	6063      	str	r3, [r4, #4]
 8017b16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017b18:	9624      	str	r6, [sp, #144]	; 0x90
 8017b1a:	3301      	adds	r3, #1
 8017b1c:	2b07      	cmp	r3, #7
 8017b1e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017b20:	dc3d      	bgt.n	8017b9e <_vfprintf_r+0xf4e>
 8017b22:	3408      	adds	r4, #8
 8017b24:	9905      	ldr	r1, [sp, #20]
 8017b26:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8017b28:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017b2a:	430a      	orrs	r2, r1
 8017b2c:	f00b 0101 	and.w	r1, fp, #1
 8017b30:	430a      	orrs	r2, r1
 8017b32:	f43f acc1 	beq.w	80174b8 <_vfprintf_r+0x868>
 8017b36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017b38:	6022      	str	r2, [r4, #0]
 8017b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017b3c:	6062      	str	r2, [r4, #4]
 8017b3e:	4413      	add	r3, r2
 8017b40:	9324      	str	r3, [sp, #144]	; 0x90
 8017b42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017b44:	3301      	adds	r3, #1
 8017b46:	2b07      	cmp	r3, #7
 8017b48:	9323      	str	r3, [sp, #140]	; 0x8c
 8017b4a:	dc32      	bgt.n	8017bb2 <_vfprintf_r+0xf62>
 8017b4c:	3408      	adds	r4, #8
 8017b4e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017b50:	2d00      	cmp	r5, #0
 8017b52:	da1b      	bge.n	8017b8c <_vfprintf_r+0xf3c>
 8017b54:	4e26      	ldr	r6, [pc, #152]	; (8017bf0 <_vfprintf_r+0xfa0>)
 8017b56:	426d      	negs	r5, r5
 8017b58:	4623      	mov	r3, r4
 8017b5a:	2710      	movs	r7, #16
 8017b5c:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8017b60:	2d10      	cmp	r5, #16
 8017b62:	f102 0201 	add.w	r2, r2, #1
 8017b66:	f104 0408 	add.w	r4, r4, #8
 8017b6a:	601e      	str	r6, [r3, #0]
 8017b6c:	dc2b      	bgt.n	8017bc6 <_vfprintf_r+0xf76>
 8017b6e:	605d      	str	r5, [r3, #4]
 8017b70:	2a07      	cmp	r2, #7
 8017b72:	440d      	add	r5, r1
 8017b74:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8017b78:	dd08      	ble.n	8017b8c <_vfprintf_r+0xf3c>
 8017b7a:	aa22      	add	r2, sp, #136	; 0x88
 8017b7c:	4649      	mov	r1, r9
 8017b7e:	4650      	mov	r0, sl
 8017b80:	f7fe fb5b 	bl	801623a <__sprint_r>
 8017b84:	2800      	cmp	r0, #0
 8017b86:	f040 8237 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017b8a:	ac25      	add	r4, sp, #148	; 0x94
 8017b8c:	9b05      	ldr	r3, [sp, #20]
 8017b8e:	9a05      	ldr	r2, [sp, #20]
 8017b90:	6063      	str	r3, [r4, #4]
 8017b92:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017b94:	f8c4 8000 	str.w	r8, [r4]
 8017b98:	4413      	add	r3, r2
 8017b9a:	9324      	str	r3, [sp, #144]	; 0x90
 8017b9c:	e485      	b.n	80174aa <_vfprintf_r+0x85a>
 8017b9e:	aa22      	add	r2, sp, #136	; 0x88
 8017ba0:	4649      	mov	r1, r9
 8017ba2:	4650      	mov	r0, sl
 8017ba4:	f7fe fb49 	bl	801623a <__sprint_r>
 8017ba8:	2800      	cmp	r0, #0
 8017baa:	f040 8225 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017bae:	ac25      	add	r4, sp, #148	; 0x94
 8017bb0:	e7b8      	b.n	8017b24 <_vfprintf_r+0xed4>
 8017bb2:	aa22      	add	r2, sp, #136	; 0x88
 8017bb4:	4649      	mov	r1, r9
 8017bb6:	4650      	mov	r0, sl
 8017bb8:	f7fe fb3f 	bl	801623a <__sprint_r>
 8017bbc:	2800      	cmp	r0, #0
 8017bbe:	f040 821b 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017bc2:	ac25      	add	r4, sp, #148	; 0x94
 8017bc4:	e7c3      	b.n	8017b4e <_vfprintf_r+0xefe>
 8017bc6:	3110      	adds	r1, #16
 8017bc8:	2a07      	cmp	r2, #7
 8017bca:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 8017bce:	605f      	str	r7, [r3, #4]
 8017bd0:	dd08      	ble.n	8017be4 <_vfprintf_r+0xf94>
 8017bd2:	aa22      	add	r2, sp, #136	; 0x88
 8017bd4:	4649      	mov	r1, r9
 8017bd6:	4650      	mov	r0, sl
 8017bd8:	f7fe fb2f 	bl	801623a <__sprint_r>
 8017bdc:	2800      	cmp	r0, #0
 8017bde:	f040 820b 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017be2:	ac25      	add	r4, sp, #148	; 0x94
 8017be4:	3d10      	subs	r5, #16
 8017be6:	4623      	mov	r3, r4
 8017be8:	e7b8      	b.n	8017b5c <_vfprintf_r+0xf0c>
 8017bea:	bf00      	nop
 8017bec:	08021bca 	.word	0x08021bca
 8017bf0:	08021c1c 	.word	0x08021c1c
 8017bf4:	9f05      	ldr	r7, [sp, #20]
 8017bf6:	42af      	cmp	r7, r5
 8017bf8:	bfa8      	it	ge
 8017bfa:	462f      	movge	r7, r5
 8017bfc:	2f00      	cmp	r7, #0
 8017bfe:	dd09      	ble.n	8017c14 <_vfprintf_r+0xfc4>
 8017c00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017c02:	3301      	adds	r3, #1
 8017c04:	443e      	add	r6, r7
 8017c06:	2b07      	cmp	r3, #7
 8017c08:	e9c4 8700 	strd	r8, r7, [r4]
 8017c0c:	9624      	str	r6, [sp, #144]	; 0x90
 8017c0e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017c10:	dc75      	bgt.n	8017cfe <_vfprintf_r+0x10ae>
 8017c12:	3408      	adds	r4, #8
 8017c14:	2f00      	cmp	r7, #0
 8017c16:	bfac      	ite	ge
 8017c18:	1bee      	subge	r6, r5, r7
 8017c1a:	462e      	movlt	r6, r5
 8017c1c:	2e00      	cmp	r6, #0
 8017c1e:	dd18      	ble.n	8017c52 <_vfprintf_r+0x1002>
 8017c20:	4f98      	ldr	r7, [pc, #608]	; (8017e84 <_vfprintf_r+0x1234>)
 8017c22:	6027      	str	r7, [r4, #0]
 8017c24:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017c28:	2e10      	cmp	r6, #16
 8017c2a:	f103 0301 	add.w	r3, r3, #1
 8017c2e:	f104 0108 	add.w	r1, r4, #8
 8017c32:	dc6e      	bgt.n	8017d12 <_vfprintf_r+0x10c2>
 8017c34:	6066      	str	r6, [r4, #4]
 8017c36:	2b07      	cmp	r3, #7
 8017c38:	4416      	add	r6, r2
 8017c3a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8017c3e:	dd7b      	ble.n	8017d38 <_vfprintf_r+0x10e8>
 8017c40:	aa22      	add	r2, sp, #136	; 0x88
 8017c42:	4649      	mov	r1, r9
 8017c44:	4650      	mov	r0, sl
 8017c46:	f7fe faf8 	bl	801623a <__sprint_r>
 8017c4a:	2800      	cmp	r0, #0
 8017c4c:	f040 81d4 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017c50:	ac25      	add	r4, sp, #148	; 0x94
 8017c52:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8017c56:	4445      	add	r5, r8
 8017c58:	d00a      	beq.n	8017c70 <_vfprintf_r+0x1020>
 8017c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d16d      	bne.n	8017d3c <_vfprintf_r+0x10ec>
 8017c60:	9b08      	ldr	r3, [sp, #32]
 8017c62:	2b00      	cmp	r3, #0
 8017c64:	d16d      	bne.n	8017d42 <_vfprintf_r+0x10f2>
 8017c66:	9b05      	ldr	r3, [sp, #20]
 8017c68:	4443      	add	r3, r8
 8017c6a:	429d      	cmp	r5, r3
 8017c6c:	bf28      	it	cs
 8017c6e:	461d      	movcs	r5, r3
 8017c70:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017c72:	9a05      	ldr	r2, [sp, #20]
 8017c74:	4293      	cmp	r3, r2
 8017c76:	db02      	blt.n	8017c7e <_vfprintf_r+0x102e>
 8017c78:	f01b 0f01 	tst.w	fp, #1
 8017c7c:	d00e      	beq.n	8017c9c <_vfprintf_r+0x104c>
 8017c7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017c80:	6023      	str	r3, [r4, #0]
 8017c82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017c86:	6063      	str	r3, [r4, #4]
 8017c88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017c8a:	4413      	add	r3, r2
 8017c8c:	9324      	str	r3, [sp, #144]	; 0x90
 8017c8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017c90:	3301      	adds	r3, #1
 8017c92:	2b07      	cmp	r3, #7
 8017c94:	9323      	str	r3, [sp, #140]	; 0x8c
 8017c96:	f300 80cf 	bgt.w	8017e38 <_vfprintf_r+0x11e8>
 8017c9a:	3408      	adds	r4, #8
 8017c9c:	9b05      	ldr	r3, [sp, #20]
 8017c9e:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8017ca0:	eb08 0203 	add.w	r2, r8, r3
 8017ca4:	1b9e      	subs	r6, r3, r6
 8017ca6:	1b52      	subs	r2, r2, r5
 8017ca8:	4296      	cmp	r6, r2
 8017caa:	bfa8      	it	ge
 8017cac:	4616      	movge	r6, r2
 8017cae:	2e00      	cmp	r6, #0
 8017cb0:	dd0b      	ble.n	8017cca <_vfprintf_r+0x107a>
 8017cb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017cb4:	4433      	add	r3, r6
 8017cb6:	9324      	str	r3, [sp, #144]	; 0x90
 8017cb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017cba:	3301      	adds	r3, #1
 8017cbc:	2b07      	cmp	r3, #7
 8017cbe:	e9c4 5600 	strd	r5, r6, [r4]
 8017cc2:	9323      	str	r3, [sp, #140]	; 0x8c
 8017cc4:	f300 80c2 	bgt.w	8017e4c <_vfprintf_r+0x11fc>
 8017cc8:	3408      	adds	r4, #8
 8017cca:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017ccc:	9b05      	ldr	r3, [sp, #20]
 8017cce:	2e00      	cmp	r6, #0
 8017cd0:	eba3 0505 	sub.w	r5, r3, r5
 8017cd4:	bfa8      	it	ge
 8017cd6:	1bad      	subge	r5, r5, r6
 8017cd8:	2d00      	cmp	r5, #0
 8017cda:	f77f abed 	ble.w	80174b8 <_vfprintf_r+0x868>
 8017cde:	4e69      	ldr	r6, [pc, #420]	; (8017e84 <_vfprintf_r+0x1234>)
 8017ce0:	2710      	movs	r7, #16
 8017ce2:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017ce6:	2d10      	cmp	r5, #16
 8017ce8:	f103 0301 	add.w	r3, r3, #1
 8017cec:	f104 0108 	add.w	r1, r4, #8
 8017cf0:	6026      	str	r6, [r4, #0]
 8017cf2:	f300 80b5 	bgt.w	8017e60 <_vfprintf_r+0x1210>
 8017cf6:	6065      	str	r5, [r4, #4]
 8017cf8:	4415      	add	r5, r2
 8017cfa:	9524      	str	r5, [sp, #144]	; 0x90
 8017cfc:	e6cf      	b.n	8017a9e <_vfprintf_r+0xe4e>
 8017cfe:	aa22      	add	r2, sp, #136	; 0x88
 8017d00:	4649      	mov	r1, r9
 8017d02:	4650      	mov	r0, sl
 8017d04:	f7fe fa99 	bl	801623a <__sprint_r>
 8017d08:	2800      	cmp	r0, #0
 8017d0a:	f040 8175 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017d0e:	ac25      	add	r4, sp, #148	; 0x94
 8017d10:	e780      	b.n	8017c14 <_vfprintf_r+0xfc4>
 8017d12:	2010      	movs	r0, #16
 8017d14:	4402      	add	r2, r0
 8017d16:	2b07      	cmp	r3, #7
 8017d18:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017d1c:	6060      	str	r0, [r4, #4]
 8017d1e:	dd08      	ble.n	8017d32 <_vfprintf_r+0x10e2>
 8017d20:	aa22      	add	r2, sp, #136	; 0x88
 8017d22:	4649      	mov	r1, r9
 8017d24:	4650      	mov	r0, sl
 8017d26:	f7fe fa88 	bl	801623a <__sprint_r>
 8017d2a:	2800      	cmp	r0, #0
 8017d2c:	f040 8164 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017d30:	a925      	add	r1, sp, #148	; 0x94
 8017d32:	3e10      	subs	r6, #16
 8017d34:	460c      	mov	r4, r1
 8017d36:	e774      	b.n	8017c22 <_vfprintf_r+0xfd2>
 8017d38:	460c      	mov	r4, r1
 8017d3a:	e78a      	b.n	8017c52 <_vfprintf_r+0x1002>
 8017d3c:	9b08      	ldr	r3, [sp, #32]
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d04a      	beq.n	8017dd8 <_vfprintf_r+0x1188>
 8017d42:	9b08      	ldr	r3, [sp, #32]
 8017d44:	3b01      	subs	r3, #1
 8017d46:	9308      	str	r3, [sp, #32]
 8017d48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017d4a:	6023      	str	r3, [r4, #0]
 8017d4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017d4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017d50:	6063      	str	r3, [r4, #4]
 8017d52:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017d54:	4413      	add	r3, r2
 8017d56:	9324      	str	r3, [sp, #144]	; 0x90
 8017d58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017d5a:	3301      	adds	r3, #1
 8017d5c:	2b07      	cmp	r3, #7
 8017d5e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017d60:	dc41      	bgt.n	8017de6 <_vfprintf_r+0x1196>
 8017d62:	3408      	adds	r4, #8
 8017d64:	9b05      	ldr	r3, [sp, #20]
 8017d66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017d68:	eb08 0703 	add.w	r7, r8, r3
 8017d6c:	1b7b      	subs	r3, r7, r5
 8017d6e:	7817      	ldrb	r7, [r2, #0]
 8017d70:	429f      	cmp	r7, r3
 8017d72:	bfa8      	it	ge
 8017d74:	461f      	movge	r7, r3
 8017d76:	2f00      	cmp	r7, #0
 8017d78:	dd0a      	ble.n	8017d90 <_vfprintf_r+0x1140>
 8017d7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017d7c:	443b      	add	r3, r7
 8017d7e:	9324      	str	r3, [sp, #144]	; 0x90
 8017d80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017d82:	3301      	adds	r3, #1
 8017d84:	2b07      	cmp	r3, #7
 8017d86:	e9c4 5700 	strd	r5, r7, [r4]
 8017d8a:	9323      	str	r3, [sp, #140]	; 0x8c
 8017d8c:	dc35      	bgt.n	8017dfa <_vfprintf_r+0x11aa>
 8017d8e:	3408      	adds	r4, #8
 8017d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017d92:	781e      	ldrb	r6, [r3, #0]
 8017d94:	2f00      	cmp	r7, #0
 8017d96:	bfa8      	it	ge
 8017d98:	1bf6      	subge	r6, r6, r7
 8017d9a:	2e00      	cmp	r6, #0
 8017d9c:	dd18      	ble.n	8017dd0 <_vfprintf_r+0x1180>
 8017d9e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017da2:	4838      	ldr	r0, [pc, #224]	; (8017e84 <_vfprintf_r+0x1234>)
 8017da4:	6020      	str	r0, [r4, #0]
 8017da6:	2e10      	cmp	r6, #16
 8017da8:	f103 0301 	add.w	r3, r3, #1
 8017dac:	f104 0108 	add.w	r1, r4, #8
 8017db0:	dc2d      	bgt.n	8017e0e <_vfprintf_r+0x11be>
 8017db2:	6066      	str	r6, [r4, #4]
 8017db4:	2b07      	cmp	r3, #7
 8017db6:	4416      	add	r6, r2
 8017db8:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8017dbc:	dd3a      	ble.n	8017e34 <_vfprintf_r+0x11e4>
 8017dbe:	aa22      	add	r2, sp, #136	; 0x88
 8017dc0:	4649      	mov	r1, r9
 8017dc2:	4650      	mov	r0, sl
 8017dc4:	f7fe fa39 	bl	801623a <__sprint_r>
 8017dc8:	2800      	cmp	r0, #0
 8017dca:	f040 8115 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017dce:	ac25      	add	r4, sp, #148	; 0x94
 8017dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017dd2:	781b      	ldrb	r3, [r3, #0]
 8017dd4:	441d      	add	r5, r3
 8017dd6:	e740      	b.n	8017c5a <_vfprintf_r+0x100a>
 8017dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017dda:	3b01      	subs	r3, #1
 8017ddc:	930a      	str	r3, [sp, #40]	; 0x28
 8017dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017de0:	3b01      	subs	r3, #1
 8017de2:	9309      	str	r3, [sp, #36]	; 0x24
 8017de4:	e7b0      	b.n	8017d48 <_vfprintf_r+0x10f8>
 8017de6:	aa22      	add	r2, sp, #136	; 0x88
 8017de8:	4649      	mov	r1, r9
 8017dea:	4650      	mov	r0, sl
 8017dec:	f7fe fa25 	bl	801623a <__sprint_r>
 8017df0:	2800      	cmp	r0, #0
 8017df2:	f040 8101 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017df6:	ac25      	add	r4, sp, #148	; 0x94
 8017df8:	e7b4      	b.n	8017d64 <_vfprintf_r+0x1114>
 8017dfa:	aa22      	add	r2, sp, #136	; 0x88
 8017dfc:	4649      	mov	r1, r9
 8017dfe:	4650      	mov	r0, sl
 8017e00:	f7fe fa1b 	bl	801623a <__sprint_r>
 8017e04:	2800      	cmp	r0, #0
 8017e06:	f040 80f7 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017e0a:	ac25      	add	r4, sp, #148	; 0x94
 8017e0c:	e7c0      	b.n	8017d90 <_vfprintf_r+0x1140>
 8017e0e:	2010      	movs	r0, #16
 8017e10:	4402      	add	r2, r0
 8017e12:	2b07      	cmp	r3, #7
 8017e14:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017e18:	6060      	str	r0, [r4, #4]
 8017e1a:	dd08      	ble.n	8017e2e <_vfprintf_r+0x11de>
 8017e1c:	aa22      	add	r2, sp, #136	; 0x88
 8017e1e:	4649      	mov	r1, r9
 8017e20:	4650      	mov	r0, sl
 8017e22:	f7fe fa0a 	bl	801623a <__sprint_r>
 8017e26:	2800      	cmp	r0, #0
 8017e28:	f040 80e6 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017e2c:	a925      	add	r1, sp, #148	; 0x94
 8017e2e:	3e10      	subs	r6, #16
 8017e30:	460c      	mov	r4, r1
 8017e32:	e7b4      	b.n	8017d9e <_vfprintf_r+0x114e>
 8017e34:	460c      	mov	r4, r1
 8017e36:	e7cb      	b.n	8017dd0 <_vfprintf_r+0x1180>
 8017e38:	aa22      	add	r2, sp, #136	; 0x88
 8017e3a:	4649      	mov	r1, r9
 8017e3c:	4650      	mov	r0, sl
 8017e3e:	f7fe f9fc 	bl	801623a <__sprint_r>
 8017e42:	2800      	cmp	r0, #0
 8017e44:	f040 80d8 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017e48:	ac25      	add	r4, sp, #148	; 0x94
 8017e4a:	e727      	b.n	8017c9c <_vfprintf_r+0x104c>
 8017e4c:	aa22      	add	r2, sp, #136	; 0x88
 8017e4e:	4649      	mov	r1, r9
 8017e50:	4650      	mov	r0, sl
 8017e52:	f7fe f9f2 	bl	801623a <__sprint_r>
 8017e56:	2800      	cmp	r0, #0
 8017e58:	f040 80ce 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017e5c:	ac25      	add	r4, sp, #148	; 0x94
 8017e5e:	e734      	b.n	8017cca <_vfprintf_r+0x107a>
 8017e60:	3210      	adds	r2, #16
 8017e62:	2b07      	cmp	r3, #7
 8017e64:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017e68:	6067      	str	r7, [r4, #4]
 8017e6a:	dd08      	ble.n	8017e7e <_vfprintf_r+0x122e>
 8017e6c:	aa22      	add	r2, sp, #136	; 0x88
 8017e6e:	4649      	mov	r1, r9
 8017e70:	4650      	mov	r0, sl
 8017e72:	f7fe f9e2 	bl	801623a <__sprint_r>
 8017e76:	2800      	cmp	r0, #0
 8017e78:	f040 80be 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017e7c:	a925      	add	r1, sp, #148	; 0x94
 8017e7e:	3d10      	subs	r5, #16
 8017e80:	460c      	mov	r4, r1
 8017e82:	e72e      	b.n	8017ce2 <_vfprintf_r+0x1092>
 8017e84:	08021c1c 	.word	0x08021c1c
 8017e88:	9a05      	ldr	r2, [sp, #20]
 8017e8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017e8c:	2a01      	cmp	r2, #1
 8017e8e:	f106 0601 	add.w	r6, r6, #1
 8017e92:	f103 0301 	add.w	r3, r3, #1
 8017e96:	f104 0508 	add.w	r5, r4, #8
 8017e9a:	dc02      	bgt.n	8017ea2 <_vfprintf_r+0x1252>
 8017e9c:	f01b 0f01 	tst.w	fp, #1
 8017ea0:	d07e      	beq.n	8017fa0 <_vfprintf_r+0x1350>
 8017ea2:	2201      	movs	r2, #1
 8017ea4:	2b07      	cmp	r3, #7
 8017ea6:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8017eaa:	f8c4 8000 	str.w	r8, [r4]
 8017eae:	6062      	str	r2, [r4, #4]
 8017eb0:	dd08      	ble.n	8017ec4 <_vfprintf_r+0x1274>
 8017eb2:	aa22      	add	r2, sp, #136	; 0x88
 8017eb4:	4649      	mov	r1, r9
 8017eb6:	4650      	mov	r0, sl
 8017eb8:	f7fe f9bf 	bl	801623a <__sprint_r>
 8017ebc:	2800      	cmp	r0, #0
 8017ebe:	f040 809b 	bne.w	8017ff8 <_vfprintf_r+0x13a8>
 8017ec2:	ad25      	add	r5, sp, #148	; 0x94
 8017ec4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017ec6:	602b      	str	r3, [r5, #0]
 8017ec8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017eca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017ecc:	606b      	str	r3, [r5, #4]
 8017ece:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017ed0:	4413      	add	r3, r2
 8017ed2:	9324      	str	r3, [sp, #144]	; 0x90
 8017ed4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017ed6:	3301      	adds	r3, #1
 8017ed8:	2b07      	cmp	r3, #7
 8017eda:	9323      	str	r3, [sp, #140]	; 0x8c
 8017edc:	dc32      	bgt.n	8017f44 <_vfprintf_r+0x12f4>
 8017ede:	3508      	adds	r5, #8
 8017ee0:	9b05      	ldr	r3, [sp, #20]
 8017ee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017ee6:	1e5c      	subs	r4, r3, #1
 8017ee8:	2200      	movs	r2, #0
 8017eea:	2300      	movs	r3, #0
 8017eec:	f7e8 fdec 	bl	8000ac8 <__aeabi_dcmpeq>
 8017ef0:	2800      	cmp	r0, #0
 8017ef2:	d130      	bne.n	8017f56 <_vfprintf_r+0x1306>
 8017ef4:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8017ef6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017ef8:	9a05      	ldr	r2, [sp, #20]
 8017efa:	3101      	adds	r1, #1
 8017efc:	3b01      	subs	r3, #1
 8017efe:	f108 0001 	add.w	r0, r8, #1
 8017f02:	4413      	add	r3, r2
 8017f04:	2907      	cmp	r1, #7
 8017f06:	e9c5 0400 	strd	r0, r4, [r5]
 8017f0a:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 8017f0e:	dd50      	ble.n	8017fb2 <_vfprintf_r+0x1362>
 8017f10:	aa22      	add	r2, sp, #136	; 0x88
 8017f12:	4649      	mov	r1, r9
 8017f14:	4650      	mov	r0, sl
 8017f16:	f7fe f990 	bl	801623a <__sprint_r>
 8017f1a:	2800      	cmp	r0, #0
 8017f1c:	d16c      	bne.n	8017ff8 <_vfprintf_r+0x13a8>
 8017f1e:	ad25      	add	r5, sp, #148	; 0x94
 8017f20:	ab1e      	add	r3, sp, #120	; 0x78
 8017f22:	602b      	str	r3, [r5, #0]
 8017f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017f26:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8017f28:	606b      	str	r3, [r5, #4]
 8017f2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017f2c:	4413      	add	r3, r2
 8017f2e:	9324      	str	r3, [sp, #144]	; 0x90
 8017f30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017f32:	3301      	adds	r3, #1
 8017f34:	2b07      	cmp	r3, #7
 8017f36:	9323      	str	r3, [sp, #140]	; 0x8c
 8017f38:	f73f adb5 	bgt.w	8017aa6 <_vfprintf_r+0xe56>
 8017f3c:	f105 0408 	add.w	r4, r5, #8
 8017f40:	f7ff baba 	b.w	80174b8 <_vfprintf_r+0x868>
 8017f44:	aa22      	add	r2, sp, #136	; 0x88
 8017f46:	4649      	mov	r1, r9
 8017f48:	4650      	mov	r0, sl
 8017f4a:	f7fe f976 	bl	801623a <__sprint_r>
 8017f4e:	2800      	cmp	r0, #0
 8017f50:	d152      	bne.n	8017ff8 <_vfprintf_r+0x13a8>
 8017f52:	ad25      	add	r5, sp, #148	; 0x94
 8017f54:	e7c4      	b.n	8017ee0 <_vfprintf_r+0x1290>
 8017f56:	2c00      	cmp	r4, #0
 8017f58:	dde2      	ble.n	8017f20 <_vfprintf_r+0x12d0>
 8017f5a:	4e58      	ldr	r6, [pc, #352]	; (80180bc <_vfprintf_r+0x146c>)
 8017f5c:	2710      	movs	r7, #16
 8017f5e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017f62:	2c10      	cmp	r4, #16
 8017f64:	f103 0301 	add.w	r3, r3, #1
 8017f68:	f105 0108 	add.w	r1, r5, #8
 8017f6c:	602e      	str	r6, [r5, #0]
 8017f6e:	dc07      	bgt.n	8017f80 <_vfprintf_r+0x1330>
 8017f70:	606c      	str	r4, [r5, #4]
 8017f72:	2b07      	cmp	r3, #7
 8017f74:	4414      	add	r4, r2
 8017f76:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8017f7a:	dcc9      	bgt.n	8017f10 <_vfprintf_r+0x12c0>
 8017f7c:	460d      	mov	r5, r1
 8017f7e:	e7cf      	b.n	8017f20 <_vfprintf_r+0x12d0>
 8017f80:	3210      	adds	r2, #16
 8017f82:	2b07      	cmp	r3, #7
 8017f84:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017f88:	606f      	str	r7, [r5, #4]
 8017f8a:	dd06      	ble.n	8017f9a <_vfprintf_r+0x134a>
 8017f8c:	aa22      	add	r2, sp, #136	; 0x88
 8017f8e:	4649      	mov	r1, r9
 8017f90:	4650      	mov	r0, sl
 8017f92:	f7fe f952 	bl	801623a <__sprint_r>
 8017f96:	bb78      	cbnz	r0, 8017ff8 <_vfprintf_r+0x13a8>
 8017f98:	a925      	add	r1, sp, #148	; 0x94
 8017f9a:	3c10      	subs	r4, #16
 8017f9c:	460d      	mov	r5, r1
 8017f9e:	e7de      	b.n	8017f5e <_vfprintf_r+0x130e>
 8017fa0:	2201      	movs	r2, #1
 8017fa2:	2b07      	cmp	r3, #7
 8017fa4:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8017fa8:	f8c4 8000 	str.w	r8, [r4]
 8017fac:	6062      	str	r2, [r4, #4]
 8017fae:	ddb7      	ble.n	8017f20 <_vfprintf_r+0x12d0>
 8017fb0:	e7ae      	b.n	8017f10 <_vfprintf_r+0x12c0>
 8017fb2:	3508      	adds	r5, #8
 8017fb4:	e7b4      	b.n	8017f20 <_vfprintf_r+0x12d0>
 8017fb6:	460c      	mov	r4, r1
 8017fb8:	f7ff ba7e 	b.w	80174b8 <_vfprintf_r+0x868>
 8017fbc:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8017fc0:	1a9d      	subs	r5, r3, r2
 8017fc2:	2d00      	cmp	r5, #0
 8017fc4:	f77f aa7c 	ble.w	80174c0 <_vfprintf_r+0x870>
 8017fc8:	4e3d      	ldr	r6, [pc, #244]	; (80180c0 <_vfprintf_r+0x1470>)
 8017fca:	2710      	movs	r7, #16
 8017fcc:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8017fd0:	2d10      	cmp	r5, #16
 8017fd2:	f103 0301 	add.w	r3, r3, #1
 8017fd6:	6026      	str	r6, [r4, #0]
 8017fd8:	dc18      	bgt.n	801800c <_vfprintf_r+0x13bc>
 8017fda:	6065      	str	r5, [r4, #4]
 8017fdc:	2b07      	cmp	r3, #7
 8017fde:	4415      	add	r5, r2
 8017fe0:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8017fe4:	f77f aa6c 	ble.w	80174c0 <_vfprintf_r+0x870>
 8017fe8:	aa22      	add	r2, sp, #136	; 0x88
 8017fea:	4649      	mov	r1, r9
 8017fec:	4650      	mov	r0, sl
 8017fee:	f7fe f924 	bl	801623a <__sprint_r>
 8017ff2:	2800      	cmp	r0, #0
 8017ff4:	f43f aa64 	beq.w	80174c0 <_vfprintf_r+0x870>
 8017ff8:	9b03      	ldr	r3, [sp, #12]
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	f43f a879 	beq.w	80170f2 <_vfprintf_r+0x4a2>
 8018000:	4619      	mov	r1, r3
 8018002:	4650      	mov	r0, sl
 8018004:	f001 f9f4 	bl	80193f0 <_free_r>
 8018008:	f7ff b873 	b.w	80170f2 <_vfprintf_r+0x4a2>
 801800c:	3210      	adds	r2, #16
 801800e:	2b07      	cmp	r3, #7
 8018010:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018014:	6067      	str	r7, [r4, #4]
 8018016:	dc02      	bgt.n	801801e <_vfprintf_r+0x13ce>
 8018018:	3408      	adds	r4, #8
 801801a:	3d10      	subs	r5, #16
 801801c:	e7d6      	b.n	8017fcc <_vfprintf_r+0x137c>
 801801e:	aa22      	add	r2, sp, #136	; 0x88
 8018020:	4649      	mov	r1, r9
 8018022:	4650      	mov	r0, sl
 8018024:	f7fe f909 	bl	801623a <__sprint_r>
 8018028:	2800      	cmp	r0, #0
 801802a:	d1e5      	bne.n	8017ff8 <_vfprintf_r+0x13a8>
 801802c:	ac25      	add	r4, sp, #148	; 0x94
 801802e:	e7f4      	b.n	801801a <_vfprintf_r+0x13ca>
 8018030:	9903      	ldr	r1, [sp, #12]
 8018032:	4650      	mov	r0, sl
 8018034:	f001 f9dc 	bl	80193f0 <_free_r>
 8018038:	f7ff ba5a 	b.w	80174f0 <_vfprintf_r+0x8a0>
 801803c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801803e:	b91b      	cbnz	r3, 8018048 <_vfprintf_r+0x13f8>
 8018040:	2300      	movs	r3, #0
 8018042:	9323      	str	r3, [sp, #140]	; 0x8c
 8018044:	f7ff b855 	b.w	80170f2 <_vfprintf_r+0x4a2>
 8018048:	aa22      	add	r2, sp, #136	; 0x88
 801804a:	4649      	mov	r1, r9
 801804c:	4650      	mov	r0, sl
 801804e:	f7fe f8f4 	bl	801623a <__sprint_r>
 8018052:	2800      	cmp	r0, #0
 8018054:	d0f4      	beq.n	8018040 <_vfprintf_r+0x13f0>
 8018056:	f7ff b84c 	b.w	80170f2 <_vfprintf_r+0x4a2>
 801805a:	ea56 0205 	orrs.w	r2, r6, r5
 801805e:	465f      	mov	r7, fp
 8018060:	f43f ab70 	beq.w	8017744 <_vfprintf_r+0xaf4>
 8018064:	2b01      	cmp	r3, #1
 8018066:	f43f ac0d 	beq.w	8017884 <_vfprintf_r+0xc34>
 801806a:	2b02      	cmp	r3, #2
 801806c:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8018070:	f43f ac54 	beq.w	801791c <_vfprintf_r+0xccc>
 8018074:	f006 0307 	and.w	r3, r6, #7
 8018078:	08f6      	lsrs	r6, r6, #3
 801807a:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 801807e:	08ed      	lsrs	r5, r5, #3
 8018080:	3330      	adds	r3, #48	; 0x30
 8018082:	ea56 0105 	orrs.w	r1, r6, r5
 8018086:	4642      	mov	r2, r8
 8018088:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801808c:	d1f2      	bne.n	8018074 <_vfprintf_r+0x1424>
 801808e:	07f8      	lsls	r0, r7, #31
 8018090:	d506      	bpl.n	80180a0 <_vfprintf_r+0x1450>
 8018092:	2b30      	cmp	r3, #48	; 0x30
 8018094:	d004      	beq.n	80180a0 <_vfprintf_r+0x1450>
 8018096:	2330      	movs	r3, #48	; 0x30
 8018098:	f808 3c01 	strb.w	r3, [r8, #-1]
 801809c:	f1a2 0802 	sub.w	r8, r2, #2
 80180a0:	ab4e      	add	r3, sp, #312	; 0x138
 80180a2:	eba3 0308 	sub.w	r3, r3, r8
 80180a6:	9e04      	ldr	r6, [sp, #16]
 80180a8:	9304      	str	r3, [sp, #16]
 80180aa:	2300      	movs	r3, #0
 80180ac:	46bb      	mov	fp, r7
 80180ae:	9303      	str	r3, [sp, #12]
 80180b0:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80180b4:	461d      	mov	r5, r3
 80180b6:	f7ff b945 	b.w	8017344 <_vfprintf_r+0x6f4>
 80180ba:	bf00      	nop
 80180bc:	08021c1c 	.word	0x08021c1c
 80180c0:	08021c0c 	.word	0x08021c0c

080180c4 <__sbprintf>:
 80180c4:	b570      	push	{r4, r5, r6, lr}
 80180c6:	460c      	mov	r4, r1
 80180c8:	8989      	ldrh	r1, [r1, #12]
 80180ca:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80180ce:	f021 0102 	bic.w	r1, r1, #2
 80180d2:	f8ad 1014 	strh.w	r1, [sp, #20]
 80180d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80180d8:	911b      	str	r1, [sp, #108]	; 0x6c
 80180da:	89e1      	ldrh	r1, [r4, #14]
 80180dc:	f8ad 1016 	strh.w	r1, [sp, #22]
 80180e0:	69e1      	ldr	r1, [r4, #28]
 80180e2:	9109      	str	r1, [sp, #36]	; 0x24
 80180e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80180e6:	910b      	str	r1, [sp, #44]	; 0x2c
 80180e8:	a91c      	add	r1, sp, #112	; 0x70
 80180ea:	9102      	str	r1, [sp, #8]
 80180ec:	9106      	str	r1, [sp, #24]
 80180ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80180f2:	4606      	mov	r6, r0
 80180f4:	9104      	str	r1, [sp, #16]
 80180f6:	9107      	str	r1, [sp, #28]
 80180f8:	a818      	add	r0, sp, #96	; 0x60
 80180fa:	2100      	movs	r1, #0
 80180fc:	e9cd 3200 	strd	r3, r2, [sp]
 8018100:	9108      	str	r1, [sp, #32]
 8018102:	f7fc f909 	bl	8014318 <__retarget_lock_init_recursive>
 8018106:	e9dd 3200 	ldrd	r3, r2, [sp]
 801810a:	a902      	add	r1, sp, #8
 801810c:	4630      	mov	r0, r6
 801810e:	f7fe fd9f 	bl	8016c50 <_vfprintf_r>
 8018112:	1e05      	subs	r5, r0, #0
 8018114:	db07      	blt.n	8018126 <__sbprintf+0x62>
 8018116:	a902      	add	r1, sp, #8
 8018118:	4630      	mov	r0, r6
 801811a:	f001 f801 	bl	8019120 <_fflush_r>
 801811e:	2800      	cmp	r0, #0
 8018120:	bf18      	it	ne
 8018122:	f04f 35ff 	movne.w	r5, #4294967295
 8018126:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 801812a:	9818      	ldr	r0, [sp, #96]	; 0x60
 801812c:	065b      	lsls	r3, r3, #25
 801812e:	bf42      	ittt	mi
 8018130:	89a3      	ldrhmi	r3, [r4, #12]
 8018132:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8018136:	81a3      	strhmi	r3, [r4, #12]
 8018138:	f7fc f8ef 	bl	801431a <__retarget_lock_close_recursive>
 801813c:	4628      	mov	r0, r5
 801813e:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8018142:	bd70      	pop	{r4, r5, r6, pc}

08018144 <vprintf>:
 8018144:	460b      	mov	r3, r1
 8018146:	4903      	ldr	r1, [pc, #12]	; (8018154 <vprintf+0x10>)
 8018148:	4602      	mov	r2, r0
 801814a:	6808      	ldr	r0, [r1, #0]
 801814c:	6881      	ldr	r1, [r0, #8]
 801814e:	f7fe bd7f 	b.w	8016c50 <_vfprintf_r>
 8018152:	bf00      	nop
 8018154:	20000594 	.word	0x20000594

08018158 <_vsnprintf_r>:
 8018158:	b530      	push	{r4, r5, lr}
 801815a:	4614      	mov	r4, r2
 801815c:	2c00      	cmp	r4, #0
 801815e:	b09b      	sub	sp, #108	; 0x6c
 8018160:	4605      	mov	r5, r0
 8018162:	461a      	mov	r2, r3
 8018164:	da05      	bge.n	8018172 <_vsnprintf_r+0x1a>
 8018166:	238b      	movs	r3, #139	; 0x8b
 8018168:	6003      	str	r3, [r0, #0]
 801816a:	f04f 30ff 	mov.w	r0, #4294967295
 801816e:	b01b      	add	sp, #108	; 0x6c
 8018170:	bd30      	pop	{r4, r5, pc}
 8018172:	f44f 7302 	mov.w	r3, #520	; 0x208
 8018176:	f8ad 300c 	strh.w	r3, [sp, #12]
 801817a:	bf14      	ite	ne
 801817c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018180:	4623      	moveq	r3, r4
 8018182:	9302      	str	r3, [sp, #8]
 8018184:	9305      	str	r3, [sp, #20]
 8018186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801818a:	9100      	str	r1, [sp, #0]
 801818c:	9104      	str	r1, [sp, #16]
 801818e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8018192:	4669      	mov	r1, sp
 8018194:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8018196:	f7fc fe5f 	bl	8014e58 <_svfprintf_r>
 801819a:	1c43      	adds	r3, r0, #1
 801819c:	bfbc      	itt	lt
 801819e:	238b      	movlt	r3, #139	; 0x8b
 80181a0:	602b      	strlt	r3, [r5, #0]
 80181a2:	2c00      	cmp	r4, #0
 80181a4:	d0e3      	beq.n	801816e <_vsnprintf_r+0x16>
 80181a6:	9b00      	ldr	r3, [sp, #0]
 80181a8:	2200      	movs	r2, #0
 80181aa:	701a      	strb	r2, [r3, #0]
 80181ac:	e7df      	b.n	801816e <_vsnprintf_r+0x16>
	...

080181b0 <vsnprintf>:
 80181b0:	b507      	push	{r0, r1, r2, lr}
 80181b2:	9300      	str	r3, [sp, #0]
 80181b4:	4613      	mov	r3, r2
 80181b6:	460a      	mov	r2, r1
 80181b8:	4601      	mov	r1, r0
 80181ba:	4803      	ldr	r0, [pc, #12]	; (80181c8 <vsnprintf+0x18>)
 80181bc:	6800      	ldr	r0, [r0, #0]
 80181be:	f7ff ffcb 	bl	8018158 <_vsnprintf_r>
 80181c2:	b003      	add	sp, #12
 80181c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80181c8:	20000594 	.word	0x20000594

080181cc <__swbuf_r>:
 80181cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181ce:	460e      	mov	r6, r1
 80181d0:	4614      	mov	r4, r2
 80181d2:	4605      	mov	r5, r0
 80181d4:	b118      	cbz	r0, 80181de <__swbuf_r+0x12>
 80181d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80181d8:	b90b      	cbnz	r3, 80181de <__swbuf_r+0x12>
 80181da:	f001 f80d 	bl	80191f8 <__sinit>
 80181de:	69a3      	ldr	r3, [r4, #24]
 80181e0:	60a3      	str	r3, [r4, #8]
 80181e2:	89a3      	ldrh	r3, [r4, #12]
 80181e4:	0719      	lsls	r1, r3, #28
 80181e6:	d529      	bpl.n	801823c <__swbuf_r+0x70>
 80181e8:	6923      	ldr	r3, [r4, #16]
 80181ea:	b33b      	cbz	r3, 801823c <__swbuf_r+0x70>
 80181ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80181f0:	b2f6      	uxtb	r6, r6
 80181f2:	049a      	lsls	r2, r3, #18
 80181f4:	4637      	mov	r7, r6
 80181f6:	d52a      	bpl.n	801824e <__swbuf_r+0x82>
 80181f8:	6823      	ldr	r3, [r4, #0]
 80181fa:	6920      	ldr	r0, [r4, #16]
 80181fc:	1a18      	subs	r0, r3, r0
 80181fe:	6963      	ldr	r3, [r4, #20]
 8018200:	4283      	cmp	r3, r0
 8018202:	dc04      	bgt.n	801820e <__swbuf_r+0x42>
 8018204:	4621      	mov	r1, r4
 8018206:	4628      	mov	r0, r5
 8018208:	f000 ff8a 	bl	8019120 <_fflush_r>
 801820c:	b9e0      	cbnz	r0, 8018248 <__swbuf_r+0x7c>
 801820e:	68a3      	ldr	r3, [r4, #8]
 8018210:	3b01      	subs	r3, #1
 8018212:	60a3      	str	r3, [r4, #8]
 8018214:	6823      	ldr	r3, [r4, #0]
 8018216:	1c5a      	adds	r2, r3, #1
 8018218:	6022      	str	r2, [r4, #0]
 801821a:	701e      	strb	r6, [r3, #0]
 801821c:	6962      	ldr	r2, [r4, #20]
 801821e:	1c43      	adds	r3, r0, #1
 8018220:	429a      	cmp	r2, r3
 8018222:	d004      	beq.n	801822e <__swbuf_r+0x62>
 8018224:	89a3      	ldrh	r3, [r4, #12]
 8018226:	07db      	lsls	r3, r3, #31
 8018228:	d506      	bpl.n	8018238 <__swbuf_r+0x6c>
 801822a:	2e0a      	cmp	r6, #10
 801822c:	d104      	bne.n	8018238 <__swbuf_r+0x6c>
 801822e:	4621      	mov	r1, r4
 8018230:	4628      	mov	r0, r5
 8018232:	f000 ff75 	bl	8019120 <_fflush_r>
 8018236:	b938      	cbnz	r0, 8018248 <__swbuf_r+0x7c>
 8018238:	4638      	mov	r0, r7
 801823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801823c:	4621      	mov	r1, r4
 801823e:	4628      	mov	r0, r5
 8018240:	f000 f80e 	bl	8018260 <__swsetup_r>
 8018244:	2800      	cmp	r0, #0
 8018246:	d0d1      	beq.n	80181ec <__swbuf_r+0x20>
 8018248:	f04f 37ff 	mov.w	r7, #4294967295
 801824c:	e7f4      	b.n	8018238 <__swbuf_r+0x6c>
 801824e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018252:	81a3      	strh	r3, [r4, #12]
 8018254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018256:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801825a:	6663      	str	r3, [r4, #100]	; 0x64
 801825c:	e7cc      	b.n	80181f8 <__swbuf_r+0x2c>
	...

08018260 <__swsetup_r>:
 8018260:	b538      	push	{r3, r4, r5, lr}
 8018262:	4b2a      	ldr	r3, [pc, #168]	; (801830c <__swsetup_r+0xac>)
 8018264:	4605      	mov	r5, r0
 8018266:	6818      	ldr	r0, [r3, #0]
 8018268:	460c      	mov	r4, r1
 801826a:	b118      	cbz	r0, 8018274 <__swsetup_r+0x14>
 801826c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801826e:	b90b      	cbnz	r3, 8018274 <__swsetup_r+0x14>
 8018270:	f000 ffc2 	bl	80191f8 <__sinit>
 8018274:	89a3      	ldrh	r3, [r4, #12]
 8018276:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801827a:	0718      	lsls	r0, r3, #28
 801827c:	d422      	bmi.n	80182c4 <__swsetup_r+0x64>
 801827e:	06d9      	lsls	r1, r3, #27
 8018280:	d407      	bmi.n	8018292 <__swsetup_r+0x32>
 8018282:	2309      	movs	r3, #9
 8018284:	602b      	str	r3, [r5, #0]
 8018286:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801828a:	81a3      	strh	r3, [r4, #12]
 801828c:	f04f 30ff 	mov.w	r0, #4294967295
 8018290:	e034      	b.n	80182fc <__swsetup_r+0x9c>
 8018292:	0758      	lsls	r0, r3, #29
 8018294:	d512      	bpl.n	80182bc <__swsetup_r+0x5c>
 8018296:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018298:	b141      	cbz	r1, 80182ac <__swsetup_r+0x4c>
 801829a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801829e:	4299      	cmp	r1, r3
 80182a0:	d002      	beq.n	80182a8 <__swsetup_r+0x48>
 80182a2:	4628      	mov	r0, r5
 80182a4:	f001 f8a4 	bl	80193f0 <_free_r>
 80182a8:	2300      	movs	r3, #0
 80182aa:	6323      	str	r3, [r4, #48]	; 0x30
 80182ac:	89a3      	ldrh	r3, [r4, #12]
 80182ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80182b2:	81a3      	strh	r3, [r4, #12]
 80182b4:	2300      	movs	r3, #0
 80182b6:	6063      	str	r3, [r4, #4]
 80182b8:	6923      	ldr	r3, [r4, #16]
 80182ba:	6023      	str	r3, [r4, #0]
 80182bc:	89a3      	ldrh	r3, [r4, #12]
 80182be:	f043 0308 	orr.w	r3, r3, #8
 80182c2:	81a3      	strh	r3, [r4, #12]
 80182c4:	6923      	ldr	r3, [r4, #16]
 80182c6:	b94b      	cbnz	r3, 80182dc <__swsetup_r+0x7c>
 80182c8:	89a3      	ldrh	r3, [r4, #12]
 80182ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80182ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80182d2:	d003      	beq.n	80182dc <__swsetup_r+0x7c>
 80182d4:	4621      	mov	r1, r4
 80182d6:	4628      	mov	r0, r5
 80182d8:	f001 f9a0 	bl	801961c <__smakebuf_r>
 80182dc:	89a0      	ldrh	r0, [r4, #12]
 80182de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80182e2:	f010 0301 	ands.w	r3, r0, #1
 80182e6:	d00a      	beq.n	80182fe <__swsetup_r+0x9e>
 80182e8:	2300      	movs	r3, #0
 80182ea:	60a3      	str	r3, [r4, #8]
 80182ec:	6963      	ldr	r3, [r4, #20]
 80182ee:	425b      	negs	r3, r3
 80182f0:	61a3      	str	r3, [r4, #24]
 80182f2:	6923      	ldr	r3, [r4, #16]
 80182f4:	b943      	cbnz	r3, 8018308 <__swsetup_r+0xa8>
 80182f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80182fa:	d1c4      	bne.n	8018286 <__swsetup_r+0x26>
 80182fc:	bd38      	pop	{r3, r4, r5, pc}
 80182fe:	0781      	lsls	r1, r0, #30
 8018300:	bf58      	it	pl
 8018302:	6963      	ldrpl	r3, [r4, #20]
 8018304:	60a3      	str	r3, [r4, #8]
 8018306:	e7f4      	b.n	80182f2 <__swsetup_r+0x92>
 8018308:	2000      	movs	r0, #0
 801830a:	e7f7      	b.n	80182fc <__swsetup_r+0x9c>
 801830c:	20000594 	.word	0x20000594

08018310 <register_fini>:
 8018310:	4b02      	ldr	r3, [pc, #8]	; (801831c <register_fini+0xc>)
 8018312:	b113      	cbz	r3, 801831a <register_fini+0xa>
 8018314:	4802      	ldr	r0, [pc, #8]	; (8018320 <register_fini+0x10>)
 8018316:	f000 b80c 	b.w	8018332 <atexit>
 801831a:	4770      	bx	lr
 801831c:	00000000 	.word	0x00000000
 8018320:	08019249 	.word	0x08019249

08018324 <abort>:
 8018324:	b508      	push	{r3, lr}
 8018326:	2006      	movs	r0, #6
 8018328:	f001 fd6a 	bl	8019e00 <raise>
 801832c:	2001      	movs	r0, #1
 801832e:	f003 f8d7 	bl	801b4e0 <_exit>

08018332 <atexit>:
 8018332:	2300      	movs	r3, #0
 8018334:	4601      	mov	r1, r0
 8018336:	461a      	mov	r2, r3
 8018338:	4618      	mov	r0, r3
 801833a:	f001 be85 	b.w	801a048 <__register_exitproc>

0801833e <quorem>:
 801833e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018342:	6903      	ldr	r3, [r0, #16]
 8018344:	690c      	ldr	r4, [r1, #16]
 8018346:	42a3      	cmp	r3, r4
 8018348:	4607      	mov	r7, r0
 801834a:	f2c0 8081 	blt.w	8018450 <quorem+0x112>
 801834e:	3c01      	subs	r4, #1
 8018350:	f101 0814 	add.w	r8, r1, #20
 8018354:	f100 0514 	add.w	r5, r0, #20
 8018358:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801835c:	9301      	str	r3, [sp, #4]
 801835e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018362:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018366:	3301      	adds	r3, #1
 8018368:	429a      	cmp	r2, r3
 801836a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801836e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018372:	fbb2 f6f3 	udiv	r6, r2, r3
 8018376:	d331      	bcc.n	80183dc <quorem+0x9e>
 8018378:	f04f 0e00 	mov.w	lr, #0
 801837c:	4640      	mov	r0, r8
 801837e:	46ac      	mov	ip, r5
 8018380:	46f2      	mov	sl, lr
 8018382:	f850 2b04 	ldr.w	r2, [r0], #4
 8018386:	b293      	uxth	r3, r2
 8018388:	fb06 e303 	mla	r3, r6, r3, lr
 801838c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8018390:	b29b      	uxth	r3, r3
 8018392:	ebaa 0303 	sub.w	r3, sl, r3
 8018396:	f8dc a000 	ldr.w	sl, [ip]
 801839a:	0c12      	lsrs	r2, r2, #16
 801839c:	fa13 f38a 	uxtah	r3, r3, sl
 80183a0:	fb06 e202 	mla	r2, r6, r2, lr
 80183a4:	9300      	str	r3, [sp, #0]
 80183a6:	9b00      	ldr	r3, [sp, #0]
 80183a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80183ac:	b292      	uxth	r2, r2
 80183ae:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80183b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80183b6:	f8bd 3000 	ldrh.w	r3, [sp]
 80183ba:	4581      	cmp	r9, r0
 80183bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80183c0:	f84c 3b04 	str.w	r3, [ip], #4
 80183c4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80183c8:	d2db      	bcs.n	8018382 <quorem+0x44>
 80183ca:	f855 300b 	ldr.w	r3, [r5, fp]
 80183ce:	b92b      	cbnz	r3, 80183dc <quorem+0x9e>
 80183d0:	9b01      	ldr	r3, [sp, #4]
 80183d2:	3b04      	subs	r3, #4
 80183d4:	429d      	cmp	r5, r3
 80183d6:	461a      	mov	r2, r3
 80183d8:	d32e      	bcc.n	8018438 <quorem+0xfa>
 80183da:	613c      	str	r4, [r7, #16]
 80183dc:	4638      	mov	r0, r7
 80183de:	f001 fbab 	bl	8019b38 <__mcmp>
 80183e2:	2800      	cmp	r0, #0
 80183e4:	db24      	blt.n	8018430 <quorem+0xf2>
 80183e6:	3601      	adds	r6, #1
 80183e8:	4628      	mov	r0, r5
 80183ea:	f04f 0c00 	mov.w	ip, #0
 80183ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80183f2:	f8d0 e000 	ldr.w	lr, [r0]
 80183f6:	b293      	uxth	r3, r2
 80183f8:	ebac 0303 	sub.w	r3, ip, r3
 80183fc:	0c12      	lsrs	r2, r2, #16
 80183fe:	fa13 f38e 	uxtah	r3, r3, lr
 8018402:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8018406:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801840a:	b29b      	uxth	r3, r3
 801840c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018410:	45c1      	cmp	r9, r8
 8018412:	f840 3b04 	str.w	r3, [r0], #4
 8018416:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801841a:	d2e8      	bcs.n	80183ee <quorem+0xb0>
 801841c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018420:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018424:	b922      	cbnz	r2, 8018430 <quorem+0xf2>
 8018426:	3b04      	subs	r3, #4
 8018428:	429d      	cmp	r5, r3
 801842a:	461a      	mov	r2, r3
 801842c:	d30a      	bcc.n	8018444 <quorem+0x106>
 801842e:	613c      	str	r4, [r7, #16]
 8018430:	4630      	mov	r0, r6
 8018432:	b003      	add	sp, #12
 8018434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018438:	6812      	ldr	r2, [r2, #0]
 801843a:	3b04      	subs	r3, #4
 801843c:	2a00      	cmp	r2, #0
 801843e:	d1cc      	bne.n	80183da <quorem+0x9c>
 8018440:	3c01      	subs	r4, #1
 8018442:	e7c7      	b.n	80183d4 <quorem+0x96>
 8018444:	6812      	ldr	r2, [r2, #0]
 8018446:	3b04      	subs	r3, #4
 8018448:	2a00      	cmp	r2, #0
 801844a:	d1f0      	bne.n	801842e <quorem+0xf0>
 801844c:	3c01      	subs	r4, #1
 801844e:	e7eb      	b.n	8018428 <quorem+0xea>
 8018450:	2000      	movs	r0, #0
 8018452:	e7ee      	b.n	8018432 <quorem+0xf4>
 8018454:	0000      	movs	r0, r0
	...

08018458 <_dtoa_r>:
 8018458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801845c:	ed2d 8b04 	vpush	{d8-d9}
 8018460:	b093      	sub	sp, #76	; 0x4c
 8018462:	ec57 6b10 	vmov	r6, r7, d0
 8018466:	9106      	str	r1, [sp, #24]
 8018468:	6c01      	ldr	r1, [r0, #64]	; 0x40
 801846a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801846c:	9209      	str	r2, [sp, #36]	; 0x24
 801846e:	ee10 aa10 	vmov	sl, s0
 8018472:	4604      	mov	r4, r0
 8018474:	930c      	str	r3, [sp, #48]	; 0x30
 8018476:	46bb      	mov	fp, r7
 8018478:	b141      	cbz	r1, 801848c <_dtoa_r+0x34>
 801847a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801847c:	604a      	str	r2, [r1, #4]
 801847e:	2301      	movs	r3, #1
 8018480:	4093      	lsls	r3, r2
 8018482:	608b      	str	r3, [r1, #8]
 8018484:	f001 f949 	bl	801971a <_Bfree>
 8018488:	2300      	movs	r3, #0
 801848a:	6423      	str	r3, [r4, #64]	; 0x40
 801848c:	1e3b      	subs	r3, r7, #0
 801848e:	bfaa      	itet	ge
 8018490:	2300      	movge	r3, #0
 8018492:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8018496:	602b      	strge	r3, [r5, #0]
 8018498:	4ba3      	ldr	r3, [pc, #652]	; (8018728 <_dtoa_r+0x2d0>)
 801849a:	bfbc      	itt	lt
 801849c:	2201      	movlt	r2, #1
 801849e:	602a      	strlt	r2, [r5, #0]
 80184a0:	ea33 030b 	bics.w	r3, r3, fp
 80184a4:	d11b      	bne.n	80184de <_dtoa_r+0x86>
 80184a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80184a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80184ac:	6013      	str	r3, [r2, #0]
 80184ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80184b2:	4333      	orrs	r3, r6
 80184b4:	f000 8590 	beq.w	8018fd8 <_dtoa_r+0xb80>
 80184b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80184ba:	b90b      	cbnz	r3, 80184c0 <_dtoa_r+0x68>
 80184bc:	4b9b      	ldr	r3, [pc, #620]	; (801872c <_dtoa_r+0x2d4>)
 80184be:	e022      	b.n	8018506 <_dtoa_r+0xae>
 80184c0:	4b9a      	ldr	r3, [pc, #616]	; (801872c <_dtoa_r+0x2d4>)
 80184c2:	9301      	str	r3, [sp, #4]
 80184c4:	3303      	adds	r3, #3
 80184c6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80184c8:	6013      	str	r3, [r2, #0]
 80184ca:	9801      	ldr	r0, [sp, #4]
 80184cc:	b013      	add	sp, #76	; 0x4c
 80184ce:	ecbd 8b04 	vpop	{d8-d9}
 80184d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184d6:	4b96      	ldr	r3, [pc, #600]	; (8018730 <_dtoa_r+0x2d8>)
 80184d8:	9301      	str	r3, [sp, #4]
 80184da:	3308      	adds	r3, #8
 80184dc:	e7f3      	b.n	80184c6 <_dtoa_r+0x6e>
 80184de:	2200      	movs	r2, #0
 80184e0:	2300      	movs	r3, #0
 80184e2:	4650      	mov	r0, sl
 80184e4:	4659      	mov	r1, fp
 80184e6:	f7e8 faef 	bl	8000ac8 <__aeabi_dcmpeq>
 80184ea:	ec4b ab19 	vmov	d9, sl, fp
 80184ee:	4680      	mov	r8, r0
 80184f0:	b158      	cbz	r0, 801850a <_dtoa_r+0xb2>
 80184f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80184f4:	2301      	movs	r3, #1
 80184f6:	6013      	str	r3, [r2, #0]
 80184f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80184fa:	2b00      	cmp	r3, #0
 80184fc:	f000 8569 	beq.w	8018fd2 <_dtoa_r+0xb7a>
 8018500:	488c      	ldr	r0, [pc, #560]	; (8018734 <_dtoa_r+0x2dc>)
 8018502:	6018      	str	r0, [r3, #0]
 8018504:	1e43      	subs	r3, r0, #1
 8018506:	9301      	str	r3, [sp, #4]
 8018508:	e7df      	b.n	80184ca <_dtoa_r+0x72>
 801850a:	ec4b ab10 	vmov	d0, sl, fp
 801850e:	aa10      	add	r2, sp, #64	; 0x40
 8018510:	a911      	add	r1, sp, #68	; 0x44
 8018512:	4620      	mov	r0, r4
 8018514:	f001 fbb6 	bl	8019c84 <__d2b>
 8018518:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801851c:	ee08 0a10 	vmov	s16, r0
 8018520:	2d00      	cmp	r5, #0
 8018522:	f000 8082 	beq.w	801862a <_dtoa_r+0x1d2>
 8018526:	ee19 3a90 	vmov	r3, s19
 801852a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801852e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8018532:	4656      	mov	r6, sl
 8018534:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8018538:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801853c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8018540:	4b7d      	ldr	r3, [pc, #500]	; (8018738 <_dtoa_r+0x2e0>)
 8018542:	2200      	movs	r2, #0
 8018544:	4630      	mov	r0, r6
 8018546:	4639      	mov	r1, r7
 8018548:	f7e7 fe9e 	bl	8000288 <__aeabi_dsub>
 801854c:	a370      	add	r3, pc, #448	; (adr r3, 8018710 <_dtoa_r+0x2b8>)
 801854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018552:	f7e8 f851 	bl	80005f8 <__aeabi_dmul>
 8018556:	a370      	add	r3, pc, #448	; (adr r3, 8018718 <_dtoa_r+0x2c0>)
 8018558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801855c:	f7e7 fe96 	bl	800028c <__adddf3>
 8018560:	4606      	mov	r6, r0
 8018562:	4628      	mov	r0, r5
 8018564:	460f      	mov	r7, r1
 8018566:	f7e7 ffdd 	bl	8000524 <__aeabi_i2d>
 801856a:	a36d      	add	r3, pc, #436	; (adr r3, 8018720 <_dtoa_r+0x2c8>)
 801856c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018570:	f7e8 f842 	bl	80005f8 <__aeabi_dmul>
 8018574:	4602      	mov	r2, r0
 8018576:	460b      	mov	r3, r1
 8018578:	4630      	mov	r0, r6
 801857a:	4639      	mov	r1, r7
 801857c:	f7e7 fe86 	bl	800028c <__adddf3>
 8018580:	4606      	mov	r6, r0
 8018582:	460f      	mov	r7, r1
 8018584:	f7e8 fae8 	bl	8000b58 <__aeabi_d2iz>
 8018588:	2200      	movs	r2, #0
 801858a:	9000      	str	r0, [sp, #0]
 801858c:	2300      	movs	r3, #0
 801858e:	4630      	mov	r0, r6
 8018590:	4639      	mov	r1, r7
 8018592:	f7e8 faa3 	bl	8000adc <__aeabi_dcmplt>
 8018596:	b150      	cbz	r0, 80185ae <_dtoa_r+0x156>
 8018598:	9800      	ldr	r0, [sp, #0]
 801859a:	f7e7 ffc3 	bl	8000524 <__aeabi_i2d>
 801859e:	4632      	mov	r2, r6
 80185a0:	463b      	mov	r3, r7
 80185a2:	f7e8 fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 80185a6:	b910      	cbnz	r0, 80185ae <_dtoa_r+0x156>
 80185a8:	9b00      	ldr	r3, [sp, #0]
 80185aa:	3b01      	subs	r3, #1
 80185ac:	9300      	str	r3, [sp, #0]
 80185ae:	9b00      	ldr	r3, [sp, #0]
 80185b0:	2b16      	cmp	r3, #22
 80185b2:	d858      	bhi.n	8018666 <_dtoa_r+0x20e>
 80185b4:	9a00      	ldr	r2, [sp, #0]
 80185b6:	4b61      	ldr	r3, [pc, #388]	; (801873c <_dtoa_r+0x2e4>)
 80185b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80185bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185c0:	ec51 0b19 	vmov	r0, r1, d9
 80185c4:	f7e8 fa8a 	bl	8000adc <__aeabi_dcmplt>
 80185c8:	2800      	cmp	r0, #0
 80185ca:	d04e      	beq.n	801866a <_dtoa_r+0x212>
 80185cc:	9b00      	ldr	r3, [sp, #0]
 80185ce:	3b01      	subs	r3, #1
 80185d0:	9300      	str	r3, [sp, #0]
 80185d2:	2300      	movs	r3, #0
 80185d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80185d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80185d8:	1b5d      	subs	r5, r3, r5
 80185da:	1e6b      	subs	r3, r5, #1
 80185dc:	9305      	str	r3, [sp, #20]
 80185de:	bf45      	ittet	mi
 80185e0:	f1c5 0301 	rsbmi	r3, r5, #1
 80185e4:	9304      	strmi	r3, [sp, #16]
 80185e6:	2300      	movpl	r3, #0
 80185e8:	2300      	movmi	r3, #0
 80185ea:	bf4c      	ite	mi
 80185ec:	9305      	strmi	r3, [sp, #20]
 80185ee:	9304      	strpl	r3, [sp, #16]
 80185f0:	9b00      	ldr	r3, [sp, #0]
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	db3b      	blt.n	801866e <_dtoa_r+0x216>
 80185f6:	9b05      	ldr	r3, [sp, #20]
 80185f8:	9a00      	ldr	r2, [sp, #0]
 80185fa:	920a      	str	r2, [sp, #40]	; 0x28
 80185fc:	4413      	add	r3, r2
 80185fe:	9305      	str	r3, [sp, #20]
 8018600:	2300      	movs	r3, #0
 8018602:	9307      	str	r3, [sp, #28]
 8018604:	9b06      	ldr	r3, [sp, #24]
 8018606:	2b09      	cmp	r3, #9
 8018608:	d869      	bhi.n	80186de <_dtoa_r+0x286>
 801860a:	2b05      	cmp	r3, #5
 801860c:	bfc4      	itt	gt
 801860e:	3b04      	subgt	r3, #4
 8018610:	9306      	strgt	r3, [sp, #24]
 8018612:	9b06      	ldr	r3, [sp, #24]
 8018614:	f1a3 0302 	sub.w	r3, r3, #2
 8018618:	bfcc      	ite	gt
 801861a:	2500      	movgt	r5, #0
 801861c:	2501      	movle	r5, #1
 801861e:	2b03      	cmp	r3, #3
 8018620:	d868      	bhi.n	80186f4 <_dtoa_r+0x29c>
 8018622:	e8df f003 	tbb	[pc, r3]
 8018626:	3a2d      	.short	0x3a2d
 8018628:	5a38      	.short	0x5a38
 801862a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801862e:	441d      	add	r5, r3
 8018630:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8018634:	2b20      	cmp	r3, #32
 8018636:	bfc1      	itttt	gt
 8018638:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801863c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8018640:	fa0b f303 	lslgt.w	r3, fp, r3
 8018644:	fa26 f000 	lsrgt.w	r0, r6, r0
 8018648:	bfda      	itte	le
 801864a:	f1c3 0320 	rsble	r3, r3, #32
 801864e:	fa06 f003 	lslle.w	r0, r6, r3
 8018652:	4318      	orrgt	r0, r3
 8018654:	f7e7 ff56 	bl	8000504 <__aeabi_ui2d>
 8018658:	2301      	movs	r3, #1
 801865a:	4606      	mov	r6, r0
 801865c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8018660:	3d01      	subs	r5, #1
 8018662:	930e      	str	r3, [sp, #56]	; 0x38
 8018664:	e76c      	b.n	8018540 <_dtoa_r+0xe8>
 8018666:	2301      	movs	r3, #1
 8018668:	e7b4      	b.n	80185d4 <_dtoa_r+0x17c>
 801866a:	900b      	str	r0, [sp, #44]	; 0x2c
 801866c:	e7b3      	b.n	80185d6 <_dtoa_r+0x17e>
 801866e:	9b04      	ldr	r3, [sp, #16]
 8018670:	9a00      	ldr	r2, [sp, #0]
 8018672:	1a9b      	subs	r3, r3, r2
 8018674:	9304      	str	r3, [sp, #16]
 8018676:	4253      	negs	r3, r2
 8018678:	9307      	str	r3, [sp, #28]
 801867a:	2300      	movs	r3, #0
 801867c:	930a      	str	r3, [sp, #40]	; 0x28
 801867e:	e7c1      	b.n	8018604 <_dtoa_r+0x1ac>
 8018680:	2300      	movs	r3, #0
 8018682:	9308      	str	r3, [sp, #32]
 8018684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018686:	2b00      	cmp	r3, #0
 8018688:	dc37      	bgt.n	80186fa <_dtoa_r+0x2a2>
 801868a:	2301      	movs	r3, #1
 801868c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8018690:	461a      	mov	r2, r3
 8018692:	9209      	str	r2, [sp, #36]	; 0x24
 8018694:	e00c      	b.n	80186b0 <_dtoa_r+0x258>
 8018696:	2301      	movs	r3, #1
 8018698:	e7f3      	b.n	8018682 <_dtoa_r+0x22a>
 801869a:	2300      	movs	r3, #0
 801869c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801869e:	9308      	str	r3, [sp, #32]
 80186a0:	9b00      	ldr	r3, [sp, #0]
 80186a2:	4413      	add	r3, r2
 80186a4:	9302      	str	r3, [sp, #8]
 80186a6:	3301      	adds	r3, #1
 80186a8:	2b01      	cmp	r3, #1
 80186aa:	9303      	str	r3, [sp, #12]
 80186ac:	bfb8      	it	lt
 80186ae:	2301      	movlt	r3, #1
 80186b0:	2200      	movs	r2, #0
 80186b2:	6462      	str	r2, [r4, #68]	; 0x44
 80186b4:	2204      	movs	r2, #4
 80186b6:	f102 0014 	add.w	r0, r2, #20
 80186ba:	4298      	cmp	r0, r3
 80186bc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80186be:	d920      	bls.n	8018702 <_dtoa_r+0x2aa>
 80186c0:	4620      	mov	r0, r4
 80186c2:	f001 f805 	bl	80196d0 <_Balloc>
 80186c6:	9001      	str	r0, [sp, #4]
 80186c8:	2800      	cmp	r0, #0
 80186ca:	d13d      	bne.n	8018748 <_dtoa_r+0x2f0>
 80186cc:	4b1c      	ldr	r3, [pc, #112]	; (8018740 <_dtoa_r+0x2e8>)
 80186ce:	4602      	mov	r2, r0
 80186d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80186d4:	481b      	ldr	r0, [pc, #108]	; (8018744 <_dtoa_r+0x2ec>)
 80186d6:	f7fb fc7b 	bl	8013fd0 <__assert_func>
 80186da:	2301      	movs	r3, #1
 80186dc:	e7de      	b.n	801869c <_dtoa_r+0x244>
 80186de:	2501      	movs	r5, #1
 80186e0:	2300      	movs	r3, #0
 80186e2:	9306      	str	r3, [sp, #24]
 80186e4:	9508      	str	r5, [sp, #32]
 80186e6:	f04f 33ff 	mov.w	r3, #4294967295
 80186ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80186ee:	2200      	movs	r2, #0
 80186f0:	2312      	movs	r3, #18
 80186f2:	e7ce      	b.n	8018692 <_dtoa_r+0x23a>
 80186f4:	2301      	movs	r3, #1
 80186f6:	9308      	str	r3, [sp, #32]
 80186f8:	e7f5      	b.n	80186e6 <_dtoa_r+0x28e>
 80186fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80186fc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8018700:	e7d6      	b.n	80186b0 <_dtoa_r+0x258>
 8018702:	3101      	adds	r1, #1
 8018704:	6461      	str	r1, [r4, #68]	; 0x44
 8018706:	0052      	lsls	r2, r2, #1
 8018708:	e7d5      	b.n	80186b6 <_dtoa_r+0x25e>
 801870a:	bf00      	nop
 801870c:	f3af 8000 	nop.w
 8018710:	636f4361 	.word	0x636f4361
 8018714:	3fd287a7 	.word	0x3fd287a7
 8018718:	8b60c8b3 	.word	0x8b60c8b3
 801871c:	3fc68a28 	.word	0x3fc68a28
 8018720:	509f79fb 	.word	0x509f79fb
 8018724:	3fd34413 	.word	0x3fd34413
 8018728:	7ff00000 	.word	0x7ff00000
 801872c:	08021c2c 	.word	0x08021c2c
 8018730:	08021c30 	.word	0x08021c30
 8018734:	08021bcb 	.word	0x08021bcb
 8018738:	3ff80000 	.word	0x3ff80000
 801873c:	08021d38 	.word	0x08021d38
 8018740:	08021c39 	.word	0x08021c39
 8018744:	08021c4a 	.word	0x08021c4a
 8018748:	9b01      	ldr	r3, [sp, #4]
 801874a:	6423      	str	r3, [r4, #64]	; 0x40
 801874c:	9b03      	ldr	r3, [sp, #12]
 801874e:	2b0e      	cmp	r3, #14
 8018750:	f200 809d 	bhi.w	801888e <_dtoa_r+0x436>
 8018754:	2d00      	cmp	r5, #0
 8018756:	f000 809a 	beq.w	801888e <_dtoa_r+0x436>
 801875a:	9b00      	ldr	r3, [sp, #0]
 801875c:	2b00      	cmp	r3, #0
 801875e:	dd32      	ble.n	80187c6 <_dtoa_r+0x36e>
 8018760:	4ab7      	ldr	r2, [pc, #732]	; (8018a40 <_dtoa_r+0x5e8>)
 8018762:	f003 030f 	and.w	r3, r3, #15
 8018766:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801876a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801876e:	9b00      	ldr	r3, [sp, #0]
 8018770:	05d8      	lsls	r0, r3, #23
 8018772:	ea4f 1723 	mov.w	r7, r3, asr #4
 8018776:	d516      	bpl.n	80187a6 <_dtoa_r+0x34e>
 8018778:	4bb2      	ldr	r3, [pc, #712]	; (8018a44 <_dtoa_r+0x5ec>)
 801877a:	ec51 0b19 	vmov	r0, r1, d9
 801877e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018782:	f7e8 f863 	bl	800084c <__aeabi_ddiv>
 8018786:	f007 070f 	and.w	r7, r7, #15
 801878a:	4682      	mov	sl, r0
 801878c:	468b      	mov	fp, r1
 801878e:	2503      	movs	r5, #3
 8018790:	4eac      	ldr	r6, [pc, #688]	; (8018a44 <_dtoa_r+0x5ec>)
 8018792:	b957      	cbnz	r7, 80187aa <_dtoa_r+0x352>
 8018794:	4642      	mov	r2, r8
 8018796:	464b      	mov	r3, r9
 8018798:	4650      	mov	r0, sl
 801879a:	4659      	mov	r1, fp
 801879c:	f7e8 f856 	bl	800084c <__aeabi_ddiv>
 80187a0:	4682      	mov	sl, r0
 80187a2:	468b      	mov	fp, r1
 80187a4:	e028      	b.n	80187f8 <_dtoa_r+0x3a0>
 80187a6:	2502      	movs	r5, #2
 80187a8:	e7f2      	b.n	8018790 <_dtoa_r+0x338>
 80187aa:	07f9      	lsls	r1, r7, #31
 80187ac:	d508      	bpl.n	80187c0 <_dtoa_r+0x368>
 80187ae:	4640      	mov	r0, r8
 80187b0:	4649      	mov	r1, r9
 80187b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80187b6:	f7e7 ff1f 	bl	80005f8 <__aeabi_dmul>
 80187ba:	3501      	adds	r5, #1
 80187bc:	4680      	mov	r8, r0
 80187be:	4689      	mov	r9, r1
 80187c0:	107f      	asrs	r7, r7, #1
 80187c2:	3608      	adds	r6, #8
 80187c4:	e7e5      	b.n	8018792 <_dtoa_r+0x33a>
 80187c6:	f000 809b 	beq.w	8018900 <_dtoa_r+0x4a8>
 80187ca:	9b00      	ldr	r3, [sp, #0]
 80187cc:	4f9d      	ldr	r7, [pc, #628]	; (8018a44 <_dtoa_r+0x5ec>)
 80187ce:	425e      	negs	r6, r3
 80187d0:	4b9b      	ldr	r3, [pc, #620]	; (8018a40 <_dtoa_r+0x5e8>)
 80187d2:	f006 020f 	and.w	r2, r6, #15
 80187d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80187da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187de:	ec51 0b19 	vmov	r0, r1, d9
 80187e2:	f7e7 ff09 	bl	80005f8 <__aeabi_dmul>
 80187e6:	1136      	asrs	r6, r6, #4
 80187e8:	4682      	mov	sl, r0
 80187ea:	468b      	mov	fp, r1
 80187ec:	2300      	movs	r3, #0
 80187ee:	2502      	movs	r5, #2
 80187f0:	2e00      	cmp	r6, #0
 80187f2:	d17a      	bne.n	80188ea <_dtoa_r+0x492>
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	d1d3      	bne.n	80187a0 <_dtoa_r+0x348>
 80187f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	f000 8082 	beq.w	8018904 <_dtoa_r+0x4ac>
 8018800:	4b91      	ldr	r3, [pc, #580]	; (8018a48 <_dtoa_r+0x5f0>)
 8018802:	2200      	movs	r2, #0
 8018804:	4650      	mov	r0, sl
 8018806:	4659      	mov	r1, fp
 8018808:	f7e8 f968 	bl	8000adc <__aeabi_dcmplt>
 801880c:	2800      	cmp	r0, #0
 801880e:	d079      	beq.n	8018904 <_dtoa_r+0x4ac>
 8018810:	9b03      	ldr	r3, [sp, #12]
 8018812:	2b00      	cmp	r3, #0
 8018814:	d076      	beq.n	8018904 <_dtoa_r+0x4ac>
 8018816:	9b02      	ldr	r3, [sp, #8]
 8018818:	2b00      	cmp	r3, #0
 801881a:	dd36      	ble.n	801888a <_dtoa_r+0x432>
 801881c:	9b00      	ldr	r3, [sp, #0]
 801881e:	4650      	mov	r0, sl
 8018820:	4659      	mov	r1, fp
 8018822:	1e5f      	subs	r7, r3, #1
 8018824:	2200      	movs	r2, #0
 8018826:	4b89      	ldr	r3, [pc, #548]	; (8018a4c <_dtoa_r+0x5f4>)
 8018828:	f7e7 fee6 	bl	80005f8 <__aeabi_dmul>
 801882c:	9e02      	ldr	r6, [sp, #8]
 801882e:	4682      	mov	sl, r0
 8018830:	468b      	mov	fp, r1
 8018832:	3501      	adds	r5, #1
 8018834:	4628      	mov	r0, r5
 8018836:	f7e7 fe75 	bl	8000524 <__aeabi_i2d>
 801883a:	4652      	mov	r2, sl
 801883c:	465b      	mov	r3, fp
 801883e:	f7e7 fedb 	bl	80005f8 <__aeabi_dmul>
 8018842:	4b83      	ldr	r3, [pc, #524]	; (8018a50 <_dtoa_r+0x5f8>)
 8018844:	2200      	movs	r2, #0
 8018846:	f7e7 fd21 	bl	800028c <__adddf3>
 801884a:	46d0      	mov	r8, sl
 801884c:	46d9      	mov	r9, fp
 801884e:	4682      	mov	sl, r0
 8018850:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8018854:	2e00      	cmp	r6, #0
 8018856:	d158      	bne.n	801890a <_dtoa_r+0x4b2>
 8018858:	4b7e      	ldr	r3, [pc, #504]	; (8018a54 <_dtoa_r+0x5fc>)
 801885a:	2200      	movs	r2, #0
 801885c:	4640      	mov	r0, r8
 801885e:	4649      	mov	r1, r9
 8018860:	f7e7 fd12 	bl	8000288 <__aeabi_dsub>
 8018864:	4652      	mov	r2, sl
 8018866:	465b      	mov	r3, fp
 8018868:	4680      	mov	r8, r0
 801886a:	4689      	mov	r9, r1
 801886c:	f7e8 f954 	bl	8000b18 <__aeabi_dcmpgt>
 8018870:	2800      	cmp	r0, #0
 8018872:	f040 8296 	bne.w	8018da2 <_dtoa_r+0x94a>
 8018876:	4652      	mov	r2, sl
 8018878:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801887c:	4640      	mov	r0, r8
 801887e:	4649      	mov	r1, r9
 8018880:	f7e8 f92c 	bl	8000adc <__aeabi_dcmplt>
 8018884:	2800      	cmp	r0, #0
 8018886:	f040 828a 	bne.w	8018d9e <_dtoa_r+0x946>
 801888a:	ec5b ab19 	vmov	sl, fp, d9
 801888e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018890:	2b00      	cmp	r3, #0
 8018892:	f2c0 8149 	blt.w	8018b28 <_dtoa_r+0x6d0>
 8018896:	9a00      	ldr	r2, [sp, #0]
 8018898:	2a0e      	cmp	r2, #14
 801889a:	f300 8145 	bgt.w	8018b28 <_dtoa_r+0x6d0>
 801889e:	4b68      	ldr	r3, [pc, #416]	; (8018a40 <_dtoa_r+0x5e8>)
 80188a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80188a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80188a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	f280 80d6 	bge.w	8018a5c <_dtoa_r+0x604>
 80188b0:	9b03      	ldr	r3, [sp, #12]
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	f300 80d2 	bgt.w	8018a5c <_dtoa_r+0x604>
 80188b8:	f040 8270 	bne.w	8018d9c <_dtoa_r+0x944>
 80188bc:	4b65      	ldr	r3, [pc, #404]	; (8018a54 <_dtoa_r+0x5fc>)
 80188be:	2200      	movs	r2, #0
 80188c0:	4640      	mov	r0, r8
 80188c2:	4649      	mov	r1, r9
 80188c4:	f7e7 fe98 	bl	80005f8 <__aeabi_dmul>
 80188c8:	4652      	mov	r2, sl
 80188ca:	465b      	mov	r3, fp
 80188cc:	f7e8 f91a 	bl	8000b04 <__aeabi_dcmpge>
 80188d0:	9e03      	ldr	r6, [sp, #12]
 80188d2:	4637      	mov	r7, r6
 80188d4:	2800      	cmp	r0, #0
 80188d6:	f040 8246 	bne.w	8018d66 <_dtoa_r+0x90e>
 80188da:	9d01      	ldr	r5, [sp, #4]
 80188dc:	2331      	movs	r3, #49	; 0x31
 80188de:	f805 3b01 	strb.w	r3, [r5], #1
 80188e2:	9b00      	ldr	r3, [sp, #0]
 80188e4:	3301      	adds	r3, #1
 80188e6:	9300      	str	r3, [sp, #0]
 80188e8:	e241      	b.n	8018d6e <_dtoa_r+0x916>
 80188ea:	07f2      	lsls	r2, r6, #31
 80188ec:	d505      	bpl.n	80188fa <_dtoa_r+0x4a2>
 80188ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80188f2:	f7e7 fe81 	bl	80005f8 <__aeabi_dmul>
 80188f6:	3501      	adds	r5, #1
 80188f8:	2301      	movs	r3, #1
 80188fa:	1076      	asrs	r6, r6, #1
 80188fc:	3708      	adds	r7, #8
 80188fe:	e777      	b.n	80187f0 <_dtoa_r+0x398>
 8018900:	2502      	movs	r5, #2
 8018902:	e779      	b.n	80187f8 <_dtoa_r+0x3a0>
 8018904:	9f00      	ldr	r7, [sp, #0]
 8018906:	9e03      	ldr	r6, [sp, #12]
 8018908:	e794      	b.n	8018834 <_dtoa_r+0x3dc>
 801890a:	9901      	ldr	r1, [sp, #4]
 801890c:	4b4c      	ldr	r3, [pc, #304]	; (8018a40 <_dtoa_r+0x5e8>)
 801890e:	4431      	add	r1, r6
 8018910:	910d      	str	r1, [sp, #52]	; 0x34
 8018912:	9908      	ldr	r1, [sp, #32]
 8018914:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8018918:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801891c:	2900      	cmp	r1, #0
 801891e:	d043      	beq.n	80189a8 <_dtoa_r+0x550>
 8018920:	494d      	ldr	r1, [pc, #308]	; (8018a58 <_dtoa_r+0x600>)
 8018922:	2000      	movs	r0, #0
 8018924:	f7e7 ff92 	bl	800084c <__aeabi_ddiv>
 8018928:	4652      	mov	r2, sl
 801892a:	465b      	mov	r3, fp
 801892c:	f7e7 fcac 	bl	8000288 <__aeabi_dsub>
 8018930:	9d01      	ldr	r5, [sp, #4]
 8018932:	4682      	mov	sl, r0
 8018934:	468b      	mov	fp, r1
 8018936:	4649      	mov	r1, r9
 8018938:	4640      	mov	r0, r8
 801893a:	f7e8 f90d 	bl	8000b58 <__aeabi_d2iz>
 801893e:	4606      	mov	r6, r0
 8018940:	f7e7 fdf0 	bl	8000524 <__aeabi_i2d>
 8018944:	4602      	mov	r2, r0
 8018946:	460b      	mov	r3, r1
 8018948:	4640      	mov	r0, r8
 801894a:	4649      	mov	r1, r9
 801894c:	f7e7 fc9c 	bl	8000288 <__aeabi_dsub>
 8018950:	3630      	adds	r6, #48	; 0x30
 8018952:	f805 6b01 	strb.w	r6, [r5], #1
 8018956:	4652      	mov	r2, sl
 8018958:	465b      	mov	r3, fp
 801895a:	4680      	mov	r8, r0
 801895c:	4689      	mov	r9, r1
 801895e:	f7e8 f8bd 	bl	8000adc <__aeabi_dcmplt>
 8018962:	2800      	cmp	r0, #0
 8018964:	d163      	bne.n	8018a2e <_dtoa_r+0x5d6>
 8018966:	4642      	mov	r2, r8
 8018968:	464b      	mov	r3, r9
 801896a:	4937      	ldr	r1, [pc, #220]	; (8018a48 <_dtoa_r+0x5f0>)
 801896c:	2000      	movs	r0, #0
 801896e:	f7e7 fc8b 	bl	8000288 <__aeabi_dsub>
 8018972:	4652      	mov	r2, sl
 8018974:	465b      	mov	r3, fp
 8018976:	f7e8 f8b1 	bl	8000adc <__aeabi_dcmplt>
 801897a:	2800      	cmp	r0, #0
 801897c:	f040 80b6 	bne.w	8018aec <_dtoa_r+0x694>
 8018980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018982:	429d      	cmp	r5, r3
 8018984:	d081      	beq.n	801888a <_dtoa_r+0x432>
 8018986:	4b31      	ldr	r3, [pc, #196]	; (8018a4c <_dtoa_r+0x5f4>)
 8018988:	2200      	movs	r2, #0
 801898a:	4650      	mov	r0, sl
 801898c:	4659      	mov	r1, fp
 801898e:	f7e7 fe33 	bl	80005f8 <__aeabi_dmul>
 8018992:	4b2e      	ldr	r3, [pc, #184]	; (8018a4c <_dtoa_r+0x5f4>)
 8018994:	4682      	mov	sl, r0
 8018996:	468b      	mov	fp, r1
 8018998:	4640      	mov	r0, r8
 801899a:	4649      	mov	r1, r9
 801899c:	2200      	movs	r2, #0
 801899e:	f7e7 fe2b 	bl	80005f8 <__aeabi_dmul>
 80189a2:	4680      	mov	r8, r0
 80189a4:	4689      	mov	r9, r1
 80189a6:	e7c6      	b.n	8018936 <_dtoa_r+0x4de>
 80189a8:	4650      	mov	r0, sl
 80189aa:	4659      	mov	r1, fp
 80189ac:	f7e7 fe24 	bl	80005f8 <__aeabi_dmul>
 80189b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80189b2:	9d01      	ldr	r5, [sp, #4]
 80189b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80189b6:	4682      	mov	sl, r0
 80189b8:	468b      	mov	fp, r1
 80189ba:	4649      	mov	r1, r9
 80189bc:	4640      	mov	r0, r8
 80189be:	f7e8 f8cb 	bl	8000b58 <__aeabi_d2iz>
 80189c2:	4606      	mov	r6, r0
 80189c4:	f7e7 fdae 	bl	8000524 <__aeabi_i2d>
 80189c8:	3630      	adds	r6, #48	; 0x30
 80189ca:	4602      	mov	r2, r0
 80189cc:	460b      	mov	r3, r1
 80189ce:	4640      	mov	r0, r8
 80189d0:	4649      	mov	r1, r9
 80189d2:	f7e7 fc59 	bl	8000288 <__aeabi_dsub>
 80189d6:	f805 6b01 	strb.w	r6, [r5], #1
 80189da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80189dc:	429d      	cmp	r5, r3
 80189de:	4680      	mov	r8, r0
 80189e0:	4689      	mov	r9, r1
 80189e2:	f04f 0200 	mov.w	r2, #0
 80189e6:	d124      	bne.n	8018a32 <_dtoa_r+0x5da>
 80189e8:	4b1b      	ldr	r3, [pc, #108]	; (8018a58 <_dtoa_r+0x600>)
 80189ea:	4650      	mov	r0, sl
 80189ec:	4659      	mov	r1, fp
 80189ee:	f7e7 fc4d 	bl	800028c <__adddf3>
 80189f2:	4602      	mov	r2, r0
 80189f4:	460b      	mov	r3, r1
 80189f6:	4640      	mov	r0, r8
 80189f8:	4649      	mov	r1, r9
 80189fa:	f7e8 f88d 	bl	8000b18 <__aeabi_dcmpgt>
 80189fe:	2800      	cmp	r0, #0
 8018a00:	d174      	bne.n	8018aec <_dtoa_r+0x694>
 8018a02:	4652      	mov	r2, sl
 8018a04:	465b      	mov	r3, fp
 8018a06:	4914      	ldr	r1, [pc, #80]	; (8018a58 <_dtoa_r+0x600>)
 8018a08:	2000      	movs	r0, #0
 8018a0a:	f7e7 fc3d 	bl	8000288 <__aeabi_dsub>
 8018a0e:	4602      	mov	r2, r0
 8018a10:	460b      	mov	r3, r1
 8018a12:	4640      	mov	r0, r8
 8018a14:	4649      	mov	r1, r9
 8018a16:	f7e8 f861 	bl	8000adc <__aeabi_dcmplt>
 8018a1a:	2800      	cmp	r0, #0
 8018a1c:	f43f af35 	beq.w	801888a <_dtoa_r+0x432>
 8018a20:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8018a22:	1e6b      	subs	r3, r5, #1
 8018a24:	930f      	str	r3, [sp, #60]	; 0x3c
 8018a26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018a2a:	2b30      	cmp	r3, #48	; 0x30
 8018a2c:	d0f8      	beq.n	8018a20 <_dtoa_r+0x5c8>
 8018a2e:	9700      	str	r7, [sp, #0]
 8018a30:	e04a      	b.n	8018ac8 <_dtoa_r+0x670>
 8018a32:	4b06      	ldr	r3, [pc, #24]	; (8018a4c <_dtoa_r+0x5f4>)
 8018a34:	f7e7 fde0 	bl	80005f8 <__aeabi_dmul>
 8018a38:	4680      	mov	r8, r0
 8018a3a:	4689      	mov	r9, r1
 8018a3c:	e7bd      	b.n	80189ba <_dtoa_r+0x562>
 8018a3e:	bf00      	nop
 8018a40:	08021d38 	.word	0x08021d38
 8018a44:	08021d10 	.word	0x08021d10
 8018a48:	3ff00000 	.word	0x3ff00000
 8018a4c:	40240000 	.word	0x40240000
 8018a50:	401c0000 	.word	0x401c0000
 8018a54:	40140000 	.word	0x40140000
 8018a58:	3fe00000 	.word	0x3fe00000
 8018a5c:	9d01      	ldr	r5, [sp, #4]
 8018a5e:	4656      	mov	r6, sl
 8018a60:	465f      	mov	r7, fp
 8018a62:	4642      	mov	r2, r8
 8018a64:	464b      	mov	r3, r9
 8018a66:	4630      	mov	r0, r6
 8018a68:	4639      	mov	r1, r7
 8018a6a:	f7e7 feef 	bl	800084c <__aeabi_ddiv>
 8018a6e:	f7e8 f873 	bl	8000b58 <__aeabi_d2iz>
 8018a72:	4682      	mov	sl, r0
 8018a74:	f7e7 fd56 	bl	8000524 <__aeabi_i2d>
 8018a78:	4642      	mov	r2, r8
 8018a7a:	464b      	mov	r3, r9
 8018a7c:	f7e7 fdbc 	bl	80005f8 <__aeabi_dmul>
 8018a80:	4602      	mov	r2, r0
 8018a82:	460b      	mov	r3, r1
 8018a84:	4630      	mov	r0, r6
 8018a86:	4639      	mov	r1, r7
 8018a88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8018a8c:	f7e7 fbfc 	bl	8000288 <__aeabi_dsub>
 8018a90:	f805 6b01 	strb.w	r6, [r5], #1
 8018a94:	9e01      	ldr	r6, [sp, #4]
 8018a96:	9f03      	ldr	r7, [sp, #12]
 8018a98:	1bae      	subs	r6, r5, r6
 8018a9a:	42b7      	cmp	r7, r6
 8018a9c:	4602      	mov	r2, r0
 8018a9e:	460b      	mov	r3, r1
 8018aa0:	d135      	bne.n	8018b0e <_dtoa_r+0x6b6>
 8018aa2:	f7e7 fbf3 	bl	800028c <__adddf3>
 8018aa6:	4642      	mov	r2, r8
 8018aa8:	464b      	mov	r3, r9
 8018aaa:	4606      	mov	r6, r0
 8018aac:	460f      	mov	r7, r1
 8018aae:	f7e8 f833 	bl	8000b18 <__aeabi_dcmpgt>
 8018ab2:	b9d0      	cbnz	r0, 8018aea <_dtoa_r+0x692>
 8018ab4:	4642      	mov	r2, r8
 8018ab6:	464b      	mov	r3, r9
 8018ab8:	4630      	mov	r0, r6
 8018aba:	4639      	mov	r1, r7
 8018abc:	f7e8 f804 	bl	8000ac8 <__aeabi_dcmpeq>
 8018ac0:	b110      	cbz	r0, 8018ac8 <_dtoa_r+0x670>
 8018ac2:	f01a 0f01 	tst.w	sl, #1
 8018ac6:	d110      	bne.n	8018aea <_dtoa_r+0x692>
 8018ac8:	4620      	mov	r0, r4
 8018aca:	ee18 1a10 	vmov	r1, s16
 8018ace:	f000 fe24 	bl	801971a <_Bfree>
 8018ad2:	2300      	movs	r3, #0
 8018ad4:	9800      	ldr	r0, [sp, #0]
 8018ad6:	702b      	strb	r3, [r5, #0]
 8018ad8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018ada:	3001      	adds	r0, #1
 8018adc:	6018      	str	r0, [r3, #0]
 8018ade:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	f43f acf2 	beq.w	80184ca <_dtoa_r+0x72>
 8018ae6:	601d      	str	r5, [r3, #0]
 8018ae8:	e4ef      	b.n	80184ca <_dtoa_r+0x72>
 8018aea:	9f00      	ldr	r7, [sp, #0]
 8018aec:	462b      	mov	r3, r5
 8018aee:	461d      	mov	r5, r3
 8018af0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018af4:	2a39      	cmp	r2, #57	; 0x39
 8018af6:	d106      	bne.n	8018b06 <_dtoa_r+0x6ae>
 8018af8:	9a01      	ldr	r2, [sp, #4]
 8018afa:	429a      	cmp	r2, r3
 8018afc:	d1f7      	bne.n	8018aee <_dtoa_r+0x696>
 8018afe:	9901      	ldr	r1, [sp, #4]
 8018b00:	2230      	movs	r2, #48	; 0x30
 8018b02:	3701      	adds	r7, #1
 8018b04:	700a      	strb	r2, [r1, #0]
 8018b06:	781a      	ldrb	r2, [r3, #0]
 8018b08:	3201      	adds	r2, #1
 8018b0a:	701a      	strb	r2, [r3, #0]
 8018b0c:	e78f      	b.n	8018a2e <_dtoa_r+0x5d6>
 8018b0e:	4ba6      	ldr	r3, [pc, #664]	; (8018da8 <_dtoa_r+0x950>)
 8018b10:	2200      	movs	r2, #0
 8018b12:	f7e7 fd71 	bl	80005f8 <__aeabi_dmul>
 8018b16:	2200      	movs	r2, #0
 8018b18:	2300      	movs	r3, #0
 8018b1a:	4606      	mov	r6, r0
 8018b1c:	460f      	mov	r7, r1
 8018b1e:	f7e7 ffd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8018b22:	2800      	cmp	r0, #0
 8018b24:	d09d      	beq.n	8018a62 <_dtoa_r+0x60a>
 8018b26:	e7cf      	b.n	8018ac8 <_dtoa_r+0x670>
 8018b28:	9a08      	ldr	r2, [sp, #32]
 8018b2a:	2a00      	cmp	r2, #0
 8018b2c:	f000 80d7 	beq.w	8018cde <_dtoa_r+0x886>
 8018b30:	9a06      	ldr	r2, [sp, #24]
 8018b32:	2a01      	cmp	r2, #1
 8018b34:	f300 80ba 	bgt.w	8018cac <_dtoa_r+0x854>
 8018b38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018b3a:	2a00      	cmp	r2, #0
 8018b3c:	f000 80b2 	beq.w	8018ca4 <_dtoa_r+0x84c>
 8018b40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8018b44:	9e07      	ldr	r6, [sp, #28]
 8018b46:	9d04      	ldr	r5, [sp, #16]
 8018b48:	9a04      	ldr	r2, [sp, #16]
 8018b4a:	441a      	add	r2, r3
 8018b4c:	9204      	str	r2, [sp, #16]
 8018b4e:	9a05      	ldr	r2, [sp, #20]
 8018b50:	2101      	movs	r1, #1
 8018b52:	441a      	add	r2, r3
 8018b54:	4620      	mov	r0, r4
 8018b56:	9205      	str	r2, [sp, #20]
 8018b58:	f000 fe7e 	bl	8019858 <__i2b>
 8018b5c:	4607      	mov	r7, r0
 8018b5e:	2d00      	cmp	r5, #0
 8018b60:	dd0c      	ble.n	8018b7c <_dtoa_r+0x724>
 8018b62:	9b05      	ldr	r3, [sp, #20]
 8018b64:	2b00      	cmp	r3, #0
 8018b66:	dd09      	ble.n	8018b7c <_dtoa_r+0x724>
 8018b68:	42ab      	cmp	r3, r5
 8018b6a:	9a04      	ldr	r2, [sp, #16]
 8018b6c:	bfa8      	it	ge
 8018b6e:	462b      	movge	r3, r5
 8018b70:	1ad2      	subs	r2, r2, r3
 8018b72:	9204      	str	r2, [sp, #16]
 8018b74:	9a05      	ldr	r2, [sp, #20]
 8018b76:	1aed      	subs	r5, r5, r3
 8018b78:	1ad3      	subs	r3, r2, r3
 8018b7a:	9305      	str	r3, [sp, #20]
 8018b7c:	9b07      	ldr	r3, [sp, #28]
 8018b7e:	b31b      	cbz	r3, 8018bc8 <_dtoa_r+0x770>
 8018b80:	9b08      	ldr	r3, [sp, #32]
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	f000 80af 	beq.w	8018ce6 <_dtoa_r+0x88e>
 8018b88:	2e00      	cmp	r6, #0
 8018b8a:	dd13      	ble.n	8018bb4 <_dtoa_r+0x75c>
 8018b8c:	4639      	mov	r1, r7
 8018b8e:	4632      	mov	r2, r6
 8018b90:	4620      	mov	r0, r4
 8018b92:	f000 ff21 	bl	80199d8 <__pow5mult>
 8018b96:	ee18 2a10 	vmov	r2, s16
 8018b9a:	4601      	mov	r1, r0
 8018b9c:	4607      	mov	r7, r0
 8018b9e:	4620      	mov	r0, r4
 8018ba0:	f000 fe70 	bl	8019884 <__multiply>
 8018ba4:	ee18 1a10 	vmov	r1, s16
 8018ba8:	4680      	mov	r8, r0
 8018baa:	4620      	mov	r0, r4
 8018bac:	f000 fdb5 	bl	801971a <_Bfree>
 8018bb0:	ee08 8a10 	vmov	s16, r8
 8018bb4:	9b07      	ldr	r3, [sp, #28]
 8018bb6:	1b9a      	subs	r2, r3, r6
 8018bb8:	d006      	beq.n	8018bc8 <_dtoa_r+0x770>
 8018bba:	ee18 1a10 	vmov	r1, s16
 8018bbe:	4620      	mov	r0, r4
 8018bc0:	f000 ff0a 	bl	80199d8 <__pow5mult>
 8018bc4:	ee08 0a10 	vmov	s16, r0
 8018bc8:	2101      	movs	r1, #1
 8018bca:	4620      	mov	r0, r4
 8018bcc:	f000 fe44 	bl	8019858 <__i2b>
 8018bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	4606      	mov	r6, r0
 8018bd6:	f340 8088 	ble.w	8018cea <_dtoa_r+0x892>
 8018bda:	461a      	mov	r2, r3
 8018bdc:	4601      	mov	r1, r0
 8018bde:	4620      	mov	r0, r4
 8018be0:	f000 fefa 	bl	80199d8 <__pow5mult>
 8018be4:	9b06      	ldr	r3, [sp, #24]
 8018be6:	2b01      	cmp	r3, #1
 8018be8:	4606      	mov	r6, r0
 8018bea:	f340 8081 	ble.w	8018cf0 <_dtoa_r+0x898>
 8018bee:	f04f 0800 	mov.w	r8, #0
 8018bf2:	6933      	ldr	r3, [r6, #16]
 8018bf4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8018bf8:	6918      	ldr	r0, [r3, #16]
 8018bfa:	f000 fddd 	bl	80197b8 <__hi0bits>
 8018bfe:	f1c0 0020 	rsb	r0, r0, #32
 8018c02:	9b05      	ldr	r3, [sp, #20]
 8018c04:	4418      	add	r0, r3
 8018c06:	f010 001f 	ands.w	r0, r0, #31
 8018c0a:	f000 8092 	beq.w	8018d32 <_dtoa_r+0x8da>
 8018c0e:	f1c0 0320 	rsb	r3, r0, #32
 8018c12:	2b04      	cmp	r3, #4
 8018c14:	f340 808a 	ble.w	8018d2c <_dtoa_r+0x8d4>
 8018c18:	f1c0 001c 	rsb	r0, r0, #28
 8018c1c:	9b04      	ldr	r3, [sp, #16]
 8018c1e:	4403      	add	r3, r0
 8018c20:	9304      	str	r3, [sp, #16]
 8018c22:	9b05      	ldr	r3, [sp, #20]
 8018c24:	4403      	add	r3, r0
 8018c26:	4405      	add	r5, r0
 8018c28:	9305      	str	r3, [sp, #20]
 8018c2a:	9b04      	ldr	r3, [sp, #16]
 8018c2c:	2b00      	cmp	r3, #0
 8018c2e:	dd07      	ble.n	8018c40 <_dtoa_r+0x7e8>
 8018c30:	ee18 1a10 	vmov	r1, s16
 8018c34:	461a      	mov	r2, r3
 8018c36:	4620      	mov	r0, r4
 8018c38:	f000 ff0e 	bl	8019a58 <__lshift>
 8018c3c:	ee08 0a10 	vmov	s16, r0
 8018c40:	9b05      	ldr	r3, [sp, #20]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	dd05      	ble.n	8018c52 <_dtoa_r+0x7fa>
 8018c46:	4631      	mov	r1, r6
 8018c48:	461a      	mov	r2, r3
 8018c4a:	4620      	mov	r0, r4
 8018c4c:	f000 ff04 	bl	8019a58 <__lshift>
 8018c50:	4606      	mov	r6, r0
 8018c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018c54:	2b00      	cmp	r3, #0
 8018c56:	d06e      	beq.n	8018d36 <_dtoa_r+0x8de>
 8018c58:	ee18 0a10 	vmov	r0, s16
 8018c5c:	4631      	mov	r1, r6
 8018c5e:	f000 ff6b 	bl	8019b38 <__mcmp>
 8018c62:	2800      	cmp	r0, #0
 8018c64:	da67      	bge.n	8018d36 <_dtoa_r+0x8de>
 8018c66:	9b00      	ldr	r3, [sp, #0]
 8018c68:	3b01      	subs	r3, #1
 8018c6a:	ee18 1a10 	vmov	r1, s16
 8018c6e:	9300      	str	r3, [sp, #0]
 8018c70:	220a      	movs	r2, #10
 8018c72:	2300      	movs	r3, #0
 8018c74:	4620      	mov	r0, r4
 8018c76:	f000 fd59 	bl	801972c <__multadd>
 8018c7a:	9b08      	ldr	r3, [sp, #32]
 8018c7c:	ee08 0a10 	vmov	s16, r0
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	f000 81b0 	beq.w	8018fe6 <_dtoa_r+0xb8e>
 8018c86:	2300      	movs	r3, #0
 8018c88:	4639      	mov	r1, r7
 8018c8a:	220a      	movs	r2, #10
 8018c8c:	4620      	mov	r0, r4
 8018c8e:	f000 fd4d 	bl	801972c <__multadd>
 8018c92:	9b02      	ldr	r3, [sp, #8]
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	4607      	mov	r7, r0
 8018c98:	f300 808e 	bgt.w	8018db8 <_dtoa_r+0x960>
 8018c9c:	9b06      	ldr	r3, [sp, #24]
 8018c9e:	2b02      	cmp	r3, #2
 8018ca0:	dc51      	bgt.n	8018d46 <_dtoa_r+0x8ee>
 8018ca2:	e089      	b.n	8018db8 <_dtoa_r+0x960>
 8018ca4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018ca6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8018caa:	e74b      	b.n	8018b44 <_dtoa_r+0x6ec>
 8018cac:	9b03      	ldr	r3, [sp, #12]
 8018cae:	1e5e      	subs	r6, r3, #1
 8018cb0:	9b07      	ldr	r3, [sp, #28]
 8018cb2:	42b3      	cmp	r3, r6
 8018cb4:	bfbf      	itttt	lt
 8018cb6:	9b07      	ldrlt	r3, [sp, #28]
 8018cb8:	9607      	strlt	r6, [sp, #28]
 8018cba:	1af2      	sublt	r2, r6, r3
 8018cbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8018cbe:	bfb6      	itet	lt
 8018cc0:	189b      	addlt	r3, r3, r2
 8018cc2:	1b9e      	subge	r6, r3, r6
 8018cc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8018cc6:	9b03      	ldr	r3, [sp, #12]
 8018cc8:	bfb8      	it	lt
 8018cca:	2600      	movlt	r6, #0
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	bfb7      	itett	lt
 8018cd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8018cd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8018cd8:	1a9d      	sublt	r5, r3, r2
 8018cda:	2300      	movlt	r3, #0
 8018cdc:	e734      	b.n	8018b48 <_dtoa_r+0x6f0>
 8018cde:	9e07      	ldr	r6, [sp, #28]
 8018ce0:	9d04      	ldr	r5, [sp, #16]
 8018ce2:	9f08      	ldr	r7, [sp, #32]
 8018ce4:	e73b      	b.n	8018b5e <_dtoa_r+0x706>
 8018ce6:	9a07      	ldr	r2, [sp, #28]
 8018ce8:	e767      	b.n	8018bba <_dtoa_r+0x762>
 8018cea:	9b06      	ldr	r3, [sp, #24]
 8018cec:	2b01      	cmp	r3, #1
 8018cee:	dc18      	bgt.n	8018d22 <_dtoa_r+0x8ca>
 8018cf0:	f1ba 0f00 	cmp.w	sl, #0
 8018cf4:	d115      	bne.n	8018d22 <_dtoa_r+0x8ca>
 8018cf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018cfa:	b993      	cbnz	r3, 8018d22 <_dtoa_r+0x8ca>
 8018cfc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018d00:	0d1b      	lsrs	r3, r3, #20
 8018d02:	051b      	lsls	r3, r3, #20
 8018d04:	b183      	cbz	r3, 8018d28 <_dtoa_r+0x8d0>
 8018d06:	9b04      	ldr	r3, [sp, #16]
 8018d08:	3301      	adds	r3, #1
 8018d0a:	9304      	str	r3, [sp, #16]
 8018d0c:	9b05      	ldr	r3, [sp, #20]
 8018d0e:	3301      	adds	r3, #1
 8018d10:	9305      	str	r3, [sp, #20]
 8018d12:	f04f 0801 	mov.w	r8, #1
 8018d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	f47f af6a 	bne.w	8018bf2 <_dtoa_r+0x79a>
 8018d1e:	2001      	movs	r0, #1
 8018d20:	e76f      	b.n	8018c02 <_dtoa_r+0x7aa>
 8018d22:	f04f 0800 	mov.w	r8, #0
 8018d26:	e7f6      	b.n	8018d16 <_dtoa_r+0x8be>
 8018d28:	4698      	mov	r8, r3
 8018d2a:	e7f4      	b.n	8018d16 <_dtoa_r+0x8be>
 8018d2c:	f43f af7d 	beq.w	8018c2a <_dtoa_r+0x7d2>
 8018d30:	4618      	mov	r0, r3
 8018d32:	301c      	adds	r0, #28
 8018d34:	e772      	b.n	8018c1c <_dtoa_r+0x7c4>
 8018d36:	9b03      	ldr	r3, [sp, #12]
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	dc37      	bgt.n	8018dac <_dtoa_r+0x954>
 8018d3c:	9b06      	ldr	r3, [sp, #24]
 8018d3e:	2b02      	cmp	r3, #2
 8018d40:	dd34      	ble.n	8018dac <_dtoa_r+0x954>
 8018d42:	9b03      	ldr	r3, [sp, #12]
 8018d44:	9302      	str	r3, [sp, #8]
 8018d46:	9b02      	ldr	r3, [sp, #8]
 8018d48:	b96b      	cbnz	r3, 8018d66 <_dtoa_r+0x90e>
 8018d4a:	4631      	mov	r1, r6
 8018d4c:	2205      	movs	r2, #5
 8018d4e:	4620      	mov	r0, r4
 8018d50:	f000 fcec 	bl	801972c <__multadd>
 8018d54:	4601      	mov	r1, r0
 8018d56:	4606      	mov	r6, r0
 8018d58:	ee18 0a10 	vmov	r0, s16
 8018d5c:	f000 feec 	bl	8019b38 <__mcmp>
 8018d60:	2800      	cmp	r0, #0
 8018d62:	f73f adba 	bgt.w	80188da <_dtoa_r+0x482>
 8018d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d68:	9d01      	ldr	r5, [sp, #4]
 8018d6a:	43db      	mvns	r3, r3
 8018d6c:	9300      	str	r3, [sp, #0]
 8018d6e:	f04f 0800 	mov.w	r8, #0
 8018d72:	4631      	mov	r1, r6
 8018d74:	4620      	mov	r0, r4
 8018d76:	f000 fcd0 	bl	801971a <_Bfree>
 8018d7a:	2f00      	cmp	r7, #0
 8018d7c:	f43f aea4 	beq.w	8018ac8 <_dtoa_r+0x670>
 8018d80:	f1b8 0f00 	cmp.w	r8, #0
 8018d84:	d005      	beq.n	8018d92 <_dtoa_r+0x93a>
 8018d86:	45b8      	cmp	r8, r7
 8018d88:	d003      	beq.n	8018d92 <_dtoa_r+0x93a>
 8018d8a:	4641      	mov	r1, r8
 8018d8c:	4620      	mov	r0, r4
 8018d8e:	f000 fcc4 	bl	801971a <_Bfree>
 8018d92:	4639      	mov	r1, r7
 8018d94:	4620      	mov	r0, r4
 8018d96:	f000 fcc0 	bl	801971a <_Bfree>
 8018d9a:	e695      	b.n	8018ac8 <_dtoa_r+0x670>
 8018d9c:	2600      	movs	r6, #0
 8018d9e:	4637      	mov	r7, r6
 8018da0:	e7e1      	b.n	8018d66 <_dtoa_r+0x90e>
 8018da2:	9700      	str	r7, [sp, #0]
 8018da4:	4637      	mov	r7, r6
 8018da6:	e598      	b.n	80188da <_dtoa_r+0x482>
 8018da8:	40240000 	.word	0x40240000
 8018dac:	9b08      	ldr	r3, [sp, #32]
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	f000 80c9 	beq.w	8018f46 <_dtoa_r+0xaee>
 8018db4:	9b03      	ldr	r3, [sp, #12]
 8018db6:	9302      	str	r3, [sp, #8]
 8018db8:	2d00      	cmp	r5, #0
 8018dba:	dd05      	ble.n	8018dc8 <_dtoa_r+0x970>
 8018dbc:	4639      	mov	r1, r7
 8018dbe:	462a      	mov	r2, r5
 8018dc0:	4620      	mov	r0, r4
 8018dc2:	f000 fe49 	bl	8019a58 <__lshift>
 8018dc6:	4607      	mov	r7, r0
 8018dc8:	f1b8 0f00 	cmp.w	r8, #0
 8018dcc:	d05a      	beq.n	8018e84 <_dtoa_r+0xa2c>
 8018dce:	6879      	ldr	r1, [r7, #4]
 8018dd0:	4620      	mov	r0, r4
 8018dd2:	f000 fc7d 	bl	80196d0 <_Balloc>
 8018dd6:	4605      	mov	r5, r0
 8018dd8:	b920      	cbnz	r0, 8018de4 <_dtoa_r+0x98c>
 8018dda:	4b87      	ldr	r3, [pc, #540]	; (8018ff8 <_dtoa_r+0xba0>)
 8018ddc:	4602      	mov	r2, r0
 8018dde:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018de2:	e477      	b.n	80186d4 <_dtoa_r+0x27c>
 8018de4:	693a      	ldr	r2, [r7, #16]
 8018de6:	3202      	adds	r2, #2
 8018de8:	0092      	lsls	r2, r2, #2
 8018dea:	f107 010c 	add.w	r1, r7, #12
 8018dee:	300c      	adds	r0, #12
 8018df0:	f7fb fce2 	bl	80147b8 <memcpy>
 8018df4:	2201      	movs	r2, #1
 8018df6:	4629      	mov	r1, r5
 8018df8:	4620      	mov	r0, r4
 8018dfa:	f000 fe2d 	bl	8019a58 <__lshift>
 8018dfe:	9b01      	ldr	r3, [sp, #4]
 8018e00:	f103 0901 	add.w	r9, r3, #1
 8018e04:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8018e08:	4413      	add	r3, r2
 8018e0a:	9305      	str	r3, [sp, #20]
 8018e0c:	f00a 0301 	and.w	r3, sl, #1
 8018e10:	46b8      	mov	r8, r7
 8018e12:	9304      	str	r3, [sp, #16]
 8018e14:	4607      	mov	r7, r0
 8018e16:	4631      	mov	r1, r6
 8018e18:	ee18 0a10 	vmov	r0, s16
 8018e1c:	f7ff fa8f 	bl	801833e <quorem>
 8018e20:	4641      	mov	r1, r8
 8018e22:	9002      	str	r0, [sp, #8]
 8018e24:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8018e28:	ee18 0a10 	vmov	r0, s16
 8018e2c:	f000 fe84 	bl	8019b38 <__mcmp>
 8018e30:	463a      	mov	r2, r7
 8018e32:	9003      	str	r0, [sp, #12]
 8018e34:	4631      	mov	r1, r6
 8018e36:	4620      	mov	r0, r4
 8018e38:	f000 fe9a 	bl	8019b70 <__mdiff>
 8018e3c:	68c2      	ldr	r2, [r0, #12]
 8018e3e:	f109 3bff 	add.w	fp, r9, #4294967295
 8018e42:	4605      	mov	r5, r0
 8018e44:	bb02      	cbnz	r2, 8018e88 <_dtoa_r+0xa30>
 8018e46:	4601      	mov	r1, r0
 8018e48:	ee18 0a10 	vmov	r0, s16
 8018e4c:	f000 fe74 	bl	8019b38 <__mcmp>
 8018e50:	4602      	mov	r2, r0
 8018e52:	4629      	mov	r1, r5
 8018e54:	4620      	mov	r0, r4
 8018e56:	9207      	str	r2, [sp, #28]
 8018e58:	f000 fc5f 	bl	801971a <_Bfree>
 8018e5c:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8018e60:	ea43 0102 	orr.w	r1, r3, r2
 8018e64:	9b04      	ldr	r3, [sp, #16]
 8018e66:	430b      	orrs	r3, r1
 8018e68:	464d      	mov	r5, r9
 8018e6a:	d10f      	bne.n	8018e8c <_dtoa_r+0xa34>
 8018e6c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8018e70:	d02a      	beq.n	8018ec8 <_dtoa_r+0xa70>
 8018e72:	9b03      	ldr	r3, [sp, #12]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	dd02      	ble.n	8018e7e <_dtoa_r+0xa26>
 8018e78:	9b02      	ldr	r3, [sp, #8]
 8018e7a:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8018e7e:	f88b a000 	strb.w	sl, [fp]
 8018e82:	e776      	b.n	8018d72 <_dtoa_r+0x91a>
 8018e84:	4638      	mov	r0, r7
 8018e86:	e7ba      	b.n	8018dfe <_dtoa_r+0x9a6>
 8018e88:	2201      	movs	r2, #1
 8018e8a:	e7e2      	b.n	8018e52 <_dtoa_r+0x9fa>
 8018e8c:	9b03      	ldr	r3, [sp, #12]
 8018e8e:	2b00      	cmp	r3, #0
 8018e90:	db04      	blt.n	8018e9c <_dtoa_r+0xa44>
 8018e92:	9906      	ldr	r1, [sp, #24]
 8018e94:	430b      	orrs	r3, r1
 8018e96:	9904      	ldr	r1, [sp, #16]
 8018e98:	430b      	orrs	r3, r1
 8018e9a:	d122      	bne.n	8018ee2 <_dtoa_r+0xa8a>
 8018e9c:	2a00      	cmp	r2, #0
 8018e9e:	ddee      	ble.n	8018e7e <_dtoa_r+0xa26>
 8018ea0:	ee18 1a10 	vmov	r1, s16
 8018ea4:	2201      	movs	r2, #1
 8018ea6:	4620      	mov	r0, r4
 8018ea8:	f000 fdd6 	bl	8019a58 <__lshift>
 8018eac:	4631      	mov	r1, r6
 8018eae:	ee08 0a10 	vmov	s16, r0
 8018eb2:	f000 fe41 	bl	8019b38 <__mcmp>
 8018eb6:	2800      	cmp	r0, #0
 8018eb8:	dc03      	bgt.n	8018ec2 <_dtoa_r+0xa6a>
 8018eba:	d1e0      	bne.n	8018e7e <_dtoa_r+0xa26>
 8018ebc:	f01a 0f01 	tst.w	sl, #1
 8018ec0:	d0dd      	beq.n	8018e7e <_dtoa_r+0xa26>
 8018ec2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8018ec6:	d1d7      	bne.n	8018e78 <_dtoa_r+0xa20>
 8018ec8:	2339      	movs	r3, #57	; 0x39
 8018eca:	f88b 3000 	strb.w	r3, [fp]
 8018ece:	462b      	mov	r3, r5
 8018ed0:	461d      	mov	r5, r3
 8018ed2:	3b01      	subs	r3, #1
 8018ed4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8018ed8:	2a39      	cmp	r2, #57	; 0x39
 8018eda:	d071      	beq.n	8018fc0 <_dtoa_r+0xb68>
 8018edc:	3201      	adds	r2, #1
 8018ede:	701a      	strb	r2, [r3, #0]
 8018ee0:	e747      	b.n	8018d72 <_dtoa_r+0x91a>
 8018ee2:	2a00      	cmp	r2, #0
 8018ee4:	dd07      	ble.n	8018ef6 <_dtoa_r+0xa9e>
 8018ee6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8018eea:	d0ed      	beq.n	8018ec8 <_dtoa_r+0xa70>
 8018eec:	f10a 0301 	add.w	r3, sl, #1
 8018ef0:	f88b 3000 	strb.w	r3, [fp]
 8018ef4:	e73d      	b.n	8018d72 <_dtoa_r+0x91a>
 8018ef6:	9b05      	ldr	r3, [sp, #20]
 8018ef8:	f809 ac01 	strb.w	sl, [r9, #-1]
 8018efc:	4599      	cmp	r9, r3
 8018efe:	d047      	beq.n	8018f90 <_dtoa_r+0xb38>
 8018f00:	ee18 1a10 	vmov	r1, s16
 8018f04:	2300      	movs	r3, #0
 8018f06:	220a      	movs	r2, #10
 8018f08:	4620      	mov	r0, r4
 8018f0a:	f000 fc0f 	bl	801972c <__multadd>
 8018f0e:	45b8      	cmp	r8, r7
 8018f10:	ee08 0a10 	vmov	s16, r0
 8018f14:	f04f 0300 	mov.w	r3, #0
 8018f18:	f04f 020a 	mov.w	r2, #10
 8018f1c:	4641      	mov	r1, r8
 8018f1e:	4620      	mov	r0, r4
 8018f20:	d106      	bne.n	8018f30 <_dtoa_r+0xad8>
 8018f22:	f000 fc03 	bl	801972c <__multadd>
 8018f26:	4680      	mov	r8, r0
 8018f28:	4607      	mov	r7, r0
 8018f2a:	f109 0901 	add.w	r9, r9, #1
 8018f2e:	e772      	b.n	8018e16 <_dtoa_r+0x9be>
 8018f30:	f000 fbfc 	bl	801972c <__multadd>
 8018f34:	4639      	mov	r1, r7
 8018f36:	4680      	mov	r8, r0
 8018f38:	2300      	movs	r3, #0
 8018f3a:	220a      	movs	r2, #10
 8018f3c:	4620      	mov	r0, r4
 8018f3e:	f000 fbf5 	bl	801972c <__multadd>
 8018f42:	4607      	mov	r7, r0
 8018f44:	e7f1      	b.n	8018f2a <_dtoa_r+0xad2>
 8018f46:	9b03      	ldr	r3, [sp, #12]
 8018f48:	9302      	str	r3, [sp, #8]
 8018f4a:	9d01      	ldr	r5, [sp, #4]
 8018f4c:	ee18 0a10 	vmov	r0, s16
 8018f50:	4631      	mov	r1, r6
 8018f52:	f7ff f9f4 	bl	801833e <quorem>
 8018f56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8018f5a:	9b01      	ldr	r3, [sp, #4]
 8018f5c:	f805 ab01 	strb.w	sl, [r5], #1
 8018f60:	1aea      	subs	r2, r5, r3
 8018f62:	9b02      	ldr	r3, [sp, #8]
 8018f64:	4293      	cmp	r3, r2
 8018f66:	dd09      	ble.n	8018f7c <_dtoa_r+0xb24>
 8018f68:	ee18 1a10 	vmov	r1, s16
 8018f6c:	2300      	movs	r3, #0
 8018f6e:	220a      	movs	r2, #10
 8018f70:	4620      	mov	r0, r4
 8018f72:	f000 fbdb 	bl	801972c <__multadd>
 8018f76:	ee08 0a10 	vmov	s16, r0
 8018f7a:	e7e7      	b.n	8018f4c <_dtoa_r+0xaf4>
 8018f7c:	9b02      	ldr	r3, [sp, #8]
 8018f7e:	2b00      	cmp	r3, #0
 8018f80:	bfc8      	it	gt
 8018f82:	461d      	movgt	r5, r3
 8018f84:	9b01      	ldr	r3, [sp, #4]
 8018f86:	bfd8      	it	le
 8018f88:	2501      	movle	r5, #1
 8018f8a:	441d      	add	r5, r3
 8018f8c:	f04f 0800 	mov.w	r8, #0
 8018f90:	ee18 1a10 	vmov	r1, s16
 8018f94:	2201      	movs	r2, #1
 8018f96:	4620      	mov	r0, r4
 8018f98:	f000 fd5e 	bl	8019a58 <__lshift>
 8018f9c:	4631      	mov	r1, r6
 8018f9e:	ee08 0a10 	vmov	s16, r0
 8018fa2:	f000 fdc9 	bl	8019b38 <__mcmp>
 8018fa6:	2800      	cmp	r0, #0
 8018fa8:	dc91      	bgt.n	8018ece <_dtoa_r+0xa76>
 8018faa:	d102      	bne.n	8018fb2 <_dtoa_r+0xb5a>
 8018fac:	f01a 0f01 	tst.w	sl, #1
 8018fb0:	d18d      	bne.n	8018ece <_dtoa_r+0xa76>
 8018fb2:	462b      	mov	r3, r5
 8018fb4:	461d      	mov	r5, r3
 8018fb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018fba:	2a30      	cmp	r2, #48	; 0x30
 8018fbc:	d0fa      	beq.n	8018fb4 <_dtoa_r+0xb5c>
 8018fbe:	e6d8      	b.n	8018d72 <_dtoa_r+0x91a>
 8018fc0:	9a01      	ldr	r2, [sp, #4]
 8018fc2:	429a      	cmp	r2, r3
 8018fc4:	d184      	bne.n	8018ed0 <_dtoa_r+0xa78>
 8018fc6:	9b00      	ldr	r3, [sp, #0]
 8018fc8:	3301      	adds	r3, #1
 8018fca:	9300      	str	r3, [sp, #0]
 8018fcc:	2331      	movs	r3, #49	; 0x31
 8018fce:	7013      	strb	r3, [r2, #0]
 8018fd0:	e6cf      	b.n	8018d72 <_dtoa_r+0x91a>
 8018fd2:	4b0a      	ldr	r3, [pc, #40]	; (8018ffc <_dtoa_r+0xba4>)
 8018fd4:	f7ff ba97 	b.w	8018506 <_dtoa_r+0xae>
 8018fd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018fda:	2b00      	cmp	r3, #0
 8018fdc:	f47f aa7b 	bne.w	80184d6 <_dtoa_r+0x7e>
 8018fe0:	4b07      	ldr	r3, [pc, #28]	; (8019000 <_dtoa_r+0xba8>)
 8018fe2:	f7ff ba90 	b.w	8018506 <_dtoa_r+0xae>
 8018fe6:	9b02      	ldr	r3, [sp, #8]
 8018fe8:	2b00      	cmp	r3, #0
 8018fea:	dcae      	bgt.n	8018f4a <_dtoa_r+0xaf2>
 8018fec:	9b06      	ldr	r3, [sp, #24]
 8018fee:	2b02      	cmp	r3, #2
 8018ff0:	f73f aea9 	bgt.w	8018d46 <_dtoa_r+0x8ee>
 8018ff4:	e7a9      	b.n	8018f4a <_dtoa_r+0xaf2>
 8018ff6:	bf00      	nop
 8018ff8:	08021c39 	.word	0x08021c39
 8018ffc:	08021bca 	.word	0x08021bca
 8019000:	08021c30 	.word	0x08021c30

08019004 <__sflush_r>:
 8019004:	898b      	ldrh	r3, [r1, #12]
 8019006:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801900a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801900e:	4605      	mov	r5, r0
 8019010:	0718      	lsls	r0, r3, #28
 8019012:	460c      	mov	r4, r1
 8019014:	d45f      	bmi.n	80190d6 <__sflush_r+0xd2>
 8019016:	684b      	ldr	r3, [r1, #4]
 8019018:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801901c:	2b00      	cmp	r3, #0
 801901e:	818a      	strh	r2, [r1, #12]
 8019020:	dc05      	bgt.n	801902e <__sflush_r+0x2a>
 8019022:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8019024:	2b00      	cmp	r3, #0
 8019026:	dc02      	bgt.n	801902e <__sflush_r+0x2a>
 8019028:	2000      	movs	r0, #0
 801902a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801902e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8019030:	2e00      	cmp	r6, #0
 8019032:	d0f9      	beq.n	8019028 <__sflush_r+0x24>
 8019034:	2300      	movs	r3, #0
 8019036:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801903a:	682f      	ldr	r7, [r5, #0]
 801903c:	602b      	str	r3, [r5, #0]
 801903e:	d036      	beq.n	80190ae <__sflush_r+0xaa>
 8019040:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8019042:	89a3      	ldrh	r3, [r4, #12]
 8019044:	075a      	lsls	r2, r3, #29
 8019046:	d505      	bpl.n	8019054 <__sflush_r+0x50>
 8019048:	6863      	ldr	r3, [r4, #4]
 801904a:	1ac0      	subs	r0, r0, r3
 801904c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801904e:	b10b      	cbz	r3, 8019054 <__sflush_r+0x50>
 8019050:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019052:	1ac0      	subs	r0, r0, r3
 8019054:	2300      	movs	r3, #0
 8019056:	4602      	mov	r2, r0
 8019058:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801905a:	69e1      	ldr	r1, [r4, #28]
 801905c:	4628      	mov	r0, r5
 801905e:	47b0      	blx	r6
 8019060:	1c43      	adds	r3, r0, #1
 8019062:	89a3      	ldrh	r3, [r4, #12]
 8019064:	d106      	bne.n	8019074 <__sflush_r+0x70>
 8019066:	6829      	ldr	r1, [r5, #0]
 8019068:	291d      	cmp	r1, #29
 801906a:	d830      	bhi.n	80190ce <__sflush_r+0xca>
 801906c:	4a2b      	ldr	r2, [pc, #172]	; (801911c <__sflush_r+0x118>)
 801906e:	40ca      	lsrs	r2, r1
 8019070:	07d6      	lsls	r6, r2, #31
 8019072:	d52c      	bpl.n	80190ce <__sflush_r+0xca>
 8019074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8019078:	b21b      	sxth	r3, r3
 801907a:	2200      	movs	r2, #0
 801907c:	6062      	str	r2, [r4, #4]
 801907e:	04d9      	lsls	r1, r3, #19
 8019080:	6922      	ldr	r2, [r4, #16]
 8019082:	81a3      	strh	r3, [r4, #12]
 8019084:	6022      	str	r2, [r4, #0]
 8019086:	d504      	bpl.n	8019092 <__sflush_r+0x8e>
 8019088:	1c42      	adds	r2, r0, #1
 801908a:	d101      	bne.n	8019090 <__sflush_r+0x8c>
 801908c:	682b      	ldr	r3, [r5, #0]
 801908e:	b903      	cbnz	r3, 8019092 <__sflush_r+0x8e>
 8019090:	6520      	str	r0, [r4, #80]	; 0x50
 8019092:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8019094:	602f      	str	r7, [r5, #0]
 8019096:	2900      	cmp	r1, #0
 8019098:	d0c6      	beq.n	8019028 <__sflush_r+0x24>
 801909a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801909e:	4299      	cmp	r1, r3
 80190a0:	d002      	beq.n	80190a8 <__sflush_r+0xa4>
 80190a2:	4628      	mov	r0, r5
 80190a4:	f000 f9a4 	bl	80193f0 <_free_r>
 80190a8:	2000      	movs	r0, #0
 80190aa:	6320      	str	r0, [r4, #48]	; 0x30
 80190ac:	e7bd      	b.n	801902a <__sflush_r+0x26>
 80190ae:	69e1      	ldr	r1, [r4, #28]
 80190b0:	2301      	movs	r3, #1
 80190b2:	4628      	mov	r0, r5
 80190b4:	47b0      	blx	r6
 80190b6:	1c41      	adds	r1, r0, #1
 80190b8:	d1c3      	bne.n	8019042 <__sflush_r+0x3e>
 80190ba:	682b      	ldr	r3, [r5, #0]
 80190bc:	2b00      	cmp	r3, #0
 80190be:	d0c0      	beq.n	8019042 <__sflush_r+0x3e>
 80190c0:	2b1d      	cmp	r3, #29
 80190c2:	d001      	beq.n	80190c8 <__sflush_r+0xc4>
 80190c4:	2b16      	cmp	r3, #22
 80190c6:	d101      	bne.n	80190cc <__sflush_r+0xc8>
 80190c8:	602f      	str	r7, [r5, #0]
 80190ca:	e7ad      	b.n	8019028 <__sflush_r+0x24>
 80190cc:	89a3      	ldrh	r3, [r4, #12]
 80190ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80190d2:	81a3      	strh	r3, [r4, #12]
 80190d4:	e7a9      	b.n	801902a <__sflush_r+0x26>
 80190d6:	690f      	ldr	r7, [r1, #16]
 80190d8:	2f00      	cmp	r7, #0
 80190da:	d0a5      	beq.n	8019028 <__sflush_r+0x24>
 80190dc:	079b      	lsls	r3, r3, #30
 80190de:	680e      	ldr	r6, [r1, #0]
 80190e0:	bf08      	it	eq
 80190e2:	694b      	ldreq	r3, [r1, #20]
 80190e4:	600f      	str	r7, [r1, #0]
 80190e6:	bf18      	it	ne
 80190e8:	2300      	movne	r3, #0
 80190ea:	eba6 0807 	sub.w	r8, r6, r7
 80190ee:	608b      	str	r3, [r1, #8]
 80190f0:	f1b8 0f00 	cmp.w	r8, #0
 80190f4:	dd98      	ble.n	8019028 <__sflush_r+0x24>
 80190f6:	69e1      	ldr	r1, [r4, #28]
 80190f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80190fa:	4643      	mov	r3, r8
 80190fc:	463a      	mov	r2, r7
 80190fe:	4628      	mov	r0, r5
 8019100:	47b0      	blx	r6
 8019102:	2800      	cmp	r0, #0
 8019104:	dc06      	bgt.n	8019114 <__sflush_r+0x110>
 8019106:	89a3      	ldrh	r3, [r4, #12]
 8019108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801910c:	81a3      	strh	r3, [r4, #12]
 801910e:	f04f 30ff 	mov.w	r0, #4294967295
 8019112:	e78a      	b.n	801902a <__sflush_r+0x26>
 8019114:	4407      	add	r7, r0
 8019116:	eba8 0800 	sub.w	r8, r8, r0
 801911a:	e7e9      	b.n	80190f0 <__sflush_r+0xec>
 801911c:	20400001 	.word	0x20400001

08019120 <_fflush_r>:
 8019120:	b538      	push	{r3, r4, r5, lr}
 8019122:	460c      	mov	r4, r1
 8019124:	4605      	mov	r5, r0
 8019126:	b118      	cbz	r0, 8019130 <_fflush_r+0x10>
 8019128:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801912a:	b90b      	cbnz	r3, 8019130 <_fflush_r+0x10>
 801912c:	f000 f864 	bl	80191f8 <__sinit>
 8019130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019134:	b1bb      	cbz	r3, 8019166 <_fflush_r+0x46>
 8019136:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019138:	07d0      	lsls	r0, r2, #31
 801913a:	d404      	bmi.n	8019146 <_fflush_r+0x26>
 801913c:	0599      	lsls	r1, r3, #22
 801913e:	d402      	bmi.n	8019146 <_fflush_r+0x26>
 8019140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019142:	f7fb f8eb 	bl	801431c <__retarget_lock_acquire_recursive>
 8019146:	4628      	mov	r0, r5
 8019148:	4621      	mov	r1, r4
 801914a:	f7ff ff5b 	bl	8019004 <__sflush_r>
 801914e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019150:	07da      	lsls	r2, r3, #31
 8019152:	4605      	mov	r5, r0
 8019154:	d405      	bmi.n	8019162 <_fflush_r+0x42>
 8019156:	89a3      	ldrh	r3, [r4, #12]
 8019158:	059b      	lsls	r3, r3, #22
 801915a:	d402      	bmi.n	8019162 <_fflush_r+0x42>
 801915c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801915e:	f7fb f8de 	bl	801431e <__retarget_lock_release_recursive>
 8019162:	4628      	mov	r0, r5
 8019164:	bd38      	pop	{r3, r4, r5, pc}
 8019166:	461d      	mov	r5, r3
 8019168:	e7fb      	b.n	8019162 <_fflush_r+0x42>
	...

0801916c <std>:
 801916c:	2300      	movs	r3, #0
 801916e:	b510      	push	{r4, lr}
 8019170:	4604      	mov	r4, r0
 8019172:	e9c0 3300 	strd	r3, r3, [r0]
 8019176:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801917a:	6083      	str	r3, [r0, #8]
 801917c:	8181      	strh	r1, [r0, #12]
 801917e:	6643      	str	r3, [r0, #100]	; 0x64
 8019180:	81c2      	strh	r2, [r0, #14]
 8019182:	6183      	str	r3, [r0, #24]
 8019184:	4619      	mov	r1, r3
 8019186:	2208      	movs	r2, #8
 8019188:	305c      	adds	r0, #92	; 0x5c
 801918a:	f7fb fb3d 	bl	8014808 <memset>
 801918e:	4b07      	ldr	r3, [pc, #28]	; (80191ac <std+0x40>)
 8019190:	6223      	str	r3, [r4, #32]
 8019192:	4b07      	ldr	r3, [pc, #28]	; (80191b0 <std+0x44>)
 8019194:	6263      	str	r3, [r4, #36]	; 0x24
 8019196:	4b07      	ldr	r3, [pc, #28]	; (80191b4 <std+0x48>)
 8019198:	62a3      	str	r3, [r4, #40]	; 0x28
 801919a:	4b07      	ldr	r3, [pc, #28]	; (80191b8 <std+0x4c>)
 801919c:	61e4      	str	r4, [r4, #28]
 801919e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80191a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80191a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80191a8:	f7fb b8b6 	b.w	8014318 <__retarget_lock_init_recursive>
 80191ac:	08019e39 	.word	0x08019e39
 80191b0:	08019e5b 	.word	0x08019e5b
 80191b4:	08019e93 	.word	0x08019e93
 80191b8:	08019eb7 	.word	0x08019eb7

080191bc <_cleanup_r>:
 80191bc:	4901      	ldr	r1, [pc, #4]	; (80191c4 <_cleanup_r+0x8>)
 80191be:	f000 b9d7 	b.w	8019570 <_fwalk_reent>
 80191c2:	bf00      	nop
 80191c4:	0801a159 	.word	0x0801a159

080191c8 <__sfp_lock_acquire>:
 80191c8:	4801      	ldr	r0, [pc, #4]	; (80191d0 <__sfp_lock_acquire+0x8>)
 80191ca:	f7fb b8a7 	b.w	801431c <__retarget_lock_acquire_recursive>
 80191ce:	bf00      	nop
 80191d0:	2000d9f6 	.word	0x2000d9f6

080191d4 <__sfp_lock_release>:
 80191d4:	4801      	ldr	r0, [pc, #4]	; (80191dc <__sfp_lock_release+0x8>)
 80191d6:	f7fb b8a2 	b.w	801431e <__retarget_lock_release_recursive>
 80191da:	bf00      	nop
 80191dc:	2000d9f6 	.word	0x2000d9f6

080191e0 <__sinit_lock_acquire>:
 80191e0:	4801      	ldr	r0, [pc, #4]	; (80191e8 <__sinit_lock_acquire+0x8>)
 80191e2:	f7fb b89b 	b.w	801431c <__retarget_lock_acquire_recursive>
 80191e6:	bf00      	nop
 80191e8:	2000d9f7 	.word	0x2000d9f7

080191ec <__sinit_lock_release>:
 80191ec:	4801      	ldr	r0, [pc, #4]	; (80191f4 <__sinit_lock_release+0x8>)
 80191ee:	f7fb b896 	b.w	801431e <__retarget_lock_release_recursive>
 80191f2:	bf00      	nop
 80191f4:	2000d9f7 	.word	0x2000d9f7

080191f8 <__sinit>:
 80191f8:	b510      	push	{r4, lr}
 80191fa:	4604      	mov	r4, r0
 80191fc:	f7ff fff0 	bl	80191e0 <__sinit_lock_acquire>
 8019200:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8019202:	b11a      	cbz	r2, 801920c <__sinit+0x14>
 8019204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019208:	f7ff bff0 	b.w	80191ec <__sinit_lock_release>
 801920c:	4b0d      	ldr	r3, [pc, #52]	; (8019244 <__sinit+0x4c>)
 801920e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8019210:	2303      	movs	r3, #3
 8019212:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8019216:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 801921a:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 801921e:	6860      	ldr	r0, [r4, #4]
 8019220:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8019224:	2104      	movs	r1, #4
 8019226:	f7ff ffa1 	bl	801916c <std>
 801922a:	68a0      	ldr	r0, [r4, #8]
 801922c:	2201      	movs	r2, #1
 801922e:	2109      	movs	r1, #9
 8019230:	f7ff ff9c 	bl	801916c <std>
 8019234:	68e0      	ldr	r0, [r4, #12]
 8019236:	2202      	movs	r2, #2
 8019238:	2112      	movs	r1, #18
 801923a:	f7ff ff97 	bl	801916c <std>
 801923e:	2301      	movs	r3, #1
 8019240:	63a3      	str	r3, [r4, #56]	; 0x38
 8019242:	e7df      	b.n	8019204 <__sinit+0xc>
 8019244:	080191bd 	.word	0x080191bd

08019248 <__libc_fini_array>:
 8019248:	b538      	push	{r3, r4, r5, lr}
 801924a:	4d07      	ldr	r5, [pc, #28]	; (8019268 <__libc_fini_array+0x20>)
 801924c:	4c07      	ldr	r4, [pc, #28]	; (801926c <__libc_fini_array+0x24>)
 801924e:	1b64      	subs	r4, r4, r5
 8019250:	10a4      	asrs	r4, r4, #2
 8019252:	b91c      	cbnz	r4, 801925c <__libc_fini_array+0x14>
 8019254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019258:	f002 b94a 	b.w	801b4f0 <_fini>
 801925c:	3c01      	subs	r4, #1
 801925e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8019262:	4798      	blx	r3
 8019264:	e7f5      	b.n	8019252 <__libc_fini_array+0xa>
 8019266:	bf00      	nop
 8019268:	08022360 	.word	0x08022360
 801926c:	08022364 	.word	0x08022364

08019270 <__fputwc>:
 8019270:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019274:	4680      	mov	r8, r0
 8019276:	460e      	mov	r6, r1
 8019278:	4615      	mov	r5, r2
 801927a:	f000 f999 	bl	80195b0 <__locale_mb_cur_max>
 801927e:	2801      	cmp	r0, #1
 8019280:	d11c      	bne.n	80192bc <__fputwc+0x4c>
 8019282:	1e73      	subs	r3, r6, #1
 8019284:	2bfe      	cmp	r3, #254	; 0xfe
 8019286:	d819      	bhi.n	80192bc <__fputwc+0x4c>
 8019288:	f88d 6004 	strb.w	r6, [sp, #4]
 801928c:	4604      	mov	r4, r0
 801928e:	2700      	movs	r7, #0
 8019290:	f10d 0904 	add.w	r9, sp, #4
 8019294:	42a7      	cmp	r7, r4
 8019296:	d020      	beq.n	80192da <__fputwc+0x6a>
 8019298:	68ab      	ldr	r3, [r5, #8]
 801929a:	f817 1009 	ldrb.w	r1, [r7, r9]
 801929e:	3b01      	subs	r3, #1
 80192a0:	2b00      	cmp	r3, #0
 80192a2:	60ab      	str	r3, [r5, #8]
 80192a4:	da04      	bge.n	80192b0 <__fputwc+0x40>
 80192a6:	69aa      	ldr	r2, [r5, #24]
 80192a8:	4293      	cmp	r3, r2
 80192aa:	db1a      	blt.n	80192e2 <__fputwc+0x72>
 80192ac:	290a      	cmp	r1, #10
 80192ae:	d018      	beq.n	80192e2 <__fputwc+0x72>
 80192b0:	682b      	ldr	r3, [r5, #0]
 80192b2:	1c5a      	adds	r2, r3, #1
 80192b4:	602a      	str	r2, [r5, #0]
 80192b6:	7019      	strb	r1, [r3, #0]
 80192b8:	3701      	adds	r7, #1
 80192ba:	e7eb      	b.n	8019294 <__fputwc+0x24>
 80192bc:	a901      	add	r1, sp, #4
 80192be:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 80192c2:	4632      	mov	r2, r6
 80192c4:	4640      	mov	r0, r8
 80192c6:	f000 fe89 	bl	8019fdc <_wcrtomb_r>
 80192ca:	1c41      	adds	r1, r0, #1
 80192cc:	4604      	mov	r4, r0
 80192ce:	d1de      	bne.n	801928e <__fputwc+0x1e>
 80192d0:	89ab      	ldrh	r3, [r5, #12]
 80192d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80192d6:	81ab      	strh	r3, [r5, #12]
 80192d8:	4606      	mov	r6, r0
 80192da:	4630      	mov	r0, r6
 80192dc:	b003      	add	sp, #12
 80192de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80192e2:	462a      	mov	r2, r5
 80192e4:	4640      	mov	r0, r8
 80192e6:	f7fe ff71 	bl	80181cc <__swbuf_r>
 80192ea:	1c42      	adds	r2, r0, #1
 80192ec:	d1e4      	bne.n	80192b8 <__fputwc+0x48>
 80192ee:	4606      	mov	r6, r0
 80192f0:	e7f3      	b.n	80192da <__fputwc+0x6a>

080192f2 <_fputwc_r>:
 80192f2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80192f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80192f6:	4614      	mov	r4, r2
 80192f8:	07da      	lsls	r2, r3, #31
 80192fa:	4605      	mov	r5, r0
 80192fc:	d407      	bmi.n	801930e <_fputwc_r+0x1c>
 80192fe:	89a3      	ldrh	r3, [r4, #12]
 8019300:	059b      	lsls	r3, r3, #22
 8019302:	d404      	bmi.n	801930e <_fputwc_r+0x1c>
 8019304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019306:	9101      	str	r1, [sp, #4]
 8019308:	f7fb f808 	bl	801431c <__retarget_lock_acquire_recursive>
 801930c:	9901      	ldr	r1, [sp, #4]
 801930e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019312:	0498      	lsls	r0, r3, #18
 8019314:	d406      	bmi.n	8019324 <_fputwc_r+0x32>
 8019316:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801931a:	81a3      	strh	r3, [r4, #12]
 801931c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801931e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019322:	6663      	str	r3, [r4, #100]	; 0x64
 8019324:	4622      	mov	r2, r4
 8019326:	4628      	mov	r0, r5
 8019328:	f7ff ffa2 	bl	8019270 <__fputwc>
 801932c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801932e:	07da      	lsls	r2, r3, #31
 8019330:	4605      	mov	r5, r0
 8019332:	d405      	bmi.n	8019340 <_fputwc_r+0x4e>
 8019334:	89a3      	ldrh	r3, [r4, #12]
 8019336:	059b      	lsls	r3, r3, #22
 8019338:	d402      	bmi.n	8019340 <_fputwc_r+0x4e>
 801933a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801933c:	f7fa ffef 	bl	801431e <__retarget_lock_release_recursive>
 8019340:	4628      	mov	r0, r5
 8019342:	b003      	add	sp, #12
 8019344:	bd30      	pop	{r4, r5, pc}
	...

08019348 <_malloc_trim_r>:
 8019348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801934c:	4606      	mov	r6, r0
 801934e:	2008      	movs	r0, #8
 8019350:	460c      	mov	r4, r1
 8019352:	f7fc ff65 	bl	8016220 <sysconf>
 8019356:	4f23      	ldr	r7, [pc, #140]	; (80193e4 <_malloc_trim_r+0x9c>)
 8019358:	4680      	mov	r8, r0
 801935a:	4630      	mov	r0, r6
 801935c:	f7fb fa5c 	bl	8014818 <__malloc_lock>
 8019360:	68bb      	ldr	r3, [r7, #8]
 8019362:	685d      	ldr	r5, [r3, #4]
 8019364:	f025 0503 	bic.w	r5, r5, #3
 8019368:	1b2c      	subs	r4, r5, r4
 801936a:	3c11      	subs	r4, #17
 801936c:	4444      	add	r4, r8
 801936e:	fbb4 f4f8 	udiv	r4, r4, r8
 8019372:	3c01      	subs	r4, #1
 8019374:	fb08 f404 	mul.w	r4, r8, r4
 8019378:	45a0      	cmp	r8, r4
 801937a:	dd05      	ble.n	8019388 <_malloc_trim_r+0x40>
 801937c:	4630      	mov	r0, r6
 801937e:	f7fb fa51 	bl	8014824 <__malloc_unlock>
 8019382:	2000      	movs	r0, #0
 8019384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019388:	2100      	movs	r1, #0
 801938a:	4630      	mov	r0, r6
 801938c:	f7fb fc54 	bl	8014c38 <_sbrk_r>
 8019390:	68bb      	ldr	r3, [r7, #8]
 8019392:	442b      	add	r3, r5
 8019394:	4298      	cmp	r0, r3
 8019396:	d1f1      	bne.n	801937c <_malloc_trim_r+0x34>
 8019398:	4261      	negs	r1, r4
 801939a:	4630      	mov	r0, r6
 801939c:	f7fb fc4c 	bl	8014c38 <_sbrk_r>
 80193a0:	3001      	adds	r0, #1
 80193a2:	d110      	bne.n	80193c6 <_malloc_trim_r+0x7e>
 80193a4:	2100      	movs	r1, #0
 80193a6:	4630      	mov	r0, r6
 80193a8:	f7fb fc46 	bl	8014c38 <_sbrk_r>
 80193ac:	68ba      	ldr	r2, [r7, #8]
 80193ae:	1a83      	subs	r3, r0, r2
 80193b0:	2b0f      	cmp	r3, #15
 80193b2:	dde3      	ble.n	801937c <_malloc_trim_r+0x34>
 80193b4:	490c      	ldr	r1, [pc, #48]	; (80193e8 <_malloc_trim_r+0xa0>)
 80193b6:	6809      	ldr	r1, [r1, #0]
 80193b8:	1a40      	subs	r0, r0, r1
 80193ba:	490c      	ldr	r1, [pc, #48]	; (80193ec <_malloc_trim_r+0xa4>)
 80193bc:	f043 0301 	orr.w	r3, r3, #1
 80193c0:	6008      	str	r0, [r1, #0]
 80193c2:	6053      	str	r3, [r2, #4]
 80193c4:	e7da      	b.n	801937c <_malloc_trim_r+0x34>
 80193c6:	68bb      	ldr	r3, [r7, #8]
 80193c8:	4a08      	ldr	r2, [pc, #32]	; (80193ec <_malloc_trim_r+0xa4>)
 80193ca:	1b2d      	subs	r5, r5, r4
 80193cc:	f045 0501 	orr.w	r5, r5, #1
 80193d0:	605d      	str	r5, [r3, #4]
 80193d2:	6813      	ldr	r3, [r2, #0]
 80193d4:	4630      	mov	r0, r6
 80193d6:	1b1b      	subs	r3, r3, r4
 80193d8:	6013      	str	r3, [r2, #0]
 80193da:	f7fb fa23 	bl	8014824 <__malloc_unlock>
 80193de:	2001      	movs	r0, #1
 80193e0:	e7d0      	b.n	8019384 <_malloc_trim_r+0x3c>
 80193e2:	bf00      	nop
 80193e4:	200009c0 	.word	0x200009c0
 80193e8:	20000dc8 	.word	0x20000dc8
 80193ec:	2000d9f8 	.word	0x2000d9f8

080193f0 <_free_r>:
 80193f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193f2:	4605      	mov	r5, r0
 80193f4:	460f      	mov	r7, r1
 80193f6:	2900      	cmp	r1, #0
 80193f8:	f000 80b1 	beq.w	801955e <_free_r+0x16e>
 80193fc:	f7fb fa0c 	bl	8014818 <__malloc_lock>
 8019400:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8019404:	4856      	ldr	r0, [pc, #344]	; (8019560 <_free_r+0x170>)
 8019406:	f022 0401 	bic.w	r4, r2, #1
 801940a:	f1a7 0308 	sub.w	r3, r7, #8
 801940e:	eb03 0c04 	add.w	ip, r3, r4
 8019412:	6881      	ldr	r1, [r0, #8]
 8019414:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8019418:	4561      	cmp	r1, ip
 801941a:	f026 0603 	bic.w	r6, r6, #3
 801941e:	f002 0201 	and.w	r2, r2, #1
 8019422:	d11b      	bne.n	801945c <_free_r+0x6c>
 8019424:	4434      	add	r4, r6
 8019426:	b93a      	cbnz	r2, 8019438 <_free_r+0x48>
 8019428:	f857 2c08 	ldr.w	r2, [r7, #-8]
 801942c:	1a9b      	subs	r3, r3, r2
 801942e:	4414      	add	r4, r2
 8019430:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8019434:	60ca      	str	r2, [r1, #12]
 8019436:	6091      	str	r1, [r2, #8]
 8019438:	f044 0201 	orr.w	r2, r4, #1
 801943c:	605a      	str	r2, [r3, #4]
 801943e:	6083      	str	r3, [r0, #8]
 8019440:	4b48      	ldr	r3, [pc, #288]	; (8019564 <_free_r+0x174>)
 8019442:	681b      	ldr	r3, [r3, #0]
 8019444:	42a3      	cmp	r3, r4
 8019446:	d804      	bhi.n	8019452 <_free_r+0x62>
 8019448:	4b47      	ldr	r3, [pc, #284]	; (8019568 <_free_r+0x178>)
 801944a:	4628      	mov	r0, r5
 801944c:	6819      	ldr	r1, [r3, #0]
 801944e:	f7ff ff7b 	bl	8019348 <_malloc_trim_r>
 8019452:	4628      	mov	r0, r5
 8019454:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019458:	f7fb b9e4 	b.w	8014824 <__malloc_unlock>
 801945c:	f8cc 6004 	str.w	r6, [ip, #4]
 8019460:	2a00      	cmp	r2, #0
 8019462:	d138      	bne.n	80194d6 <_free_r+0xe6>
 8019464:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8019468:	1a5b      	subs	r3, r3, r1
 801946a:	440c      	add	r4, r1
 801946c:	6899      	ldr	r1, [r3, #8]
 801946e:	f100 0708 	add.w	r7, r0, #8
 8019472:	42b9      	cmp	r1, r7
 8019474:	d031      	beq.n	80194da <_free_r+0xea>
 8019476:	68df      	ldr	r7, [r3, #12]
 8019478:	60cf      	str	r7, [r1, #12]
 801947a:	60b9      	str	r1, [r7, #8]
 801947c:	eb0c 0106 	add.w	r1, ip, r6
 8019480:	6849      	ldr	r1, [r1, #4]
 8019482:	07c9      	lsls	r1, r1, #31
 8019484:	d40b      	bmi.n	801949e <_free_r+0xae>
 8019486:	f8dc 1008 	ldr.w	r1, [ip, #8]
 801948a:	4434      	add	r4, r6
 801948c:	bb3a      	cbnz	r2, 80194de <_free_r+0xee>
 801948e:	4e37      	ldr	r6, [pc, #220]	; (801956c <_free_r+0x17c>)
 8019490:	42b1      	cmp	r1, r6
 8019492:	d124      	bne.n	80194de <_free_r+0xee>
 8019494:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019498:	e9c3 1102 	strd	r1, r1, [r3, #8]
 801949c:	2201      	movs	r2, #1
 801949e:	f044 0101 	orr.w	r1, r4, #1
 80194a2:	6059      	str	r1, [r3, #4]
 80194a4:	511c      	str	r4, [r3, r4]
 80194a6:	2a00      	cmp	r2, #0
 80194a8:	d1d3      	bne.n	8019452 <_free_r+0x62>
 80194aa:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80194ae:	d21b      	bcs.n	80194e8 <_free_r+0xf8>
 80194b0:	0961      	lsrs	r1, r4, #5
 80194b2:	08e2      	lsrs	r2, r4, #3
 80194b4:	2401      	movs	r4, #1
 80194b6:	408c      	lsls	r4, r1
 80194b8:	6841      	ldr	r1, [r0, #4]
 80194ba:	3201      	adds	r2, #1
 80194bc:	430c      	orrs	r4, r1
 80194be:	6044      	str	r4, [r0, #4]
 80194c0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 80194c4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 80194c8:	3908      	subs	r1, #8
 80194ca:	e9c3 4102 	strd	r4, r1, [r3, #8]
 80194ce:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 80194d2:	60e3      	str	r3, [r4, #12]
 80194d4:	e7bd      	b.n	8019452 <_free_r+0x62>
 80194d6:	2200      	movs	r2, #0
 80194d8:	e7d0      	b.n	801947c <_free_r+0x8c>
 80194da:	2201      	movs	r2, #1
 80194dc:	e7ce      	b.n	801947c <_free_r+0x8c>
 80194de:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80194e2:	60ce      	str	r6, [r1, #12]
 80194e4:	60b1      	str	r1, [r6, #8]
 80194e6:	e7da      	b.n	801949e <_free_r+0xae>
 80194e8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 80194ec:	ea4f 2254 	mov.w	r2, r4, lsr #9
 80194f0:	d214      	bcs.n	801951c <_free_r+0x12c>
 80194f2:	09a2      	lsrs	r2, r4, #6
 80194f4:	3238      	adds	r2, #56	; 0x38
 80194f6:	1c51      	adds	r1, r2, #1
 80194f8:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80194fc:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8019500:	428e      	cmp	r6, r1
 8019502:	d125      	bne.n	8019550 <_free_r+0x160>
 8019504:	2401      	movs	r4, #1
 8019506:	1092      	asrs	r2, r2, #2
 8019508:	fa04 f202 	lsl.w	r2, r4, r2
 801950c:	6844      	ldr	r4, [r0, #4]
 801950e:	4322      	orrs	r2, r4
 8019510:	6042      	str	r2, [r0, #4]
 8019512:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8019516:	60b3      	str	r3, [r6, #8]
 8019518:	60cb      	str	r3, [r1, #12]
 801951a:	e79a      	b.n	8019452 <_free_r+0x62>
 801951c:	2a14      	cmp	r2, #20
 801951e:	d801      	bhi.n	8019524 <_free_r+0x134>
 8019520:	325b      	adds	r2, #91	; 0x5b
 8019522:	e7e8      	b.n	80194f6 <_free_r+0x106>
 8019524:	2a54      	cmp	r2, #84	; 0x54
 8019526:	d802      	bhi.n	801952e <_free_r+0x13e>
 8019528:	0b22      	lsrs	r2, r4, #12
 801952a:	326e      	adds	r2, #110	; 0x6e
 801952c:	e7e3      	b.n	80194f6 <_free_r+0x106>
 801952e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8019532:	d802      	bhi.n	801953a <_free_r+0x14a>
 8019534:	0be2      	lsrs	r2, r4, #15
 8019536:	3277      	adds	r2, #119	; 0x77
 8019538:	e7dd      	b.n	80194f6 <_free_r+0x106>
 801953a:	f240 5154 	movw	r1, #1364	; 0x554
 801953e:	428a      	cmp	r2, r1
 8019540:	bf9a      	itte	ls
 8019542:	0ca2      	lsrls	r2, r4, #18
 8019544:	327c      	addls	r2, #124	; 0x7c
 8019546:	227e      	movhi	r2, #126	; 0x7e
 8019548:	e7d5      	b.n	80194f6 <_free_r+0x106>
 801954a:	6889      	ldr	r1, [r1, #8]
 801954c:	428e      	cmp	r6, r1
 801954e:	d004      	beq.n	801955a <_free_r+0x16a>
 8019550:	684a      	ldr	r2, [r1, #4]
 8019552:	f022 0203 	bic.w	r2, r2, #3
 8019556:	42a2      	cmp	r2, r4
 8019558:	d8f7      	bhi.n	801954a <_free_r+0x15a>
 801955a:	68ce      	ldr	r6, [r1, #12]
 801955c:	e7d9      	b.n	8019512 <_free_r+0x122>
 801955e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019560:	200009c0 	.word	0x200009c0
 8019564:	20000dcc 	.word	0x20000dcc
 8019568:	2000da28 	.word	0x2000da28
 801956c:	200009c8 	.word	0x200009c8

08019570 <_fwalk_reent>:
 8019570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019574:	4606      	mov	r6, r0
 8019576:	4688      	mov	r8, r1
 8019578:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 801957c:	2700      	movs	r7, #0
 801957e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019582:	f1b9 0901 	subs.w	r9, r9, #1
 8019586:	d505      	bpl.n	8019594 <_fwalk_reent+0x24>
 8019588:	6824      	ldr	r4, [r4, #0]
 801958a:	2c00      	cmp	r4, #0
 801958c:	d1f7      	bne.n	801957e <_fwalk_reent+0xe>
 801958e:	4638      	mov	r0, r7
 8019590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019594:	89ab      	ldrh	r3, [r5, #12]
 8019596:	2b01      	cmp	r3, #1
 8019598:	d907      	bls.n	80195aa <_fwalk_reent+0x3a>
 801959a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801959e:	3301      	adds	r3, #1
 80195a0:	d003      	beq.n	80195aa <_fwalk_reent+0x3a>
 80195a2:	4629      	mov	r1, r5
 80195a4:	4630      	mov	r0, r6
 80195a6:	47c0      	blx	r8
 80195a8:	4307      	orrs	r7, r0
 80195aa:	3568      	adds	r5, #104	; 0x68
 80195ac:	e7e9      	b.n	8019582 <_fwalk_reent+0x12>
	...

080195b0 <__locale_mb_cur_max>:
 80195b0:	4b01      	ldr	r3, [pc, #4]	; (80195b8 <__locale_mb_cur_max+0x8>)
 80195b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80195b6:	4770      	bx	lr
 80195b8:	20000dd4 	.word	0x20000dd4

080195bc <_localeconv_r>:
 80195bc:	4800      	ldr	r0, [pc, #0]	; (80195c0 <_localeconv_r+0x4>)
 80195be:	4770      	bx	lr
 80195c0:	20000ec4 	.word	0x20000ec4

080195c4 <__swhatbuf_r>:
 80195c4:	b570      	push	{r4, r5, r6, lr}
 80195c6:	460e      	mov	r6, r1
 80195c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195cc:	2900      	cmp	r1, #0
 80195ce:	b096      	sub	sp, #88	; 0x58
 80195d0:	4614      	mov	r4, r2
 80195d2:	461d      	mov	r5, r3
 80195d4:	da0a      	bge.n	80195ec <__swhatbuf_r+0x28>
 80195d6:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 80195da:	2300      	movs	r3, #0
 80195dc:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 80195e0:	602b      	str	r3, [r5, #0]
 80195e2:	d116      	bne.n	8019612 <__swhatbuf_r+0x4e>
 80195e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80195e8:	6023      	str	r3, [r4, #0]
 80195ea:	e015      	b.n	8019618 <__swhatbuf_r+0x54>
 80195ec:	466a      	mov	r2, sp
 80195ee:	f000 fe0b 	bl	801a208 <_fstat_r>
 80195f2:	2800      	cmp	r0, #0
 80195f4:	dbef      	blt.n	80195d6 <__swhatbuf_r+0x12>
 80195f6:	9a01      	ldr	r2, [sp, #4]
 80195f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80195fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8019600:	425a      	negs	r2, r3
 8019602:	415a      	adcs	r2, r3
 8019604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019608:	602a      	str	r2, [r5, #0]
 801960a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801960e:	6023      	str	r3, [r4, #0]
 8019610:	e002      	b.n	8019618 <__swhatbuf_r+0x54>
 8019612:	2240      	movs	r2, #64	; 0x40
 8019614:	6022      	str	r2, [r4, #0]
 8019616:	4618      	mov	r0, r3
 8019618:	b016      	add	sp, #88	; 0x58
 801961a:	bd70      	pop	{r4, r5, r6, pc}

0801961c <__smakebuf_r>:
 801961c:	898b      	ldrh	r3, [r1, #12]
 801961e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019620:	079d      	lsls	r5, r3, #30
 8019622:	4606      	mov	r6, r0
 8019624:	460c      	mov	r4, r1
 8019626:	d507      	bpl.n	8019638 <__smakebuf_r+0x1c>
 8019628:	f104 0343 	add.w	r3, r4, #67	; 0x43
 801962c:	6023      	str	r3, [r4, #0]
 801962e:	6123      	str	r3, [r4, #16]
 8019630:	2301      	movs	r3, #1
 8019632:	6163      	str	r3, [r4, #20]
 8019634:	b002      	add	sp, #8
 8019636:	bd70      	pop	{r4, r5, r6, pc}
 8019638:	ab01      	add	r3, sp, #4
 801963a:	466a      	mov	r2, sp
 801963c:	f7ff ffc2 	bl	80195c4 <__swhatbuf_r>
 8019640:	9900      	ldr	r1, [sp, #0]
 8019642:	4605      	mov	r5, r0
 8019644:	4630      	mov	r0, r6
 8019646:	f7fa fe6b 	bl	8014320 <_malloc_r>
 801964a:	b948      	cbnz	r0, 8019660 <__smakebuf_r+0x44>
 801964c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019650:	059a      	lsls	r2, r3, #22
 8019652:	d4ef      	bmi.n	8019634 <__smakebuf_r+0x18>
 8019654:	f023 0303 	bic.w	r3, r3, #3
 8019658:	f043 0302 	orr.w	r3, r3, #2
 801965c:	81a3      	strh	r3, [r4, #12]
 801965e:	e7e3      	b.n	8019628 <__smakebuf_r+0xc>
 8019660:	4b0d      	ldr	r3, [pc, #52]	; (8019698 <__smakebuf_r+0x7c>)
 8019662:	63f3      	str	r3, [r6, #60]	; 0x3c
 8019664:	89a3      	ldrh	r3, [r4, #12]
 8019666:	6020      	str	r0, [r4, #0]
 8019668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801966c:	81a3      	strh	r3, [r4, #12]
 801966e:	9b00      	ldr	r3, [sp, #0]
 8019670:	6163      	str	r3, [r4, #20]
 8019672:	9b01      	ldr	r3, [sp, #4]
 8019674:	6120      	str	r0, [r4, #16]
 8019676:	b15b      	cbz	r3, 8019690 <__smakebuf_r+0x74>
 8019678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801967c:	4630      	mov	r0, r6
 801967e:	f000 fdd5 	bl	801a22c <_isatty_r>
 8019682:	b128      	cbz	r0, 8019690 <__smakebuf_r+0x74>
 8019684:	89a3      	ldrh	r3, [r4, #12]
 8019686:	f023 0303 	bic.w	r3, r3, #3
 801968a:	f043 0301 	orr.w	r3, r3, #1
 801968e:	81a3      	strh	r3, [r4, #12]
 8019690:	89a0      	ldrh	r0, [r4, #12]
 8019692:	4305      	orrs	r5, r0
 8019694:	81a5      	strh	r5, [r4, #12]
 8019696:	e7cd      	b.n	8019634 <__smakebuf_r+0x18>
 8019698:	080191bd 	.word	0x080191bd

0801969c <malloc>:
 801969c:	4b02      	ldr	r3, [pc, #8]	; (80196a8 <malloc+0xc>)
 801969e:	4601      	mov	r1, r0
 80196a0:	6818      	ldr	r0, [r3, #0]
 80196a2:	f7fa be3d 	b.w	8014320 <_malloc_r>
 80196a6:	bf00      	nop
 80196a8:	20000594 	.word	0x20000594

080196ac <__ascii_mbtowc>:
 80196ac:	b082      	sub	sp, #8
 80196ae:	b901      	cbnz	r1, 80196b2 <__ascii_mbtowc+0x6>
 80196b0:	a901      	add	r1, sp, #4
 80196b2:	b142      	cbz	r2, 80196c6 <__ascii_mbtowc+0x1a>
 80196b4:	b14b      	cbz	r3, 80196ca <__ascii_mbtowc+0x1e>
 80196b6:	7813      	ldrb	r3, [r2, #0]
 80196b8:	600b      	str	r3, [r1, #0]
 80196ba:	7812      	ldrb	r2, [r2, #0]
 80196bc:	1e10      	subs	r0, r2, #0
 80196be:	bf18      	it	ne
 80196c0:	2001      	movne	r0, #1
 80196c2:	b002      	add	sp, #8
 80196c4:	4770      	bx	lr
 80196c6:	4610      	mov	r0, r2
 80196c8:	e7fb      	b.n	80196c2 <__ascii_mbtowc+0x16>
 80196ca:	f06f 0001 	mvn.w	r0, #1
 80196ce:	e7f8      	b.n	80196c2 <__ascii_mbtowc+0x16>

080196d0 <_Balloc>:
 80196d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80196d2:	b570      	push	{r4, r5, r6, lr}
 80196d4:	4605      	mov	r5, r0
 80196d6:	460c      	mov	r4, r1
 80196d8:	b17b      	cbz	r3, 80196fa <_Balloc+0x2a>
 80196da:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80196dc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80196e0:	b9a0      	cbnz	r0, 801970c <_Balloc+0x3c>
 80196e2:	2101      	movs	r1, #1
 80196e4:	fa01 f604 	lsl.w	r6, r1, r4
 80196e8:	1d72      	adds	r2, r6, #5
 80196ea:	0092      	lsls	r2, r2, #2
 80196ec:	4628      	mov	r0, r5
 80196ee:	f000 fced 	bl	801a0cc <_calloc_r>
 80196f2:	b148      	cbz	r0, 8019708 <_Balloc+0x38>
 80196f4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80196f8:	e00b      	b.n	8019712 <_Balloc+0x42>
 80196fa:	2221      	movs	r2, #33	; 0x21
 80196fc:	2104      	movs	r1, #4
 80196fe:	f000 fce5 	bl	801a0cc <_calloc_r>
 8019702:	64e8      	str	r0, [r5, #76]	; 0x4c
 8019704:	2800      	cmp	r0, #0
 8019706:	d1e8      	bne.n	80196da <_Balloc+0xa>
 8019708:	2000      	movs	r0, #0
 801970a:	bd70      	pop	{r4, r5, r6, pc}
 801970c:	6802      	ldr	r2, [r0, #0]
 801970e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8019712:	2300      	movs	r3, #0
 8019714:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019718:	e7f7      	b.n	801970a <_Balloc+0x3a>

0801971a <_Bfree>:
 801971a:	b131      	cbz	r1, 801972a <_Bfree+0x10>
 801971c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801971e:	684a      	ldr	r2, [r1, #4]
 8019720:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8019724:	6008      	str	r0, [r1, #0]
 8019726:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801972a:	4770      	bx	lr

0801972c <__multadd>:
 801972c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019730:	690d      	ldr	r5, [r1, #16]
 8019732:	4607      	mov	r7, r0
 8019734:	460c      	mov	r4, r1
 8019736:	461e      	mov	r6, r3
 8019738:	f101 0c14 	add.w	ip, r1, #20
 801973c:	2000      	movs	r0, #0
 801973e:	f8dc 3000 	ldr.w	r3, [ip]
 8019742:	b299      	uxth	r1, r3
 8019744:	fb02 6101 	mla	r1, r2, r1, r6
 8019748:	0c1e      	lsrs	r6, r3, #16
 801974a:	0c0b      	lsrs	r3, r1, #16
 801974c:	fb02 3306 	mla	r3, r2, r6, r3
 8019750:	b289      	uxth	r1, r1
 8019752:	3001      	adds	r0, #1
 8019754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019758:	4285      	cmp	r5, r0
 801975a:	f84c 1b04 	str.w	r1, [ip], #4
 801975e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019762:	dcec      	bgt.n	801973e <__multadd+0x12>
 8019764:	b30e      	cbz	r6, 80197aa <__multadd+0x7e>
 8019766:	68a3      	ldr	r3, [r4, #8]
 8019768:	42ab      	cmp	r3, r5
 801976a:	dc19      	bgt.n	80197a0 <__multadd+0x74>
 801976c:	6861      	ldr	r1, [r4, #4]
 801976e:	4638      	mov	r0, r7
 8019770:	3101      	adds	r1, #1
 8019772:	f7ff ffad 	bl	80196d0 <_Balloc>
 8019776:	4680      	mov	r8, r0
 8019778:	b928      	cbnz	r0, 8019786 <__multadd+0x5a>
 801977a:	4602      	mov	r2, r0
 801977c:	4b0c      	ldr	r3, [pc, #48]	; (80197b0 <__multadd+0x84>)
 801977e:	480d      	ldr	r0, [pc, #52]	; (80197b4 <__multadd+0x88>)
 8019780:	21b5      	movs	r1, #181	; 0xb5
 8019782:	f7fa fc25 	bl	8013fd0 <__assert_func>
 8019786:	6922      	ldr	r2, [r4, #16]
 8019788:	3202      	adds	r2, #2
 801978a:	f104 010c 	add.w	r1, r4, #12
 801978e:	0092      	lsls	r2, r2, #2
 8019790:	300c      	adds	r0, #12
 8019792:	f7fb f811 	bl	80147b8 <memcpy>
 8019796:	4621      	mov	r1, r4
 8019798:	4638      	mov	r0, r7
 801979a:	f7ff ffbe 	bl	801971a <_Bfree>
 801979e:	4644      	mov	r4, r8
 80197a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80197a4:	3501      	adds	r5, #1
 80197a6:	615e      	str	r6, [r3, #20]
 80197a8:	6125      	str	r5, [r4, #16]
 80197aa:	4620      	mov	r0, r4
 80197ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80197b0:	08021c39 	.word	0x08021c39
 80197b4:	08021caf 	.word	0x08021caf

080197b8 <__hi0bits>:
 80197b8:	0c03      	lsrs	r3, r0, #16
 80197ba:	041b      	lsls	r3, r3, #16
 80197bc:	b9d3      	cbnz	r3, 80197f4 <__hi0bits+0x3c>
 80197be:	0400      	lsls	r0, r0, #16
 80197c0:	2310      	movs	r3, #16
 80197c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80197c6:	bf04      	itt	eq
 80197c8:	0200      	lsleq	r0, r0, #8
 80197ca:	3308      	addeq	r3, #8
 80197cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80197d0:	bf04      	itt	eq
 80197d2:	0100      	lsleq	r0, r0, #4
 80197d4:	3304      	addeq	r3, #4
 80197d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80197da:	bf04      	itt	eq
 80197dc:	0080      	lsleq	r0, r0, #2
 80197de:	3302      	addeq	r3, #2
 80197e0:	2800      	cmp	r0, #0
 80197e2:	db05      	blt.n	80197f0 <__hi0bits+0x38>
 80197e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80197e8:	f103 0301 	add.w	r3, r3, #1
 80197ec:	bf08      	it	eq
 80197ee:	2320      	moveq	r3, #32
 80197f0:	4618      	mov	r0, r3
 80197f2:	4770      	bx	lr
 80197f4:	2300      	movs	r3, #0
 80197f6:	e7e4      	b.n	80197c2 <__hi0bits+0xa>

080197f8 <__lo0bits>:
 80197f8:	6803      	ldr	r3, [r0, #0]
 80197fa:	f013 0207 	ands.w	r2, r3, #7
 80197fe:	4601      	mov	r1, r0
 8019800:	d00b      	beq.n	801981a <__lo0bits+0x22>
 8019802:	07da      	lsls	r2, r3, #31
 8019804:	d423      	bmi.n	801984e <__lo0bits+0x56>
 8019806:	0798      	lsls	r0, r3, #30
 8019808:	bf49      	itett	mi
 801980a:	085b      	lsrmi	r3, r3, #1
 801980c:	089b      	lsrpl	r3, r3, #2
 801980e:	2001      	movmi	r0, #1
 8019810:	600b      	strmi	r3, [r1, #0]
 8019812:	bf5c      	itt	pl
 8019814:	600b      	strpl	r3, [r1, #0]
 8019816:	2002      	movpl	r0, #2
 8019818:	4770      	bx	lr
 801981a:	b298      	uxth	r0, r3
 801981c:	b9a8      	cbnz	r0, 801984a <__lo0bits+0x52>
 801981e:	0c1b      	lsrs	r3, r3, #16
 8019820:	2010      	movs	r0, #16
 8019822:	b2da      	uxtb	r2, r3
 8019824:	b90a      	cbnz	r2, 801982a <__lo0bits+0x32>
 8019826:	3008      	adds	r0, #8
 8019828:	0a1b      	lsrs	r3, r3, #8
 801982a:	071a      	lsls	r2, r3, #28
 801982c:	bf04      	itt	eq
 801982e:	091b      	lsreq	r3, r3, #4
 8019830:	3004      	addeq	r0, #4
 8019832:	079a      	lsls	r2, r3, #30
 8019834:	bf04      	itt	eq
 8019836:	089b      	lsreq	r3, r3, #2
 8019838:	3002      	addeq	r0, #2
 801983a:	07da      	lsls	r2, r3, #31
 801983c:	d403      	bmi.n	8019846 <__lo0bits+0x4e>
 801983e:	085b      	lsrs	r3, r3, #1
 8019840:	f100 0001 	add.w	r0, r0, #1
 8019844:	d005      	beq.n	8019852 <__lo0bits+0x5a>
 8019846:	600b      	str	r3, [r1, #0]
 8019848:	4770      	bx	lr
 801984a:	4610      	mov	r0, r2
 801984c:	e7e9      	b.n	8019822 <__lo0bits+0x2a>
 801984e:	2000      	movs	r0, #0
 8019850:	4770      	bx	lr
 8019852:	2020      	movs	r0, #32
 8019854:	4770      	bx	lr
	...

08019858 <__i2b>:
 8019858:	b510      	push	{r4, lr}
 801985a:	460c      	mov	r4, r1
 801985c:	2101      	movs	r1, #1
 801985e:	f7ff ff37 	bl	80196d0 <_Balloc>
 8019862:	4602      	mov	r2, r0
 8019864:	b928      	cbnz	r0, 8019872 <__i2b+0x1a>
 8019866:	4b05      	ldr	r3, [pc, #20]	; (801987c <__i2b+0x24>)
 8019868:	4805      	ldr	r0, [pc, #20]	; (8019880 <__i2b+0x28>)
 801986a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801986e:	f7fa fbaf 	bl	8013fd0 <__assert_func>
 8019872:	2301      	movs	r3, #1
 8019874:	6144      	str	r4, [r0, #20]
 8019876:	6103      	str	r3, [r0, #16]
 8019878:	bd10      	pop	{r4, pc}
 801987a:	bf00      	nop
 801987c:	08021c39 	.word	0x08021c39
 8019880:	08021caf 	.word	0x08021caf

08019884 <__multiply>:
 8019884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019888:	4691      	mov	r9, r2
 801988a:	690a      	ldr	r2, [r1, #16]
 801988c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019890:	429a      	cmp	r2, r3
 8019892:	bfb8      	it	lt
 8019894:	460b      	movlt	r3, r1
 8019896:	460c      	mov	r4, r1
 8019898:	bfbc      	itt	lt
 801989a:	464c      	movlt	r4, r9
 801989c:	4699      	movlt	r9, r3
 801989e:	6927      	ldr	r7, [r4, #16]
 80198a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80198a4:	68a3      	ldr	r3, [r4, #8]
 80198a6:	6861      	ldr	r1, [r4, #4]
 80198a8:	eb07 060a 	add.w	r6, r7, sl
 80198ac:	42b3      	cmp	r3, r6
 80198ae:	b085      	sub	sp, #20
 80198b0:	bfb8      	it	lt
 80198b2:	3101      	addlt	r1, #1
 80198b4:	f7ff ff0c 	bl	80196d0 <_Balloc>
 80198b8:	b930      	cbnz	r0, 80198c8 <__multiply+0x44>
 80198ba:	4602      	mov	r2, r0
 80198bc:	4b44      	ldr	r3, [pc, #272]	; (80199d0 <__multiply+0x14c>)
 80198be:	4845      	ldr	r0, [pc, #276]	; (80199d4 <__multiply+0x150>)
 80198c0:	f240 115d 	movw	r1, #349	; 0x15d
 80198c4:	f7fa fb84 	bl	8013fd0 <__assert_func>
 80198c8:	f100 0514 	add.w	r5, r0, #20
 80198cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80198d0:	462b      	mov	r3, r5
 80198d2:	2200      	movs	r2, #0
 80198d4:	4543      	cmp	r3, r8
 80198d6:	d321      	bcc.n	801991c <__multiply+0x98>
 80198d8:	f104 0314 	add.w	r3, r4, #20
 80198dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80198e0:	f109 0314 	add.w	r3, r9, #20
 80198e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80198e8:	9202      	str	r2, [sp, #8]
 80198ea:	1b3a      	subs	r2, r7, r4
 80198ec:	3a15      	subs	r2, #21
 80198ee:	f022 0203 	bic.w	r2, r2, #3
 80198f2:	3204      	adds	r2, #4
 80198f4:	f104 0115 	add.w	r1, r4, #21
 80198f8:	428f      	cmp	r7, r1
 80198fa:	bf38      	it	cc
 80198fc:	2204      	movcc	r2, #4
 80198fe:	9201      	str	r2, [sp, #4]
 8019900:	9a02      	ldr	r2, [sp, #8]
 8019902:	9303      	str	r3, [sp, #12]
 8019904:	429a      	cmp	r2, r3
 8019906:	d80c      	bhi.n	8019922 <__multiply+0x9e>
 8019908:	2e00      	cmp	r6, #0
 801990a:	dd03      	ble.n	8019914 <__multiply+0x90>
 801990c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8019910:	2b00      	cmp	r3, #0
 8019912:	d05a      	beq.n	80199ca <__multiply+0x146>
 8019914:	6106      	str	r6, [r0, #16]
 8019916:	b005      	add	sp, #20
 8019918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801991c:	f843 2b04 	str.w	r2, [r3], #4
 8019920:	e7d8      	b.n	80198d4 <__multiply+0x50>
 8019922:	f8b3 a000 	ldrh.w	sl, [r3]
 8019926:	f1ba 0f00 	cmp.w	sl, #0
 801992a:	d024      	beq.n	8019976 <__multiply+0xf2>
 801992c:	f104 0e14 	add.w	lr, r4, #20
 8019930:	46a9      	mov	r9, r5
 8019932:	f04f 0c00 	mov.w	ip, #0
 8019936:	f85e 2b04 	ldr.w	r2, [lr], #4
 801993a:	f8d9 1000 	ldr.w	r1, [r9]
 801993e:	fa1f fb82 	uxth.w	fp, r2
 8019942:	b289      	uxth	r1, r1
 8019944:	fb0a 110b 	mla	r1, sl, fp, r1
 8019948:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801994c:	f8d9 2000 	ldr.w	r2, [r9]
 8019950:	4461      	add	r1, ip
 8019952:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8019956:	fb0a c20b 	mla	r2, sl, fp, ip
 801995a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801995e:	b289      	uxth	r1, r1
 8019960:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8019964:	4577      	cmp	r7, lr
 8019966:	f849 1b04 	str.w	r1, [r9], #4
 801996a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801996e:	d8e2      	bhi.n	8019936 <__multiply+0xb2>
 8019970:	9a01      	ldr	r2, [sp, #4]
 8019972:	f845 c002 	str.w	ip, [r5, r2]
 8019976:	9a03      	ldr	r2, [sp, #12]
 8019978:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801997c:	3304      	adds	r3, #4
 801997e:	f1b9 0f00 	cmp.w	r9, #0
 8019982:	d020      	beq.n	80199c6 <__multiply+0x142>
 8019984:	6829      	ldr	r1, [r5, #0]
 8019986:	f104 0c14 	add.w	ip, r4, #20
 801998a:	46ae      	mov	lr, r5
 801998c:	f04f 0a00 	mov.w	sl, #0
 8019990:	f8bc b000 	ldrh.w	fp, [ip]
 8019994:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8019998:	fb09 220b 	mla	r2, r9, fp, r2
 801999c:	4492      	add	sl, r2
 801999e:	b289      	uxth	r1, r1
 80199a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80199a4:	f84e 1b04 	str.w	r1, [lr], #4
 80199a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80199ac:	f8be 1000 	ldrh.w	r1, [lr]
 80199b0:	0c12      	lsrs	r2, r2, #16
 80199b2:	fb09 1102 	mla	r1, r9, r2, r1
 80199b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80199ba:	4567      	cmp	r7, ip
 80199bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80199c0:	d8e6      	bhi.n	8019990 <__multiply+0x10c>
 80199c2:	9a01      	ldr	r2, [sp, #4]
 80199c4:	50a9      	str	r1, [r5, r2]
 80199c6:	3504      	adds	r5, #4
 80199c8:	e79a      	b.n	8019900 <__multiply+0x7c>
 80199ca:	3e01      	subs	r6, #1
 80199cc:	e79c      	b.n	8019908 <__multiply+0x84>
 80199ce:	bf00      	nop
 80199d0:	08021c39 	.word	0x08021c39
 80199d4:	08021caf 	.word	0x08021caf

080199d8 <__pow5mult>:
 80199d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80199dc:	4615      	mov	r5, r2
 80199de:	f012 0203 	ands.w	r2, r2, #3
 80199e2:	4606      	mov	r6, r0
 80199e4:	460f      	mov	r7, r1
 80199e6:	d007      	beq.n	80199f8 <__pow5mult+0x20>
 80199e8:	4c1a      	ldr	r4, [pc, #104]	; (8019a54 <__pow5mult+0x7c>)
 80199ea:	3a01      	subs	r2, #1
 80199ec:	2300      	movs	r3, #0
 80199ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80199f2:	f7ff fe9b 	bl	801972c <__multadd>
 80199f6:	4607      	mov	r7, r0
 80199f8:	10ad      	asrs	r5, r5, #2
 80199fa:	d027      	beq.n	8019a4c <__pow5mult+0x74>
 80199fc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80199fe:	b944      	cbnz	r4, 8019a12 <__pow5mult+0x3a>
 8019a00:	f240 2171 	movw	r1, #625	; 0x271
 8019a04:	4630      	mov	r0, r6
 8019a06:	f7ff ff27 	bl	8019858 <__i2b>
 8019a0a:	2300      	movs	r3, #0
 8019a0c:	64b0      	str	r0, [r6, #72]	; 0x48
 8019a0e:	4604      	mov	r4, r0
 8019a10:	6003      	str	r3, [r0, #0]
 8019a12:	f04f 0900 	mov.w	r9, #0
 8019a16:	07eb      	lsls	r3, r5, #31
 8019a18:	d50a      	bpl.n	8019a30 <__pow5mult+0x58>
 8019a1a:	4639      	mov	r1, r7
 8019a1c:	4622      	mov	r2, r4
 8019a1e:	4630      	mov	r0, r6
 8019a20:	f7ff ff30 	bl	8019884 <__multiply>
 8019a24:	4639      	mov	r1, r7
 8019a26:	4680      	mov	r8, r0
 8019a28:	4630      	mov	r0, r6
 8019a2a:	f7ff fe76 	bl	801971a <_Bfree>
 8019a2e:	4647      	mov	r7, r8
 8019a30:	106d      	asrs	r5, r5, #1
 8019a32:	d00b      	beq.n	8019a4c <__pow5mult+0x74>
 8019a34:	6820      	ldr	r0, [r4, #0]
 8019a36:	b938      	cbnz	r0, 8019a48 <__pow5mult+0x70>
 8019a38:	4622      	mov	r2, r4
 8019a3a:	4621      	mov	r1, r4
 8019a3c:	4630      	mov	r0, r6
 8019a3e:	f7ff ff21 	bl	8019884 <__multiply>
 8019a42:	6020      	str	r0, [r4, #0]
 8019a44:	f8c0 9000 	str.w	r9, [r0]
 8019a48:	4604      	mov	r4, r0
 8019a4a:	e7e4      	b.n	8019a16 <__pow5mult+0x3e>
 8019a4c:	4638      	mov	r0, r7
 8019a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019a52:	bf00      	nop
 8019a54:	08021e00 	.word	0x08021e00

08019a58 <__lshift>:
 8019a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a5c:	460c      	mov	r4, r1
 8019a5e:	6849      	ldr	r1, [r1, #4]
 8019a60:	6923      	ldr	r3, [r4, #16]
 8019a62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019a66:	68a3      	ldr	r3, [r4, #8]
 8019a68:	4607      	mov	r7, r0
 8019a6a:	4691      	mov	r9, r2
 8019a6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8019a70:	f108 0601 	add.w	r6, r8, #1
 8019a74:	42b3      	cmp	r3, r6
 8019a76:	db0b      	blt.n	8019a90 <__lshift+0x38>
 8019a78:	4638      	mov	r0, r7
 8019a7a:	f7ff fe29 	bl	80196d0 <_Balloc>
 8019a7e:	4605      	mov	r5, r0
 8019a80:	b948      	cbnz	r0, 8019a96 <__lshift+0x3e>
 8019a82:	4602      	mov	r2, r0
 8019a84:	4b2a      	ldr	r3, [pc, #168]	; (8019b30 <__lshift+0xd8>)
 8019a86:	482b      	ldr	r0, [pc, #172]	; (8019b34 <__lshift+0xdc>)
 8019a88:	f240 11d9 	movw	r1, #473	; 0x1d9
 8019a8c:	f7fa faa0 	bl	8013fd0 <__assert_func>
 8019a90:	3101      	adds	r1, #1
 8019a92:	005b      	lsls	r3, r3, #1
 8019a94:	e7ee      	b.n	8019a74 <__lshift+0x1c>
 8019a96:	2300      	movs	r3, #0
 8019a98:	f100 0114 	add.w	r1, r0, #20
 8019a9c:	f100 0210 	add.w	r2, r0, #16
 8019aa0:	4618      	mov	r0, r3
 8019aa2:	4553      	cmp	r3, sl
 8019aa4:	db37      	blt.n	8019b16 <__lshift+0xbe>
 8019aa6:	6920      	ldr	r0, [r4, #16]
 8019aa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019aac:	f104 0314 	add.w	r3, r4, #20
 8019ab0:	f019 091f 	ands.w	r9, r9, #31
 8019ab4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019ab8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8019abc:	d02f      	beq.n	8019b1e <__lshift+0xc6>
 8019abe:	f1c9 0e20 	rsb	lr, r9, #32
 8019ac2:	468a      	mov	sl, r1
 8019ac4:	f04f 0c00 	mov.w	ip, #0
 8019ac8:	681a      	ldr	r2, [r3, #0]
 8019aca:	fa02 f209 	lsl.w	r2, r2, r9
 8019ace:	ea42 020c 	orr.w	r2, r2, ip
 8019ad2:	f84a 2b04 	str.w	r2, [sl], #4
 8019ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8019ada:	4298      	cmp	r0, r3
 8019adc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8019ae0:	d8f2      	bhi.n	8019ac8 <__lshift+0x70>
 8019ae2:	1b03      	subs	r3, r0, r4
 8019ae4:	3b15      	subs	r3, #21
 8019ae6:	f023 0303 	bic.w	r3, r3, #3
 8019aea:	3304      	adds	r3, #4
 8019aec:	f104 0215 	add.w	r2, r4, #21
 8019af0:	4290      	cmp	r0, r2
 8019af2:	bf38      	it	cc
 8019af4:	2304      	movcc	r3, #4
 8019af6:	f841 c003 	str.w	ip, [r1, r3]
 8019afa:	f1bc 0f00 	cmp.w	ip, #0
 8019afe:	d001      	beq.n	8019b04 <__lshift+0xac>
 8019b00:	f108 0602 	add.w	r6, r8, #2
 8019b04:	3e01      	subs	r6, #1
 8019b06:	4638      	mov	r0, r7
 8019b08:	612e      	str	r6, [r5, #16]
 8019b0a:	4621      	mov	r1, r4
 8019b0c:	f7ff fe05 	bl	801971a <_Bfree>
 8019b10:	4628      	mov	r0, r5
 8019b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b16:	f842 0f04 	str.w	r0, [r2, #4]!
 8019b1a:	3301      	adds	r3, #1
 8019b1c:	e7c1      	b.n	8019aa2 <__lshift+0x4a>
 8019b1e:	3904      	subs	r1, #4
 8019b20:	f853 2b04 	ldr.w	r2, [r3], #4
 8019b24:	f841 2f04 	str.w	r2, [r1, #4]!
 8019b28:	4298      	cmp	r0, r3
 8019b2a:	d8f9      	bhi.n	8019b20 <__lshift+0xc8>
 8019b2c:	e7ea      	b.n	8019b04 <__lshift+0xac>
 8019b2e:	bf00      	nop
 8019b30:	08021c39 	.word	0x08021c39
 8019b34:	08021caf 	.word	0x08021caf

08019b38 <__mcmp>:
 8019b38:	b530      	push	{r4, r5, lr}
 8019b3a:	6902      	ldr	r2, [r0, #16]
 8019b3c:	690c      	ldr	r4, [r1, #16]
 8019b3e:	1b12      	subs	r2, r2, r4
 8019b40:	d10e      	bne.n	8019b60 <__mcmp+0x28>
 8019b42:	f100 0314 	add.w	r3, r0, #20
 8019b46:	3114      	adds	r1, #20
 8019b48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8019b4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8019b50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8019b54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8019b58:	42a5      	cmp	r5, r4
 8019b5a:	d003      	beq.n	8019b64 <__mcmp+0x2c>
 8019b5c:	d305      	bcc.n	8019b6a <__mcmp+0x32>
 8019b5e:	2201      	movs	r2, #1
 8019b60:	4610      	mov	r0, r2
 8019b62:	bd30      	pop	{r4, r5, pc}
 8019b64:	4283      	cmp	r3, r0
 8019b66:	d3f3      	bcc.n	8019b50 <__mcmp+0x18>
 8019b68:	e7fa      	b.n	8019b60 <__mcmp+0x28>
 8019b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8019b6e:	e7f7      	b.n	8019b60 <__mcmp+0x28>

08019b70 <__mdiff>:
 8019b70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b74:	460c      	mov	r4, r1
 8019b76:	4606      	mov	r6, r0
 8019b78:	4611      	mov	r1, r2
 8019b7a:	4620      	mov	r0, r4
 8019b7c:	4690      	mov	r8, r2
 8019b7e:	f7ff ffdb 	bl	8019b38 <__mcmp>
 8019b82:	1e05      	subs	r5, r0, #0
 8019b84:	d110      	bne.n	8019ba8 <__mdiff+0x38>
 8019b86:	4629      	mov	r1, r5
 8019b88:	4630      	mov	r0, r6
 8019b8a:	f7ff fda1 	bl	80196d0 <_Balloc>
 8019b8e:	b930      	cbnz	r0, 8019b9e <__mdiff+0x2e>
 8019b90:	4b3a      	ldr	r3, [pc, #232]	; (8019c7c <__mdiff+0x10c>)
 8019b92:	4602      	mov	r2, r0
 8019b94:	f240 2132 	movw	r1, #562	; 0x232
 8019b98:	4839      	ldr	r0, [pc, #228]	; (8019c80 <__mdiff+0x110>)
 8019b9a:	f7fa fa19 	bl	8013fd0 <__assert_func>
 8019b9e:	2301      	movs	r3, #1
 8019ba0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019ba4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ba8:	bfa4      	itt	ge
 8019baa:	4643      	movge	r3, r8
 8019bac:	46a0      	movge	r8, r4
 8019bae:	4630      	mov	r0, r6
 8019bb0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8019bb4:	bfa6      	itte	ge
 8019bb6:	461c      	movge	r4, r3
 8019bb8:	2500      	movge	r5, #0
 8019bba:	2501      	movlt	r5, #1
 8019bbc:	f7ff fd88 	bl	80196d0 <_Balloc>
 8019bc0:	b920      	cbnz	r0, 8019bcc <__mdiff+0x5c>
 8019bc2:	4b2e      	ldr	r3, [pc, #184]	; (8019c7c <__mdiff+0x10c>)
 8019bc4:	4602      	mov	r2, r0
 8019bc6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8019bca:	e7e5      	b.n	8019b98 <__mdiff+0x28>
 8019bcc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8019bd0:	6926      	ldr	r6, [r4, #16]
 8019bd2:	60c5      	str	r5, [r0, #12]
 8019bd4:	f104 0914 	add.w	r9, r4, #20
 8019bd8:	f108 0514 	add.w	r5, r8, #20
 8019bdc:	f100 0e14 	add.w	lr, r0, #20
 8019be0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8019be4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8019be8:	f108 0210 	add.w	r2, r8, #16
 8019bec:	46f2      	mov	sl, lr
 8019bee:	2100      	movs	r1, #0
 8019bf0:	f859 3b04 	ldr.w	r3, [r9], #4
 8019bf4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8019bf8:	fa1f f883 	uxth.w	r8, r3
 8019bfc:	fa11 f18b 	uxtah	r1, r1, fp
 8019c00:	0c1b      	lsrs	r3, r3, #16
 8019c02:	eba1 0808 	sub.w	r8, r1, r8
 8019c06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8019c0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8019c0e:	fa1f f888 	uxth.w	r8, r8
 8019c12:	1419      	asrs	r1, r3, #16
 8019c14:	454e      	cmp	r6, r9
 8019c16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8019c1a:	f84a 3b04 	str.w	r3, [sl], #4
 8019c1e:	d8e7      	bhi.n	8019bf0 <__mdiff+0x80>
 8019c20:	1b33      	subs	r3, r6, r4
 8019c22:	3b15      	subs	r3, #21
 8019c24:	f023 0303 	bic.w	r3, r3, #3
 8019c28:	3304      	adds	r3, #4
 8019c2a:	3415      	adds	r4, #21
 8019c2c:	42a6      	cmp	r6, r4
 8019c2e:	bf38      	it	cc
 8019c30:	2304      	movcc	r3, #4
 8019c32:	441d      	add	r5, r3
 8019c34:	4473      	add	r3, lr
 8019c36:	469e      	mov	lr, r3
 8019c38:	462e      	mov	r6, r5
 8019c3a:	4566      	cmp	r6, ip
 8019c3c:	d30e      	bcc.n	8019c5c <__mdiff+0xec>
 8019c3e:	f10c 0203 	add.w	r2, ip, #3
 8019c42:	1b52      	subs	r2, r2, r5
 8019c44:	f022 0203 	bic.w	r2, r2, #3
 8019c48:	3d03      	subs	r5, #3
 8019c4a:	45ac      	cmp	ip, r5
 8019c4c:	bf38      	it	cc
 8019c4e:	2200      	movcc	r2, #0
 8019c50:	441a      	add	r2, r3
 8019c52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8019c56:	b17b      	cbz	r3, 8019c78 <__mdiff+0x108>
 8019c58:	6107      	str	r7, [r0, #16]
 8019c5a:	e7a3      	b.n	8019ba4 <__mdiff+0x34>
 8019c5c:	f856 8b04 	ldr.w	r8, [r6], #4
 8019c60:	fa11 f288 	uxtah	r2, r1, r8
 8019c64:	1414      	asrs	r4, r2, #16
 8019c66:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8019c6a:	b292      	uxth	r2, r2
 8019c6c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8019c70:	f84e 2b04 	str.w	r2, [lr], #4
 8019c74:	1421      	asrs	r1, r4, #16
 8019c76:	e7e0      	b.n	8019c3a <__mdiff+0xca>
 8019c78:	3f01      	subs	r7, #1
 8019c7a:	e7ea      	b.n	8019c52 <__mdiff+0xe2>
 8019c7c:	08021c39 	.word	0x08021c39
 8019c80:	08021caf 	.word	0x08021caf

08019c84 <__d2b>:
 8019c84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019c88:	4689      	mov	r9, r1
 8019c8a:	2101      	movs	r1, #1
 8019c8c:	ec57 6b10 	vmov	r6, r7, d0
 8019c90:	4690      	mov	r8, r2
 8019c92:	f7ff fd1d 	bl	80196d0 <_Balloc>
 8019c96:	4604      	mov	r4, r0
 8019c98:	b930      	cbnz	r0, 8019ca8 <__d2b+0x24>
 8019c9a:	4602      	mov	r2, r0
 8019c9c:	4b25      	ldr	r3, [pc, #148]	; (8019d34 <__d2b+0xb0>)
 8019c9e:	4826      	ldr	r0, [pc, #152]	; (8019d38 <__d2b+0xb4>)
 8019ca0:	f240 310a 	movw	r1, #778	; 0x30a
 8019ca4:	f7fa f994 	bl	8013fd0 <__assert_func>
 8019ca8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8019cac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019cb0:	bb35      	cbnz	r5, 8019d00 <__d2b+0x7c>
 8019cb2:	2e00      	cmp	r6, #0
 8019cb4:	9301      	str	r3, [sp, #4]
 8019cb6:	d028      	beq.n	8019d0a <__d2b+0x86>
 8019cb8:	4668      	mov	r0, sp
 8019cba:	9600      	str	r6, [sp, #0]
 8019cbc:	f7ff fd9c 	bl	80197f8 <__lo0bits>
 8019cc0:	9900      	ldr	r1, [sp, #0]
 8019cc2:	b300      	cbz	r0, 8019d06 <__d2b+0x82>
 8019cc4:	9a01      	ldr	r2, [sp, #4]
 8019cc6:	f1c0 0320 	rsb	r3, r0, #32
 8019cca:	fa02 f303 	lsl.w	r3, r2, r3
 8019cce:	430b      	orrs	r3, r1
 8019cd0:	40c2      	lsrs	r2, r0
 8019cd2:	6163      	str	r3, [r4, #20]
 8019cd4:	9201      	str	r2, [sp, #4]
 8019cd6:	9b01      	ldr	r3, [sp, #4]
 8019cd8:	61a3      	str	r3, [r4, #24]
 8019cda:	2b00      	cmp	r3, #0
 8019cdc:	bf14      	ite	ne
 8019cde:	2202      	movne	r2, #2
 8019ce0:	2201      	moveq	r2, #1
 8019ce2:	6122      	str	r2, [r4, #16]
 8019ce4:	b1d5      	cbz	r5, 8019d1c <__d2b+0x98>
 8019ce6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019cea:	4405      	add	r5, r0
 8019cec:	f8c9 5000 	str.w	r5, [r9]
 8019cf0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019cf4:	f8c8 0000 	str.w	r0, [r8]
 8019cf8:	4620      	mov	r0, r4
 8019cfa:	b003      	add	sp, #12
 8019cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019d00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019d04:	e7d5      	b.n	8019cb2 <__d2b+0x2e>
 8019d06:	6161      	str	r1, [r4, #20]
 8019d08:	e7e5      	b.n	8019cd6 <__d2b+0x52>
 8019d0a:	a801      	add	r0, sp, #4
 8019d0c:	f7ff fd74 	bl	80197f8 <__lo0bits>
 8019d10:	9b01      	ldr	r3, [sp, #4]
 8019d12:	6163      	str	r3, [r4, #20]
 8019d14:	2201      	movs	r2, #1
 8019d16:	6122      	str	r2, [r4, #16]
 8019d18:	3020      	adds	r0, #32
 8019d1a:	e7e3      	b.n	8019ce4 <__d2b+0x60>
 8019d1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019d20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019d24:	f8c9 0000 	str.w	r0, [r9]
 8019d28:	6918      	ldr	r0, [r3, #16]
 8019d2a:	f7ff fd45 	bl	80197b8 <__hi0bits>
 8019d2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019d32:	e7df      	b.n	8019cf4 <__d2b+0x70>
 8019d34:	08021c39 	.word	0x08021c39
 8019d38:	08021caf 	.word	0x08021caf

08019d3c <frexp>:
 8019d3c:	b570      	push	{r4, r5, r6, lr}
 8019d3e:	2100      	movs	r1, #0
 8019d40:	ec55 4b10 	vmov	r4, r5, d0
 8019d44:	6001      	str	r1, [r0, #0]
 8019d46:	4916      	ldr	r1, [pc, #88]	; (8019da0 <frexp+0x64>)
 8019d48:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8019d4c:	428a      	cmp	r2, r1
 8019d4e:	4606      	mov	r6, r0
 8019d50:	462b      	mov	r3, r5
 8019d52:	dc22      	bgt.n	8019d9a <frexp+0x5e>
 8019d54:	ee10 1a10 	vmov	r1, s0
 8019d58:	4311      	orrs	r1, r2
 8019d5a:	d01e      	beq.n	8019d9a <frexp+0x5e>
 8019d5c:	4911      	ldr	r1, [pc, #68]	; (8019da4 <frexp+0x68>)
 8019d5e:	4029      	ands	r1, r5
 8019d60:	b969      	cbnz	r1, 8019d7e <frexp+0x42>
 8019d62:	4b11      	ldr	r3, [pc, #68]	; (8019da8 <frexp+0x6c>)
 8019d64:	2200      	movs	r2, #0
 8019d66:	ee10 0a10 	vmov	r0, s0
 8019d6a:	4629      	mov	r1, r5
 8019d6c:	f7e6 fc44 	bl	80005f8 <__aeabi_dmul>
 8019d70:	460b      	mov	r3, r1
 8019d72:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8019d76:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8019d7a:	4604      	mov	r4, r0
 8019d7c:	6031      	str	r1, [r6, #0]
 8019d7e:	6831      	ldr	r1, [r6, #0]
 8019d80:	1512      	asrs	r2, r2, #20
 8019d82:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8019d86:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 8019d8a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019d8e:	440a      	add	r2, r1
 8019d90:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8019d94:	6032      	str	r2, [r6, #0]
 8019d96:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8019d9a:	ec45 4b10 	vmov	d0, r4, r5
 8019d9e:	bd70      	pop	{r4, r5, r6, pc}
 8019da0:	7fefffff 	.word	0x7fefffff
 8019da4:	7ff00000 	.word	0x7ff00000
 8019da8:	43500000 	.word	0x43500000

08019dac <_raise_r>:
 8019dac:	291f      	cmp	r1, #31
 8019dae:	b538      	push	{r3, r4, r5, lr}
 8019db0:	4604      	mov	r4, r0
 8019db2:	460d      	mov	r5, r1
 8019db4:	d904      	bls.n	8019dc0 <_raise_r+0x14>
 8019db6:	2316      	movs	r3, #22
 8019db8:	6003      	str	r3, [r0, #0]
 8019dba:	f04f 30ff 	mov.w	r0, #4294967295
 8019dbe:	bd38      	pop	{r3, r4, r5, pc}
 8019dc0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8019dc4:	b112      	cbz	r2, 8019dcc <_raise_r+0x20>
 8019dc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019dca:	b94b      	cbnz	r3, 8019de0 <_raise_r+0x34>
 8019dcc:	4620      	mov	r0, r4
 8019dce:	f000 f831 	bl	8019e34 <_getpid_r>
 8019dd2:	462a      	mov	r2, r5
 8019dd4:	4601      	mov	r1, r0
 8019dd6:	4620      	mov	r0, r4
 8019dd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019ddc:	f000 b818 	b.w	8019e10 <_kill_r>
 8019de0:	2b01      	cmp	r3, #1
 8019de2:	d00a      	beq.n	8019dfa <_raise_r+0x4e>
 8019de4:	1c59      	adds	r1, r3, #1
 8019de6:	d103      	bne.n	8019df0 <_raise_r+0x44>
 8019de8:	2316      	movs	r3, #22
 8019dea:	6003      	str	r3, [r0, #0]
 8019dec:	2001      	movs	r0, #1
 8019dee:	e7e6      	b.n	8019dbe <_raise_r+0x12>
 8019df0:	2400      	movs	r4, #0
 8019df2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019df6:	4628      	mov	r0, r5
 8019df8:	4798      	blx	r3
 8019dfa:	2000      	movs	r0, #0
 8019dfc:	e7df      	b.n	8019dbe <_raise_r+0x12>
	...

08019e00 <raise>:
 8019e00:	4b02      	ldr	r3, [pc, #8]	; (8019e0c <raise+0xc>)
 8019e02:	4601      	mov	r1, r0
 8019e04:	6818      	ldr	r0, [r3, #0]
 8019e06:	f7ff bfd1 	b.w	8019dac <_raise_r>
 8019e0a:	bf00      	nop
 8019e0c:	20000594 	.word	0x20000594

08019e10 <_kill_r>:
 8019e10:	b538      	push	{r3, r4, r5, lr}
 8019e12:	4d07      	ldr	r5, [pc, #28]	; (8019e30 <_kill_r+0x20>)
 8019e14:	2300      	movs	r3, #0
 8019e16:	4604      	mov	r4, r0
 8019e18:	4608      	mov	r0, r1
 8019e1a:	4611      	mov	r1, r2
 8019e1c:	602b      	str	r3, [r5, #0]
 8019e1e:	f001 fb57 	bl	801b4d0 <_kill>
 8019e22:	1c43      	adds	r3, r0, #1
 8019e24:	d102      	bne.n	8019e2c <_kill_r+0x1c>
 8019e26:	682b      	ldr	r3, [r5, #0]
 8019e28:	b103      	cbz	r3, 8019e2c <_kill_r+0x1c>
 8019e2a:	6023      	str	r3, [r4, #0]
 8019e2c:	bd38      	pop	{r3, r4, r5, pc}
 8019e2e:	bf00      	nop
 8019e30:	2000da2c 	.word	0x2000da2c

08019e34 <_getpid_r>:
 8019e34:	f001 bb44 	b.w	801b4c0 <_getpid>

08019e38 <__sread>:
 8019e38:	b510      	push	{r4, lr}
 8019e3a:	460c      	mov	r4, r1
 8019e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e40:	f000 fa16 	bl	801a270 <_read_r>
 8019e44:	2800      	cmp	r0, #0
 8019e46:	bfab      	itete	ge
 8019e48:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8019e4a:	89a3      	ldrhlt	r3, [r4, #12]
 8019e4c:	181b      	addge	r3, r3, r0
 8019e4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019e52:	bfac      	ite	ge
 8019e54:	6523      	strge	r3, [r4, #80]	; 0x50
 8019e56:	81a3      	strhlt	r3, [r4, #12]
 8019e58:	bd10      	pop	{r4, pc}

08019e5a <__swrite>:
 8019e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e5e:	461f      	mov	r7, r3
 8019e60:	898b      	ldrh	r3, [r1, #12]
 8019e62:	05db      	lsls	r3, r3, #23
 8019e64:	4605      	mov	r5, r0
 8019e66:	460c      	mov	r4, r1
 8019e68:	4616      	mov	r6, r2
 8019e6a:	d505      	bpl.n	8019e78 <__swrite+0x1e>
 8019e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e70:	2302      	movs	r3, #2
 8019e72:	2200      	movs	r2, #0
 8019e74:	f000 f9ea 	bl	801a24c <_lseek_r>
 8019e78:	89a3      	ldrh	r3, [r4, #12]
 8019e7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019e7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019e82:	81a3      	strh	r3, [r4, #12]
 8019e84:	4632      	mov	r2, r6
 8019e86:	463b      	mov	r3, r7
 8019e88:	4628      	mov	r0, r5
 8019e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019e8e:	f000 b8c9 	b.w	801a024 <_write_r>

08019e92 <__sseek>:
 8019e92:	b510      	push	{r4, lr}
 8019e94:	460c      	mov	r4, r1
 8019e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e9a:	f000 f9d7 	bl	801a24c <_lseek_r>
 8019e9e:	1c43      	adds	r3, r0, #1
 8019ea0:	89a3      	ldrh	r3, [r4, #12]
 8019ea2:	bf15      	itete	ne
 8019ea4:	6520      	strne	r0, [r4, #80]	; 0x50
 8019ea6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019eaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019eae:	81a3      	strheq	r3, [r4, #12]
 8019eb0:	bf18      	it	ne
 8019eb2:	81a3      	strhne	r3, [r4, #12]
 8019eb4:	bd10      	pop	{r4, pc}

08019eb6 <__sclose>:
 8019eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019eba:	f000 b93d 	b.w	801a138 <_close_r>

08019ebe <strncpy>:
 8019ebe:	b510      	push	{r4, lr}
 8019ec0:	3901      	subs	r1, #1
 8019ec2:	4603      	mov	r3, r0
 8019ec4:	b132      	cbz	r2, 8019ed4 <strncpy+0x16>
 8019ec6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019eca:	f803 4b01 	strb.w	r4, [r3], #1
 8019ece:	3a01      	subs	r2, #1
 8019ed0:	2c00      	cmp	r4, #0
 8019ed2:	d1f7      	bne.n	8019ec4 <strncpy+0x6>
 8019ed4:	441a      	add	r2, r3
 8019ed6:	2100      	movs	r1, #0
 8019ed8:	4293      	cmp	r3, r2
 8019eda:	d100      	bne.n	8019ede <strncpy+0x20>
 8019edc:	bd10      	pop	{r4, pc}
 8019ede:	f803 1b01 	strb.w	r1, [r3], #1
 8019ee2:	e7f9      	b.n	8019ed8 <strncpy+0x1a>

08019ee4 <__ssprint_r>:
 8019ee4:	6893      	ldr	r3, [r2, #8]
 8019ee6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019eea:	4680      	mov	r8, r0
 8019eec:	460c      	mov	r4, r1
 8019eee:	4617      	mov	r7, r2
 8019ef0:	2b00      	cmp	r3, #0
 8019ef2:	d061      	beq.n	8019fb8 <__ssprint_r+0xd4>
 8019ef4:	2300      	movs	r3, #0
 8019ef6:	f8d2 a000 	ldr.w	sl, [r2]
 8019efa:	9301      	str	r3, [sp, #4]
 8019efc:	469b      	mov	fp, r3
 8019efe:	f1bb 0f00 	cmp.w	fp, #0
 8019f02:	d02b      	beq.n	8019f5c <__ssprint_r+0x78>
 8019f04:	68a6      	ldr	r6, [r4, #8]
 8019f06:	455e      	cmp	r6, fp
 8019f08:	d844      	bhi.n	8019f94 <__ssprint_r+0xb0>
 8019f0a:	89a2      	ldrh	r2, [r4, #12]
 8019f0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019f10:	d03e      	beq.n	8019f90 <__ssprint_r+0xac>
 8019f12:	6820      	ldr	r0, [r4, #0]
 8019f14:	6921      	ldr	r1, [r4, #16]
 8019f16:	6965      	ldr	r5, [r4, #20]
 8019f18:	eba0 0901 	sub.w	r9, r0, r1
 8019f1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019f20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019f24:	f109 0001 	add.w	r0, r9, #1
 8019f28:	106d      	asrs	r5, r5, #1
 8019f2a:	4458      	add	r0, fp
 8019f2c:	4285      	cmp	r5, r0
 8019f2e:	bf38      	it	cc
 8019f30:	4605      	movcc	r5, r0
 8019f32:	0553      	lsls	r3, r2, #21
 8019f34:	d545      	bpl.n	8019fc2 <__ssprint_r+0xde>
 8019f36:	4629      	mov	r1, r5
 8019f38:	4640      	mov	r0, r8
 8019f3a:	f7fa f9f1 	bl	8014320 <_malloc_r>
 8019f3e:	4606      	mov	r6, r0
 8019f40:	b9a0      	cbnz	r0, 8019f6c <__ssprint_r+0x88>
 8019f42:	230c      	movs	r3, #12
 8019f44:	f8c8 3000 	str.w	r3, [r8]
 8019f48:	89a3      	ldrh	r3, [r4, #12]
 8019f4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019f4e:	81a3      	strh	r3, [r4, #12]
 8019f50:	2300      	movs	r3, #0
 8019f52:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8019f56:	f04f 30ff 	mov.w	r0, #4294967295
 8019f5a:	e02f      	b.n	8019fbc <__ssprint_r+0xd8>
 8019f5c:	f8da 3000 	ldr.w	r3, [sl]
 8019f60:	f8da b004 	ldr.w	fp, [sl, #4]
 8019f64:	9301      	str	r3, [sp, #4]
 8019f66:	f10a 0a08 	add.w	sl, sl, #8
 8019f6a:	e7c8      	b.n	8019efe <__ssprint_r+0x1a>
 8019f6c:	464a      	mov	r2, r9
 8019f6e:	6921      	ldr	r1, [r4, #16]
 8019f70:	f7fa fc22 	bl	80147b8 <memcpy>
 8019f74:	89a2      	ldrh	r2, [r4, #12]
 8019f76:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8019f7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8019f7e:	81a2      	strh	r2, [r4, #12]
 8019f80:	6126      	str	r6, [r4, #16]
 8019f82:	6165      	str	r5, [r4, #20]
 8019f84:	444e      	add	r6, r9
 8019f86:	eba5 0509 	sub.w	r5, r5, r9
 8019f8a:	6026      	str	r6, [r4, #0]
 8019f8c:	60a5      	str	r5, [r4, #8]
 8019f8e:	465e      	mov	r6, fp
 8019f90:	455e      	cmp	r6, fp
 8019f92:	d900      	bls.n	8019f96 <__ssprint_r+0xb2>
 8019f94:	465e      	mov	r6, fp
 8019f96:	4632      	mov	r2, r6
 8019f98:	9901      	ldr	r1, [sp, #4]
 8019f9a:	6820      	ldr	r0, [r4, #0]
 8019f9c:	f7fa fc1a 	bl	80147d4 <memmove>
 8019fa0:	68a2      	ldr	r2, [r4, #8]
 8019fa2:	1b92      	subs	r2, r2, r6
 8019fa4:	60a2      	str	r2, [r4, #8]
 8019fa6:	6822      	ldr	r2, [r4, #0]
 8019fa8:	4432      	add	r2, r6
 8019faa:	6022      	str	r2, [r4, #0]
 8019fac:	68ba      	ldr	r2, [r7, #8]
 8019fae:	eba2 030b 	sub.w	r3, r2, fp
 8019fb2:	60bb      	str	r3, [r7, #8]
 8019fb4:	2b00      	cmp	r3, #0
 8019fb6:	d1d1      	bne.n	8019f5c <__ssprint_r+0x78>
 8019fb8:	2000      	movs	r0, #0
 8019fba:	6078      	str	r0, [r7, #4]
 8019fbc:	b003      	add	sp, #12
 8019fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fc2:	462a      	mov	r2, r5
 8019fc4:	4640      	mov	r0, r8
 8019fc6:	f7fa fc93 	bl	80148f0 <_realloc_r>
 8019fca:	4606      	mov	r6, r0
 8019fcc:	2800      	cmp	r0, #0
 8019fce:	d1d7      	bne.n	8019f80 <__ssprint_r+0x9c>
 8019fd0:	6921      	ldr	r1, [r4, #16]
 8019fd2:	4640      	mov	r0, r8
 8019fd4:	f7ff fa0c 	bl	80193f0 <_free_r>
 8019fd8:	e7b3      	b.n	8019f42 <__ssprint_r+0x5e>
	...

08019fdc <_wcrtomb_r>:
 8019fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019fde:	4c09      	ldr	r4, [pc, #36]	; (801a004 <_wcrtomb_r+0x28>)
 8019fe0:	b085      	sub	sp, #20
 8019fe2:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8019fe6:	4605      	mov	r5, r0
 8019fe8:	461e      	mov	r6, r3
 8019fea:	b909      	cbnz	r1, 8019ff0 <_wcrtomb_r+0x14>
 8019fec:	460a      	mov	r2, r1
 8019fee:	a901      	add	r1, sp, #4
 8019ff0:	47b8      	blx	r7
 8019ff2:	1c43      	adds	r3, r0, #1
 8019ff4:	bf01      	itttt	eq
 8019ff6:	2300      	moveq	r3, #0
 8019ff8:	6033      	streq	r3, [r6, #0]
 8019ffa:	238a      	moveq	r3, #138	; 0x8a
 8019ffc:	602b      	streq	r3, [r5, #0]
 8019ffe:	b005      	add	sp, #20
 801a000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a002:	bf00      	nop
 801a004:	20000dd4 	.word	0x20000dd4

0801a008 <__ascii_wctomb>:
 801a008:	b149      	cbz	r1, 801a01e <__ascii_wctomb+0x16>
 801a00a:	2aff      	cmp	r2, #255	; 0xff
 801a00c:	bf85      	ittet	hi
 801a00e:	238a      	movhi	r3, #138	; 0x8a
 801a010:	6003      	strhi	r3, [r0, #0]
 801a012:	700a      	strbls	r2, [r1, #0]
 801a014:	f04f 30ff 	movhi.w	r0, #4294967295
 801a018:	bf98      	it	ls
 801a01a:	2001      	movls	r0, #1
 801a01c:	4770      	bx	lr
 801a01e:	4608      	mov	r0, r1
 801a020:	4770      	bx	lr
	...

0801a024 <_write_r>:
 801a024:	b538      	push	{r3, r4, r5, lr}
 801a026:	4d07      	ldr	r5, [pc, #28]	; (801a044 <_write_r+0x20>)
 801a028:	4604      	mov	r4, r0
 801a02a:	4608      	mov	r0, r1
 801a02c:	4611      	mov	r1, r2
 801a02e:	2200      	movs	r2, #0
 801a030:	602a      	str	r2, [r5, #0]
 801a032:	461a      	mov	r2, r3
 801a034:	f7e8 f826 	bl	8002084 <_write>
 801a038:	1c43      	adds	r3, r0, #1
 801a03a:	d102      	bne.n	801a042 <_write_r+0x1e>
 801a03c:	682b      	ldr	r3, [r5, #0]
 801a03e:	b103      	cbz	r3, 801a042 <_write_r+0x1e>
 801a040:	6023      	str	r3, [r4, #0]
 801a042:	bd38      	pop	{r3, r4, r5, pc}
 801a044:	2000da2c 	.word	0x2000da2c

0801a048 <__register_exitproc>:
 801a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a04c:	f8df a078 	ldr.w	sl, [pc, #120]	; 801a0c8 <__register_exitproc+0x80>
 801a050:	4606      	mov	r6, r0
 801a052:	f8da 0000 	ldr.w	r0, [sl]
 801a056:	4698      	mov	r8, r3
 801a058:	460f      	mov	r7, r1
 801a05a:	4691      	mov	r9, r2
 801a05c:	f7fa f95e 	bl	801431c <__retarget_lock_acquire_recursive>
 801a060:	4b18      	ldr	r3, [pc, #96]	; (801a0c4 <__register_exitproc+0x7c>)
 801a062:	681b      	ldr	r3, [r3, #0]
 801a064:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 801a068:	b91c      	cbnz	r4, 801a072 <__register_exitproc+0x2a>
 801a06a:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 801a06e:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 801a072:	6865      	ldr	r5, [r4, #4]
 801a074:	f8da 0000 	ldr.w	r0, [sl]
 801a078:	2d1f      	cmp	r5, #31
 801a07a:	dd05      	ble.n	801a088 <__register_exitproc+0x40>
 801a07c:	f7fa f94f 	bl	801431e <__retarget_lock_release_recursive>
 801a080:	f04f 30ff 	mov.w	r0, #4294967295
 801a084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a088:	b19e      	cbz	r6, 801a0b2 <__register_exitproc+0x6a>
 801a08a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 801a08e:	2201      	movs	r2, #1
 801a090:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 801a094:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 801a098:	40aa      	lsls	r2, r5
 801a09a:	4313      	orrs	r3, r2
 801a09c:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 801a0a0:	2e02      	cmp	r6, #2
 801a0a2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 801a0a6:	bf02      	ittt	eq
 801a0a8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 801a0ac:	4313      	orreq	r3, r2
 801a0ae:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 801a0b2:	1c6b      	adds	r3, r5, #1
 801a0b4:	3502      	adds	r5, #2
 801a0b6:	6063      	str	r3, [r4, #4]
 801a0b8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 801a0bc:	f7fa f92f 	bl	801431e <__retarget_lock_release_recursive>
 801a0c0:	2000      	movs	r0, #0
 801a0c2:	e7df      	b.n	801a084 <__register_exitproc+0x3c>
 801a0c4:	08021b94 	.word	0x08021b94
 801a0c8:	20000dd0 	.word	0x20000dd0

0801a0cc <_calloc_r>:
 801a0cc:	b538      	push	{r3, r4, r5, lr}
 801a0ce:	fba1 1502 	umull	r1, r5, r1, r2
 801a0d2:	b92d      	cbnz	r5, 801a0e0 <_calloc_r+0x14>
 801a0d4:	f7fa f924 	bl	8014320 <_malloc_r>
 801a0d8:	4604      	mov	r4, r0
 801a0da:	b938      	cbnz	r0, 801a0ec <_calloc_r+0x20>
 801a0dc:	4620      	mov	r0, r4
 801a0de:	bd38      	pop	{r3, r4, r5, pc}
 801a0e0:	f7f9 ff94 	bl	801400c <__errno>
 801a0e4:	230c      	movs	r3, #12
 801a0e6:	6003      	str	r3, [r0, #0]
 801a0e8:	2400      	movs	r4, #0
 801a0ea:	e7f7      	b.n	801a0dc <_calloc_r+0x10>
 801a0ec:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801a0f0:	f022 0203 	bic.w	r2, r2, #3
 801a0f4:	3a04      	subs	r2, #4
 801a0f6:	2a24      	cmp	r2, #36	; 0x24
 801a0f8:	d819      	bhi.n	801a12e <_calloc_r+0x62>
 801a0fa:	2a13      	cmp	r2, #19
 801a0fc:	d915      	bls.n	801a12a <_calloc_r+0x5e>
 801a0fe:	2a1b      	cmp	r2, #27
 801a100:	e9c0 5500 	strd	r5, r5, [r0]
 801a104:	d806      	bhi.n	801a114 <_calloc_r+0x48>
 801a106:	f100 0308 	add.w	r3, r0, #8
 801a10a:	2200      	movs	r2, #0
 801a10c:	e9c3 2200 	strd	r2, r2, [r3]
 801a110:	609a      	str	r2, [r3, #8]
 801a112:	e7e3      	b.n	801a0dc <_calloc_r+0x10>
 801a114:	2a24      	cmp	r2, #36	; 0x24
 801a116:	e9c0 5502 	strd	r5, r5, [r0, #8]
 801a11a:	bf11      	iteee	ne
 801a11c:	f100 0310 	addne.w	r3, r0, #16
 801a120:	6105      	streq	r5, [r0, #16]
 801a122:	f100 0318 	addeq.w	r3, r0, #24
 801a126:	6145      	streq	r5, [r0, #20]
 801a128:	e7ef      	b.n	801a10a <_calloc_r+0x3e>
 801a12a:	4603      	mov	r3, r0
 801a12c:	e7ed      	b.n	801a10a <_calloc_r+0x3e>
 801a12e:	4629      	mov	r1, r5
 801a130:	f7fa fb6a 	bl	8014808 <memset>
 801a134:	e7d2      	b.n	801a0dc <_calloc_r+0x10>
	...

0801a138 <_close_r>:
 801a138:	b538      	push	{r3, r4, r5, lr}
 801a13a:	4d06      	ldr	r5, [pc, #24]	; (801a154 <_close_r+0x1c>)
 801a13c:	2300      	movs	r3, #0
 801a13e:	4604      	mov	r4, r0
 801a140:	4608      	mov	r0, r1
 801a142:	602b      	str	r3, [r5, #0]
 801a144:	f7e7 ffb8 	bl	80020b8 <_close>
 801a148:	1c43      	adds	r3, r0, #1
 801a14a:	d102      	bne.n	801a152 <_close_r+0x1a>
 801a14c:	682b      	ldr	r3, [r5, #0]
 801a14e:	b103      	cbz	r3, 801a152 <_close_r+0x1a>
 801a150:	6023      	str	r3, [r4, #0]
 801a152:	bd38      	pop	{r3, r4, r5, pc}
 801a154:	2000da2c 	.word	0x2000da2c

0801a158 <_fclose_r>:
 801a158:	b570      	push	{r4, r5, r6, lr}
 801a15a:	4606      	mov	r6, r0
 801a15c:	460c      	mov	r4, r1
 801a15e:	b911      	cbnz	r1, 801a166 <_fclose_r+0xe>
 801a160:	2500      	movs	r5, #0
 801a162:	4628      	mov	r0, r5
 801a164:	bd70      	pop	{r4, r5, r6, pc}
 801a166:	b118      	cbz	r0, 801a170 <_fclose_r+0x18>
 801a168:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801a16a:	b90b      	cbnz	r3, 801a170 <_fclose_r+0x18>
 801a16c:	f7ff f844 	bl	80191f8 <__sinit>
 801a170:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a172:	07d8      	lsls	r0, r3, #31
 801a174:	d405      	bmi.n	801a182 <_fclose_r+0x2a>
 801a176:	89a3      	ldrh	r3, [r4, #12]
 801a178:	0599      	lsls	r1, r3, #22
 801a17a:	d402      	bmi.n	801a182 <_fclose_r+0x2a>
 801a17c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a17e:	f7fa f8cd 	bl	801431c <__retarget_lock_acquire_recursive>
 801a182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a186:	b93b      	cbnz	r3, 801a198 <_fclose_r+0x40>
 801a188:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801a18a:	f015 0501 	ands.w	r5, r5, #1
 801a18e:	d1e7      	bne.n	801a160 <_fclose_r+0x8>
 801a190:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a192:	f7fa f8c4 	bl	801431e <__retarget_lock_release_recursive>
 801a196:	e7e4      	b.n	801a162 <_fclose_r+0xa>
 801a198:	4621      	mov	r1, r4
 801a19a:	4630      	mov	r0, r6
 801a19c:	f7fe ff32 	bl	8019004 <__sflush_r>
 801a1a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801a1a2:	4605      	mov	r5, r0
 801a1a4:	b133      	cbz	r3, 801a1b4 <_fclose_r+0x5c>
 801a1a6:	69e1      	ldr	r1, [r4, #28]
 801a1a8:	4630      	mov	r0, r6
 801a1aa:	4798      	blx	r3
 801a1ac:	2800      	cmp	r0, #0
 801a1ae:	bfb8      	it	lt
 801a1b0:	f04f 35ff 	movlt.w	r5, #4294967295
 801a1b4:	89a3      	ldrh	r3, [r4, #12]
 801a1b6:	061a      	lsls	r2, r3, #24
 801a1b8:	d503      	bpl.n	801a1c2 <_fclose_r+0x6a>
 801a1ba:	6921      	ldr	r1, [r4, #16]
 801a1bc:	4630      	mov	r0, r6
 801a1be:	f7ff f917 	bl	80193f0 <_free_r>
 801a1c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801a1c4:	b141      	cbz	r1, 801a1d8 <_fclose_r+0x80>
 801a1c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801a1ca:	4299      	cmp	r1, r3
 801a1cc:	d002      	beq.n	801a1d4 <_fclose_r+0x7c>
 801a1ce:	4630      	mov	r0, r6
 801a1d0:	f7ff f90e 	bl	80193f0 <_free_r>
 801a1d4:	2300      	movs	r3, #0
 801a1d6:	6323      	str	r3, [r4, #48]	; 0x30
 801a1d8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801a1da:	b121      	cbz	r1, 801a1e6 <_fclose_r+0x8e>
 801a1dc:	4630      	mov	r0, r6
 801a1de:	f7ff f907 	bl	80193f0 <_free_r>
 801a1e2:	2300      	movs	r3, #0
 801a1e4:	6463      	str	r3, [r4, #68]	; 0x44
 801a1e6:	f7fe ffef 	bl	80191c8 <__sfp_lock_acquire>
 801a1ea:	2300      	movs	r3, #0
 801a1ec:	81a3      	strh	r3, [r4, #12]
 801a1ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a1f0:	07db      	lsls	r3, r3, #31
 801a1f2:	d402      	bmi.n	801a1fa <_fclose_r+0xa2>
 801a1f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a1f6:	f7fa f892 	bl	801431e <__retarget_lock_release_recursive>
 801a1fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a1fc:	f7fa f88d 	bl	801431a <__retarget_lock_close_recursive>
 801a200:	f7fe ffe8 	bl	80191d4 <__sfp_lock_release>
 801a204:	e7ad      	b.n	801a162 <_fclose_r+0xa>
	...

0801a208 <_fstat_r>:
 801a208:	b538      	push	{r3, r4, r5, lr}
 801a20a:	4d07      	ldr	r5, [pc, #28]	; (801a228 <_fstat_r+0x20>)
 801a20c:	2300      	movs	r3, #0
 801a20e:	4604      	mov	r4, r0
 801a210:	4608      	mov	r0, r1
 801a212:	4611      	mov	r1, r2
 801a214:	602b      	str	r3, [r5, #0]
 801a216:	f7e7 ff7b 	bl	8002110 <_fstat>
 801a21a:	1c43      	adds	r3, r0, #1
 801a21c:	d102      	bne.n	801a224 <_fstat_r+0x1c>
 801a21e:	682b      	ldr	r3, [r5, #0]
 801a220:	b103      	cbz	r3, 801a224 <_fstat_r+0x1c>
 801a222:	6023      	str	r3, [r4, #0]
 801a224:	bd38      	pop	{r3, r4, r5, pc}
 801a226:	bf00      	nop
 801a228:	2000da2c 	.word	0x2000da2c

0801a22c <_isatty_r>:
 801a22c:	b538      	push	{r3, r4, r5, lr}
 801a22e:	4d06      	ldr	r5, [pc, #24]	; (801a248 <_isatty_r+0x1c>)
 801a230:	2300      	movs	r3, #0
 801a232:	4604      	mov	r4, r0
 801a234:	4608      	mov	r0, r1
 801a236:	602b      	str	r3, [r5, #0]
 801a238:	f7e7 ff18 	bl	800206c <_isatty>
 801a23c:	1c43      	adds	r3, r0, #1
 801a23e:	d102      	bne.n	801a246 <_isatty_r+0x1a>
 801a240:	682b      	ldr	r3, [r5, #0]
 801a242:	b103      	cbz	r3, 801a246 <_isatty_r+0x1a>
 801a244:	6023      	str	r3, [r4, #0]
 801a246:	bd38      	pop	{r3, r4, r5, pc}
 801a248:	2000da2c 	.word	0x2000da2c

0801a24c <_lseek_r>:
 801a24c:	b538      	push	{r3, r4, r5, lr}
 801a24e:	4d07      	ldr	r5, [pc, #28]	; (801a26c <_lseek_r+0x20>)
 801a250:	4604      	mov	r4, r0
 801a252:	4608      	mov	r0, r1
 801a254:	4611      	mov	r1, r2
 801a256:	2200      	movs	r2, #0
 801a258:	602a      	str	r2, [r5, #0]
 801a25a:	461a      	mov	r2, r3
 801a25c:	f7e7 ff38 	bl	80020d0 <_lseek>
 801a260:	1c43      	adds	r3, r0, #1
 801a262:	d102      	bne.n	801a26a <_lseek_r+0x1e>
 801a264:	682b      	ldr	r3, [r5, #0]
 801a266:	b103      	cbz	r3, 801a26a <_lseek_r+0x1e>
 801a268:	6023      	str	r3, [r4, #0]
 801a26a:	bd38      	pop	{r3, r4, r5, pc}
 801a26c:	2000da2c 	.word	0x2000da2c

0801a270 <_read_r>:
 801a270:	b538      	push	{r3, r4, r5, lr}
 801a272:	4d07      	ldr	r5, [pc, #28]	; (801a290 <_read_r+0x20>)
 801a274:	4604      	mov	r4, r0
 801a276:	4608      	mov	r0, r1
 801a278:	4611      	mov	r1, r2
 801a27a:	2200      	movs	r2, #0
 801a27c:	602a      	str	r2, [r5, #0]
 801a27e:	461a      	mov	r2, r3
 801a280:	f7e7 ff2e 	bl	80020e0 <_read>
 801a284:	1c43      	adds	r3, r0, #1
 801a286:	d102      	bne.n	801a28e <_read_r+0x1e>
 801a288:	682b      	ldr	r3, [r5, #0]
 801a28a:	b103      	cbz	r3, 801a28e <_read_r+0x1e>
 801a28c:	6023      	str	r3, [r4, #0]
 801a28e:	bd38      	pop	{r3, r4, r5, pc}
 801a290:	2000da2c 	.word	0x2000da2c

0801a294 <cosf>:
 801a294:	ee10 3a10 	vmov	r3, s0
 801a298:	b507      	push	{r0, r1, r2, lr}
 801a29a:	4a1e      	ldr	r2, [pc, #120]	; (801a314 <cosf+0x80>)
 801a29c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a2a0:	4293      	cmp	r3, r2
 801a2a2:	dc06      	bgt.n	801a2b2 <cosf+0x1e>
 801a2a4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 801a318 <cosf+0x84>
 801a2a8:	b003      	add	sp, #12
 801a2aa:	f85d eb04 	ldr.w	lr, [sp], #4
 801a2ae:	f000 bb83 	b.w	801a9b8 <__kernel_cosf>
 801a2b2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a2b6:	db04      	blt.n	801a2c2 <cosf+0x2e>
 801a2b8:	ee30 0a40 	vsub.f32	s0, s0, s0
 801a2bc:	b003      	add	sp, #12
 801a2be:	f85d fb04 	ldr.w	pc, [sp], #4
 801a2c2:	4668      	mov	r0, sp
 801a2c4:	f000 fa38 	bl	801a738 <__ieee754_rem_pio2f>
 801a2c8:	f000 0003 	and.w	r0, r0, #3
 801a2cc:	2801      	cmp	r0, #1
 801a2ce:	d009      	beq.n	801a2e4 <cosf+0x50>
 801a2d0:	2802      	cmp	r0, #2
 801a2d2:	d010      	beq.n	801a2f6 <cosf+0x62>
 801a2d4:	b9b0      	cbnz	r0, 801a304 <cosf+0x70>
 801a2d6:	eddd 0a01 	vldr	s1, [sp, #4]
 801a2da:	ed9d 0a00 	vldr	s0, [sp]
 801a2de:	f000 fb6b 	bl	801a9b8 <__kernel_cosf>
 801a2e2:	e7eb      	b.n	801a2bc <cosf+0x28>
 801a2e4:	eddd 0a01 	vldr	s1, [sp, #4]
 801a2e8:	ed9d 0a00 	vldr	s0, [sp]
 801a2ec:	f000 fe3a 	bl	801af64 <__kernel_sinf>
 801a2f0:	eeb1 0a40 	vneg.f32	s0, s0
 801a2f4:	e7e2      	b.n	801a2bc <cosf+0x28>
 801a2f6:	eddd 0a01 	vldr	s1, [sp, #4]
 801a2fa:	ed9d 0a00 	vldr	s0, [sp]
 801a2fe:	f000 fb5b 	bl	801a9b8 <__kernel_cosf>
 801a302:	e7f5      	b.n	801a2f0 <cosf+0x5c>
 801a304:	eddd 0a01 	vldr	s1, [sp, #4]
 801a308:	ed9d 0a00 	vldr	s0, [sp]
 801a30c:	2001      	movs	r0, #1
 801a30e:	f000 fe29 	bl	801af64 <__kernel_sinf>
 801a312:	e7d3      	b.n	801a2bc <cosf+0x28>
 801a314:	3f490fd8 	.word	0x3f490fd8
 801a318:	00000000 	.word	0x00000000

0801a31c <sinf>:
 801a31c:	ee10 3a10 	vmov	r3, s0
 801a320:	b507      	push	{r0, r1, r2, lr}
 801a322:	4a1f      	ldr	r2, [pc, #124]	; (801a3a0 <sinf+0x84>)
 801a324:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a328:	4293      	cmp	r3, r2
 801a32a:	dc07      	bgt.n	801a33c <sinf+0x20>
 801a32c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 801a3a4 <sinf+0x88>
 801a330:	2000      	movs	r0, #0
 801a332:	b003      	add	sp, #12
 801a334:	f85d eb04 	ldr.w	lr, [sp], #4
 801a338:	f000 be14 	b.w	801af64 <__kernel_sinf>
 801a33c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a340:	db04      	blt.n	801a34c <sinf+0x30>
 801a342:	ee30 0a40 	vsub.f32	s0, s0, s0
 801a346:	b003      	add	sp, #12
 801a348:	f85d fb04 	ldr.w	pc, [sp], #4
 801a34c:	4668      	mov	r0, sp
 801a34e:	f000 f9f3 	bl	801a738 <__ieee754_rem_pio2f>
 801a352:	f000 0003 	and.w	r0, r0, #3
 801a356:	2801      	cmp	r0, #1
 801a358:	d00a      	beq.n	801a370 <sinf+0x54>
 801a35a:	2802      	cmp	r0, #2
 801a35c:	d00f      	beq.n	801a37e <sinf+0x62>
 801a35e:	b9c0      	cbnz	r0, 801a392 <sinf+0x76>
 801a360:	eddd 0a01 	vldr	s1, [sp, #4]
 801a364:	ed9d 0a00 	vldr	s0, [sp]
 801a368:	2001      	movs	r0, #1
 801a36a:	f000 fdfb 	bl	801af64 <__kernel_sinf>
 801a36e:	e7ea      	b.n	801a346 <sinf+0x2a>
 801a370:	eddd 0a01 	vldr	s1, [sp, #4]
 801a374:	ed9d 0a00 	vldr	s0, [sp]
 801a378:	f000 fb1e 	bl	801a9b8 <__kernel_cosf>
 801a37c:	e7e3      	b.n	801a346 <sinf+0x2a>
 801a37e:	eddd 0a01 	vldr	s1, [sp, #4]
 801a382:	ed9d 0a00 	vldr	s0, [sp]
 801a386:	2001      	movs	r0, #1
 801a388:	f000 fdec 	bl	801af64 <__kernel_sinf>
 801a38c:	eeb1 0a40 	vneg.f32	s0, s0
 801a390:	e7d9      	b.n	801a346 <sinf+0x2a>
 801a392:	eddd 0a01 	vldr	s1, [sp, #4]
 801a396:	ed9d 0a00 	vldr	s0, [sp]
 801a39a:	f000 fb0d 	bl	801a9b8 <__kernel_cosf>
 801a39e:	e7f5      	b.n	801a38c <sinf+0x70>
 801a3a0:	3f490fd8 	.word	0x3f490fd8
 801a3a4:	00000000 	.word	0x00000000

0801a3a8 <atan2>:
 801a3a8:	f000 b84a 	b.w	801a440 <__ieee754_atan2>

0801a3ac <sqrt>:
 801a3ac:	b538      	push	{r3, r4, r5, lr}
 801a3ae:	ed2d 8b02 	vpush	{d8}
 801a3b2:	ec55 4b10 	vmov	r4, r5, d0
 801a3b6:	f000 f90d 	bl	801a5d4 <__ieee754_sqrt>
 801a3ba:	4622      	mov	r2, r4
 801a3bc:	462b      	mov	r3, r5
 801a3be:	4620      	mov	r0, r4
 801a3c0:	4629      	mov	r1, r5
 801a3c2:	eeb0 8a40 	vmov.f32	s16, s0
 801a3c6:	eef0 8a60 	vmov.f32	s17, s1
 801a3ca:	f7e6 fbaf 	bl	8000b2c <__aeabi_dcmpun>
 801a3ce:	b990      	cbnz	r0, 801a3f6 <sqrt+0x4a>
 801a3d0:	2200      	movs	r2, #0
 801a3d2:	2300      	movs	r3, #0
 801a3d4:	4620      	mov	r0, r4
 801a3d6:	4629      	mov	r1, r5
 801a3d8:	f7e6 fb80 	bl	8000adc <__aeabi_dcmplt>
 801a3dc:	b158      	cbz	r0, 801a3f6 <sqrt+0x4a>
 801a3de:	f7f9 fe15 	bl	801400c <__errno>
 801a3e2:	2321      	movs	r3, #33	; 0x21
 801a3e4:	6003      	str	r3, [r0, #0]
 801a3e6:	2200      	movs	r2, #0
 801a3e8:	2300      	movs	r3, #0
 801a3ea:	4610      	mov	r0, r2
 801a3ec:	4619      	mov	r1, r3
 801a3ee:	f7e6 fa2d 	bl	800084c <__aeabi_ddiv>
 801a3f2:	ec41 0b18 	vmov	d8, r0, r1
 801a3f6:	eeb0 0a48 	vmov.f32	s0, s16
 801a3fa:	eef0 0a68 	vmov.f32	s1, s17
 801a3fe:	ecbd 8b02 	vpop	{d8}
 801a402:	bd38      	pop	{r3, r4, r5, pc}

0801a404 <sqrtf>:
 801a404:	b508      	push	{r3, lr}
 801a406:	ed2d 8b02 	vpush	{d8}
 801a40a:	eeb0 8a40 	vmov.f32	s16, s0
 801a40e:	f000 facf 	bl	801a9b0 <__ieee754_sqrtf>
 801a412:	eeb4 8a48 	vcmp.f32	s16, s16
 801a416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a41a:	d60c      	bvs.n	801a436 <sqrtf+0x32>
 801a41c:	eddf 8a07 	vldr	s17, [pc, #28]	; 801a43c <sqrtf+0x38>
 801a420:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801a424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a428:	d505      	bpl.n	801a436 <sqrtf+0x32>
 801a42a:	f7f9 fdef 	bl	801400c <__errno>
 801a42e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801a432:	2321      	movs	r3, #33	; 0x21
 801a434:	6003      	str	r3, [r0, #0]
 801a436:	ecbd 8b02 	vpop	{d8}
 801a43a:	bd08      	pop	{r3, pc}
 801a43c:	00000000 	.word	0x00000000

0801a440 <__ieee754_atan2>:
 801a440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a444:	ec57 6b11 	vmov	r6, r7, d1
 801a448:	4273      	negs	r3, r6
 801a44a:	f8df e184 	ldr.w	lr, [pc, #388]	; 801a5d0 <__ieee754_atan2+0x190>
 801a44e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801a452:	4333      	orrs	r3, r6
 801a454:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801a458:	4573      	cmp	r3, lr
 801a45a:	ec51 0b10 	vmov	r0, r1, d0
 801a45e:	ee11 8a10 	vmov	r8, s2
 801a462:	d80a      	bhi.n	801a47a <__ieee754_atan2+0x3a>
 801a464:	4244      	negs	r4, r0
 801a466:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a46a:	4304      	orrs	r4, r0
 801a46c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801a470:	4574      	cmp	r4, lr
 801a472:	ee10 9a10 	vmov	r9, s0
 801a476:	468c      	mov	ip, r1
 801a478:	d907      	bls.n	801a48a <__ieee754_atan2+0x4a>
 801a47a:	4632      	mov	r2, r6
 801a47c:	463b      	mov	r3, r7
 801a47e:	f7e5 ff05 	bl	800028c <__adddf3>
 801a482:	ec41 0b10 	vmov	d0, r0, r1
 801a486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a48a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801a48e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801a492:	4334      	orrs	r4, r6
 801a494:	d103      	bne.n	801a49e <__ieee754_atan2+0x5e>
 801a496:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a49a:	f000 bdad 	b.w	801aff8 <atan>
 801a49e:	17bc      	asrs	r4, r7, #30
 801a4a0:	f004 0402 	and.w	r4, r4, #2
 801a4a4:	ea53 0909 	orrs.w	r9, r3, r9
 801a4a8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801a4ac:	d107      	bne.n	801a4be <__ieee754_atan2+0x7e>
 801a4ae:	2c02      	cmp	r4, #2
 801a4b0:	d060      	beq.n	801a574 <__ieee754_atan2+0x134>
 801a4b2:	2c03      	cmp	r4, #3
 801a4b4:	d1e5      	bne.n	801a482 <__ieee754_atan2+0x42>
 801a4b6:	a142      	add	r1, pc, #264	; (adr r1, 801a5c0 <__ieee754_atan2+0x180>)
 801a4b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a4bc:	e7e1      	b.n	801a482 <__ieee754_atan2+0x42>
 801a4be:	ea52 0808 	orrs.w	r8, r2, r8
 801a4c2:	d106      	bne.n	801a4d2 <__ieee754_atan2+0x92>
 801a4c4:	f1bc 0f00 	cmp.w	ip, #0
 801a4c8:	da5f      	bge.n	801a58a <__ieee754_atan2+0x14a>
 801a4ca:	a13f      	add	r1, pc, #252	; (adr r1, 801a5c8 <__ieee754_atan2+0x188>)
 801a4cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a4d0:	e7d7      	b.n	801a482 <__ieee754_atan2+0x42>
 801a4d2:	4572      	cmp	r2, lr
 801a4d4:	d10f      	bne.n	801a4f6 <__ieee754_atan2+0xb6>
 801a4d6:	4293      	cmp	r3, r2
 801a4d8:	f104 34ff 	add.w	r4, r4, #4294967295
 801a4dc:	d107      	bne.n	801a4ee <__ieee754_atan2+0xae>
 801a4de:	2c02      	cmp	r4, #2
 801a4e0:	d84c      	bhi.n	801a57c <__ieee754_atan2+0x13c>
 801a4e2:	4b35      	ldr	r3, [pc, #212]	; (801a5b8 <__ieee754_atan2+0x178>)
 801a4e4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801a4e8:	e9d4 0100 	ldrd	r0, r1, [r4]
 801a4ec:	e7c9      	b.n	801a482 <__ieee754_atan2+0x42>
 801a4ee:	2c02      	cmp	r4, #2
 801a4f0:	d848      	bhi.n	801a584 <__ieee754_atan2+0x144>
 801a4f2:	4b32      	ldr	r3, [pc, #200]	; (801a5bc <__ieee754_atan2+0x17c>)
 801a4f4:	e7f6      	b.n	801a4e4 <__ieee754_atan2+0xa4>
 801a4f6:	4573      	cmp	r3, lr
 801a4f8:	d0e4      	beq.n	801a4c4 <__ieee754_atan2+0x84>
 801a4fa:	1a9b      	subs	r3, r3, r2
 801a4fc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801a500:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a504:	da1e      	bge.n	801a544 <__ieee754_atan2+0x104>
 801a506:	2f00      	cmp	r7, #0
 801a508:	da01      	bge.n	801a50e <__ieee754_atan2+0xce>
 801a50a:	323c      	adds	r2, #60	; 0x3c
 801a50c:	db1e      	blt.n	801a54c <__ieee754_atan2+0x10c>
 801a50e:	4632      	mov	r2, r6
 801a510:	463b      	mov	r3, r7
 801a512:	f7e6 f99b 	bl	800084c <__aeabi_ddiv>
 801a516:	ec41 0b10 	vmov	d0, r0, r1
 801a51a:	f000 ff0d 	bl	801b338 <fabs>
 801a51e:	f000 fd6b 	bl	801aff8 <atan>
 801a522:	ec51 0b10 	vmov	r0, r1, d0
 801a526:	2c01      	cmp	r4, #1
 801a528:	d013      	beq.n	801a552 <__ieee754_atan2+0x112>
 801a52a:	2c02      	cmp	r4, #2
 801a52c:	d015      	beq.n	801a55a <__ieee754_atan2+0x11a>
 801a52e:	2c00      	cmp	r4, #0
 801a530:	d0a7      	beq.n	801a482 <__ieee754_atan2+0x42>
 801a532:	a319      	add	r3, pc, #100	; (adr r3, 801a598 <__ieee754_atan2+0x158>)
 801a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a538:	f7e5 fea6 	bl	8000288 <__aeabi_dsub>
 801a53c:	a318      	add	r3, pc, #96	; (adr r3, 801a5a0 <__ieee754_atan2+0x160>)
 801a53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a542:	e014      	b.n	801a56e <__ieee754_atan2+0x12e>
 801a544:	a118      	add	r1, pc, #96	; (adr r1, 801a5a8 <__ieee754_atan2+0x168>)
 801a546:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a54a:	e7ec      	b.n	801a526 <__ieee754_atan2+0xe6>
 801a54c:	2000      	movs	r0, #0
 801a54e:	2100      	movs	r1, #0
 801a550:	e7e9      	b.n	801a526 <__ieee754_atan2+0xe6>
 801a552:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a556:	4619      	mov	r1, r3
 801a558:	e793      	b.n	801a482 <__ieee754_atan2+0x42>
 801a55a:	a30f      	add	r3, pc, #60	; (adr r3, 801a598 <__ieee754_atan2+0x158>)
 801a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a560:	f7e5 fe92 	bl	8000288 <__aeabi_dsub>
 801a564:	4602      	mov	r2, r0
 801a566:	460b      	mov	r3, r1
 801a568:	a10d      	add	r1, pc, #52	; (adr r1, 801a5a0 <__ieee754_atan2+0x160>)
 801a56a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a56e:	f7e5 fe8b 	bl	8000288 <__aeabi_dsub>
 801a572:	e786      	b.n	801a482 <__ieee754_atan2+0x42>
 801a574:	a10a      	add	r1, pc, #40	; (adr r1, 801a5a0 <__ieee754_atan2+0x160>)
 801a576:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a57a:	e782      	b.n	801a482 <__ieee754_atan2+0x42>
 801a57c:	a10c      	add	r1, pc, #48	; (adr r1, 801a5b0 <__ieee754_atan2+0x170>)
 801a57e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a582:	e77e      	b.n	801a482 <__ieee754_atan2+0x42>
 801a584:	2000      	movs	r0, #0
 801a586:	2100      	movs	r1, #0
 801a588:	e77b      	b.n	801a482 <__ieee754_atan2+0x42>
 801a58a:	a107      	add	r1, pc, #28	; (adr r1, 801a5a8 <__ieee754_atan2+0x168>)
 801a58c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a590:	e777      	b.n	801a482 <__ieee754_atan2+0x42>
 801a592:	bf00      	nop
 801a594:	f3af 8000 	nop.w
 801a598:	33145c07 	.word	0x33145c07
 801a59c:	3ca1a626 	.word	0x3ca1a626
 801a5a0:	54442d18 	.word	0x54442d18
 801a5a4:	400921fb 	.word	0x400921fb
 801a5a8:	54442d18 	.word	0x54442d18
 801a5ac:	3ff921fb 	.word	0x3ff921fb
 801a5b0:	54442d18 	.word	0x54442d18
 801a5b4:	3fe921fb 	.word	0x3fe921fb
 801a5b8:	08021f10 	.word	0x08021f10
 801a5bc:	08021f28 	.word	0x08021f28
 801a5c0:	54442d18 	.word	0x54442d18
 801a5c4:	c00921fb 	.word	0xc00921fb
 801a5c8:	54442d18 	.word	0x54442d18
 801a5cc:	bff921fb 	.word	0xbff921fb
 801a5d0:	7ff00000 	.word	0x7ff00000

0801a5d4 <__ieee754_sqrt>:
 801a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5d8:	ec55 4b10 	vmov	r4, r5, d0
 801a5dc:	4e55      	ldr	r6, [pc, #340]	; (801a734 <__ieee754_sqrt+0x160>)
 801a5de:	43ae      	bics	r6, r5
 801a5e0:	ee10 0a10 	vmov	r0, s0
 801a5e4:	ee10 3a10 	vmov	r3, s0
 801a5e8:	462a      	mov	r2, r5
 801a5ea:	4629      	mov	r1, r5
 801a5ec:	d110      	bne.n	801a610 <__ieee754_sqrt+0x3c>
 801a5ee:	ee10 2a10 	vmov	r2, s0
 801a5f2:	462b      	mov	r3, r5
 801a5f4:	f7e6 f800 	bl	80005f8 <__aeabi_dmul>
 801a5f8:	4602      	mov	r2, r0
 801a5fa:	460b      	mov	r3, r1
 801a5fc:	4620      	mov	r0, r4
 801a5fe:	4629      	mov	r1, r5
 801a600:	f7e5 fe44 	bl	800028c <__adddf3>
 801a604:	4604      	mov	r4, r0
 801a606:	460d      	mov	r5, r1
 801a608:	ec45 4b10 	vmov	d0, r4, r5
 801a60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a610:	2d00      	cmp	r5, #0
 801a612:	dc10      	bgt.n	801a636 <__ieee754_sqrt+0x62>
 801a614:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801a618:	4330      	orrs	r0, r6
 801a61a:	d0f5      	beq.n	801a608 <__ieee754_sqrt+0x34>
 801a61c:	b15d      	cbz	r5, 801a636 <__ieee754_sqrt+0x62>
 801a61e:	ee10 2a10 	vmov	r2, s0
 801a622:	462b      	mov	r3, r5
 801a624:	ee10 0a10 	vmov	r0, s0
 801a628:	f7e5 fe2e 	bl	8000288 <__aeabi_dsub>
 801a62c:	4602      	mov	r2, r0
 801a62e:	460b      	mov	r3, r1
 801a630:	f7e6 f90c 	bl	800084c <__aeabi_ddiv>
 801a634:	e7e6      	b.n	801a604 <__ieee754_sqrt+0x30>
 801a636:	1512      	asrs	r2, r2, #20
 801a638:	d074      	beq.n	801a724 <__ieee754_sqrt+0x150>
 801a63a:	07d4      	lsls	r4, r2, #31
 801a63c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a640:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801a644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801a648:	bf5e      	ittt	pl
 801a64a:	0fda      	lsrpl	r2, r3, #31
 801a64c:	005b      	lslpl	r3, r3, #1
 801a64e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801a652:	2400      	movs	r4, #0
 801a654:	0fda      	lsrs	r2, r3, #31
 801a656:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801a65a:	107f      	asrs	r7, r7, #1
 801a65c:	005b      	lsls	r3, r3, #1
 801a65e:	2516      	movs	r5, #22
 801a660:	4620      	mov	r0, r4
 801a662:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801a666:	1886      	adds	r6, r0, r2
 801a668:	428e      	cmp	r6, r1
 801a66a:	bfde      	ittt	le
 801a66c:	1b89      	suble	r1, r1, r6
 801a66e:	18b0      	addle	r0, r6, r2
 801a670:	18a4      	addle	r4, r4, r2
 801a672:	0049      	lsls	r1, r1, #1
 801a674:	3d01      	subs	r5, #1
 801a676:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801a67a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801a67e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a682:	d1f0      	bne.n	801a666 <__ieee754_sqrt+0x92>
 801a684:	462a      	mov	r2, r5
 801a686:	f04f 0e20 	mov.w	lr, #32
 801a68a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801a68e:	4281      	cmp	r1, r0
 801a690:	eb06 0c05 	add.w	ip, r6, r5
 801a694:	dc02      	bgt.n	801a69c <__ieee754_sqrt+0xc8>
 801a696:	d113      	bne.n	801a6c0 <__ieee754_sqrt+0xec>
 801a698:	459c      	cmp	ip, r3
 801a69a:	d811      	bhi.n	801a6c0 <__ieee754_sqrt+0xec>
 801a69c:	f1bc 0f00 	cmp.w	ip, #0
 801a6a0:	eb0c 0506 	add.w	r5, ip, r6
 801a6a4:	da43      	bge.n	801a72e <__ieee754_sqrt+0x15a>
 801a6a6:	2d00      	cmp	r5, #0
 801a6a8:	db41      	blt.n	801a72e <__ieee754_sqrt+0x15a>
 801a6aa:	f100 0801 	add.w	r8, r0, #1
 801a6ae:	1a09      	subs	r1, r1, r0
 801a6b0:	459c      	cmp	ip, r3
 801a6b2:	bf88      	it	hi
 801a6b4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801a6b8:	eba3 030c 	sub.w	r3, r3, ip
 801a6bc:	4432      	add	r2, r6
 801a6be:	4640      	mov	r0, r8
 801a6c0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801a6c4:	f1be 0e01 	subs.w	lr, lr, #1
 801a6c8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801a6cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a6d0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801a6d4:	d1db      	bne.n	801a68e <__ieee754_sqrt+0xba>
 801a6d6:	430b      	orrs	r3, r1
 801a6d8:	d006      	beq.n	801a6e8 <__ieee754_sqrt+0x114>
 801a6da:	1c50      	adds	r0, r2, #1
 801a6dc:	bf13      	iteet	ne
 801a6de:	3201      	addne	r2, #1
 801a6e0:	3401      	addeq	r4, #1
 801a6e2:	4672      	moveq	r2, lr
 801a6e4:	f022 0201 	bicne.w	r2, r2, #1
 801a6e8:	1063      	asrs	r3, r4, #1
 801a6ea:	0852      	lsrs	r2, r2, #1
 801a6ec:	07e1      	lsls	r1, r4, #31
 801a6ee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801a6f2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801a6f6:	bf48      	it	mi
 801a6f8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801a6fc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801a700:	4614      	mov	r4, r2
 801a702:	e781      	b.n	801a608 <__ieee754_sqrt+0x34>
 801a704:	0ad9      	lsrs	r1, r3, #11
 801a706:	3815      	subs	r0, #21
 801a708:	055b      	lsls	r3, r3, #21
 801a70a:	2900      	cmp	r1, #0
 801a70c:	d0fa      	beq.n	801a704 <__ieee754_sqrt+0x130>
 801a70e:	02cd      	lsls	r5, r1, #11
 801a710:	d50a      	bpl.n	801a728 <__ieee754_sqrt+0x154>
 801a712:	f1c2 0420 	rsb	r4, r2, #32
 801a716:	fa23 f404 	lsr.w	r4, r3, r4
 801a71a:	1e55      	subs	r5, r2, #1
 801a71c:	4093      	lsls	r3, r2
 801a71e:	4321      	orrs	r1, r4
 801a720:	1b42      	subs	r2, r0, r5
 801a722:	e78a      	b.n	801a63a <__ieee754_sqrt+0x66>
 801a724:	4610      	mov	r0, r2
 801a726:	e7f0      	b.n	801a70a <__ieee754_sqrt+0x136>
 801a728:	0049      	lsls	r1, r1, #1
 801a72a:	3201      	adds	r2, #1
 801a72c:	e7ef      	b.n	801a70e <__ieee754_sqrt+0x13a>
 801a72e:	4680      	mov	r8, r0
 801a730:	e7bd      	b.n	801a6ae <__ieee754_sqrt+0xda>
 801a732:	bf00      	nop
 801a734:	7ff00000 	.word	0x7ff00000

0801a738 <__ieee754_rem_pio2f>:
 801a738:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a73a:	ee10 6a10 	vmov	r6, s0
 801a73e:	4b8e      	ldr	r3, [pc, #568]	; (801a978 <__ieee754_rem_pio2f+0x240>)
 801a740:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801a744:	429d      	cmp	r5, r3
 801a746:	b087      	sub	sp, #28
 801a748:	eef0 7a40 	vmov.f32	s15, s0
 801a74c:	4604      	mov	r4, r0
 801a74e:	dc05      	bgt.n	801a75c <__ieee754_rem_pio2f+0x24>
 801a750:	2300      	movs	r3, #0
 801a752:	ed80 0a00 	vstr	s0, [r0]
 801a756:	6043      	str	r3, [r0, #4]
 801a758:	2000      	movs	r0, #0
 801a75a:	e01a      	b.n	801a792 <__ieee754_rem_pio2f+0x5a>
 801a75c:	4b87      	ldr	r3, [pc, #540]	; (801a97c <__ieee754_rem_pio2f+0x244>)
 801a75e:	429d      	cmp	r5, r3
 801a760:	dc46      	bgt.n	801a7f0 <__ieee754_rem_pio2f+0xb8>
 801a762:	2e00      	cmp	r6, #0
 801a764:	ed9f 0a86 	vldr	s0, [pc, #536]	; 801a980 <__ieee754_rem_pio2f+0x248>
 801a768:	4b86      	ldr	r3, [pc, #536]	; (801a984 <__ieee754_rem_pio2f+0x24c>)
 801a76a:	f025 050f 	bic.w	r5, r5, #15
 801a76e:	dd1f      	ble.n	801a7b0 <__ieee754_rem_pio2f+0x78>
 801a770:	429d      	cmp	r5, r3
 801a772:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801a776:	d00e      	beq.n	801a796 <__ieee754_rem_pio2f+0x5e>
 801a778:	ed9f 7a83 	vldr	s14, [pc, #524]	; 801a988 <__ieee754_rem_pio2f+0x250>
 801a77c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801a780:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801a784:	ed80 0a00 	vstr	s0, [r0]
 801a788:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a78c:	2001      	movs	r0, #1
 801a78e:	edc4 7a01 	vstr	s15, [r4, #4]
 801a792:	b007      	add	sp, #28
 801a794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a796:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801a98c <__ieee754_rem_pio2f+0x254>
 801a79a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801a990 <__ieee754_rem_pio2f+0x258>
 801a79e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801a7a2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801a7a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801a7aa:	edc0 6a00 	vstr	s13, [r0]
 801a7ae:	e7eb      	b.n	801a788 <__ieee754_rem_pio2f+0x50>
 801a7b0:	429d      	cmp	r5, r3
 801a7b2:	ee77 7a80 	vadd.f32	s15, s15, s0
 801a7b6:	d00e      	beq.n	801a7d6 <__ieee754_rem_pio2f+0x9e>
 801a7b8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 801a988 <__ieee754_rem_pio2f+0x250>
 801a7bc:	ee37 0a87 	vadd.f32	s0, s15, s14
 801a7c0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801a7c4:	ed80 0a00 	vstr	s0, [r0]
 801a7c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a7cc:	f04f 30ff 	mov.w	r0, #4294967295
 801a7d0:	edc4 7a01 	vstr	s15, [r4, #4]
 801a7d4:	e7dd      	b.n	801a792 <__ieee754_rem_pio2f+0x5a>
 801a7d6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801a98c <__ieee754_rem_pio2f+0x254>
 801a7da:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801a990 <__ieee754_rem_pio2f+0x258>
 801a7de:	ee77 7a80 	vadd.f32	s15, s15, s0
 801a7e2:	ee77 6a87 	vadd.f32	s13, s15, s14
 801a7e6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801a7ea:	edc0 6a00 	vstr	s13, [r0]
 801a7ee:	e7eb      	b.n	801a7c8 <__ieee754_rem_pio2f+0x90>
 801a7f0:	4b68      	ldr	r3, [pc, #416]	; (801a994 <__ieee754_rem_pio2f+0x25c>)
 801a7f2:	429d      	cmp	r5, r3
 801a7f4:	dc72      	bgt.n	801a8dc <__ieee754_rem_pio2f+0x1a4>
 801a7f6:	f000 fda8 	bl	801b34a <fabsf>
 801a7fa:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801a998 <__ieee754_rem_pio2f+0x260>
 801a7fe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801a802:	eee0 7a07 	vfma.f32	s15, s0, s14
 801a806:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a80a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801a80e:	ee17 0a90 	vmov	r0, s15
 801a812:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801a980 <__ieee754_rem_pio2f+0x248>
 801a816:	eea7 0a67 	vfms.f32	s0, s14, s15
 801a81a:	281f      	cmp	r0, #31
 801a81c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801a988 <__ieee754_rem_pio2f+0x250>
 801a820:	ee67 7a27 	vmul.f32	s15, s14, s15
 801a824:	eeb1 6a47 	vneg.f32	s12, s14
 801a828:	ee70 6a67 	vsub.f32	s13, s0, s15
 801a82c:	ee16 2a90 	vmov	r2, s13
 801a830:	dc1c      	bgt.n	801a86c <__ieee754_rem_pio2f+0x134>
 801a832:	495a      	ldr	r1, [pc, #360]	; (801a99c <__ieee754_rem_pio2f+0x264>)
 801a834:	1e47      	subs	r7, r0, #1
 801a836:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801a83a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801a83e:	428b      	cmp	r3, r1
 801a840:	d014      	beq.n	801a86c <__ieee754_rem_pio2f+0x134>
 801a842:	6022      	str	r2, [r4, #0]
 801a844:	ed94 7a00 	vldr	s14, [r4]
 801a848:	ee30 0a47 	vsub.f32	s0, s0, s14
 801a84c:	2e00      	cmp	r6, #0
 801a84e:	ee30 0a67 	vsub.f32	s0, s0, s15
 801a852:	ed84 0a01 	vstr	s0, [r4, #4]
 801a856:	da9c      	bge.n	801a792 <__ieee754_rem_pio2f+0x5a>
 801a858:	eeb1 7a47 	vneg.f32	s14, s14
 801a85c:	eeb1 0a40 	vneg.f32	s0, s0
 801a860:	ed84 7a00 	vstr	s14, [r4]
 801a864:	ed84 0a01 	vstr	s0, [r4, #4]
 801a868:	4240      	negs	r0, r0
 801a86a:	e792      	b.n	801a792 <__ieee754_rem_pio2f+0x5a>
 801a86c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801a870:	15eb      	asrs	r3, r5, #23
 801a872:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801a876:	2d08      	cmp	r5, #8
 801a878:	dde3      	ble.n	801a842 <__ieee754_rem_pio2f+0x10a>
 801a87a:	eddf 7a44 	vldr	s15, [pc, #272]	; 801a98c <__ieee754_rem_pio2f+0x254>
 801a87e:	eddf 5a44 	vldr	s11, [pc, #272]	; 801a990 <__ieee754_rem_pio2f+0x258>
 801a882:	eef0 6a40 	vmov.f32	s13, s0
 801a886:	eee6 6a27 	vfma.f32	s13, s12, s15
 801a88a:	ee30 0a66 	vsub.f32	s0, s0, s13
 801a88e:	eea6 0a27 	vfma.f32	s0, s12, s15
 801a892:	eef0 7a40 	vmov.f32	s15, s0
 801a896:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801a89a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801a89e:	ee15 2a90 	vmov	r2, s11
 801a8a2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801a8a6:	1a5b      	subs	r3, r3, r1
 801a8a8:	2b19      	cmp	r3, #25
 801a8aa:	dc04      	bgt.n	801a8b6 <__ieee754_rem_pio2f+0x17e>
 801a8ac:	edc4 5a00 	vstr	s11, [r4]
 801a8b0:	eeb0 0a66 	vmov.f32	s0, s13
 801a8b4:	e7c6      	b.n	801a844 <__ieee754_rem_pio2f+0x10c>
 801a8b6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801a9a0 <__ieee754_rem_pio2f+0x268>
 801a8ba:	eeb0 0a66 	vmov.f32	s0, s13
 801a8be:	eea6 0a25 	vfma.f32	s0, s12, s11
 801a8c2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801a8c6:	eddf 6a37 	vldr	s13, [pc, #220]	; 801a9a4 <__ieee754_rem_pio2f+0x26c>
 801a8ca:	eee6 7a25 	vfma.f32	s15, s12, s11
 801a8ce:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801a8d2:	ee30 7a67 	vsub.f32	s14, s0, s15
 801a8d6:	ed84 7a00 	vstr	s14, [r4]
 801a8da:	e7b3      	b.n	801a844 <__ieee754_rem_pio2f+0x10c>
 801a8dc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801a8e0:	db06      	blt.n	801a8f0 <__ieee754_rem_pio2f+0x1b8>
 801a8e2:	ee70 7a40 	vsub.f32	s15, s0, s0
 801a8e6:	edc0 7a01 	vstr	s15, [r0, #4]
 801a8ea:	edc0 7a00 	vstr	s15, [r0]
 801a8ee:	e733      	b.n	801a758 <__ieee754_rem_pio2f+0x20>
 801a8f0:	15ea      	asrs	r2, r5, #23
 801a8f2:	3a86      	subs	r2, #134	; 0x86
 801a8f4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801a8f8:	ee07 3a90 	vmov	s15, r3
 801a8fc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801a900:	eddf 6a29 	vldr	s13, [pc, #164]	; 801a9a8 <__ieee754_rem_pio2f+0x270>
 801a904:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801a908:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a90c:	ed8d 7a03 	vstr	s14, [sp, #12]
 801a910:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801a914:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801a918:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801a91c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a920:	ed8d 7a04 	vstr	s14, [sp, #16]
 801a924:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801a928:	eef5 7a40 	vcmp.f32	s15, #0.0
 801a92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a930:	edcd 7a05 	vstr	s15, [sp, #20]
 801a934:	d11e      	bne.n	801a974 <__ieee754_rem_pio2f+0x23c>
 801a936:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801a93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a93e:	bf14      	ite	ne
 801a940:	2302      	movne	r3, #2
 801a942:	2301      	moveq	r3, #1
 801a944:	4919      	ldr	r1, [pc, #100]	; (801a9ac <__ieee754_rem_pio2f+0x274>)
 801a946:	9101      	str	r1, [sp, #4]
 801a948:	2102      	movs	r1, #2
 801a94a:	9100      	str	r1, [sp, #0]
 801a94c:	a803      	add	r0, sp, #12
 801a94e:	4621      	mov	r1, r4
 801a950:	f000 f892 	bl	801aa78 <__kernel_rem_pio2f>
 801a954:	2e00      	cmp	r6, #0
 801a956:	f6bf af1c 	bge.w	801a792 <__ieee754_rem_pio2f+0x5a>
 801a95a:	edd4 7a00 	vldr	s15, [r4]
 801a95e:	eef1 7a67 	vneg.f32	s15, s15
 801a962:	edc4 7a00 	vstr	s15, [r4]
 801a966:	edd4 7a01 	vldr	s15, [r4, #4]
 801a96a:	eef1 7a67 	vneg.f32	s15, s15
 801a96e:	edc4 7a01 	vstr	s15, [r4, #4]
 801a972:	e779      	b.n	801a868 <__ieee754_rem_pio2f+0x130>
 801a974:	2303      	movs	r3, #3
 801a976:	e7e5      	b.n	801a944 <__ieee754_rem_pio2f+0x20c>
 801a978:	3f490fd8 	.word	0x3f490fd8
 801a97c:	4016cbe3 	.word	0x4016cbe3
 801a980:	3fc90f80 	.word	0x3fc90f80
 801a984:	3fc90fd0 	.word	0x3fc90fd0
 801a988:	37354443 	.word	0x37354443
 801a98c:	37354400 	.word	0x37354400
 801a990:	2e85a308 	.word	0x2e85a308
 801a994:	43490f80 	.word	0x43490f80
 801a998:	3f22f984 	.word	0x3f22f984
 801a99c:	08021f40 	.word	0x08021f40
 801a9a0:	2e85a300 	.word	0x2e85a300
 801a9a4:	248d3132 	.word	0x248d3132
 801a9a8:	43800000 	.word	0x43800000
 801a9ac:	08021fc0 	.word	0x08021fc0

0801a9b0 <__ieee754_sqrtf>:
 801a9b0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801a9b4:	4770      	bx	lr
	...

0801a9b8 <__kernel_cosf>:
 801a9b8:	ee10 3a10 	vmov	r3, s0
 801a9bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a9c0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801a9c4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801a9c8:	da05      	bge.n	801a9d6 <__kernel_cosf+0x1e>
 801a9ca:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801a9ce:	ee17 2a90 	vmov	r2, s15
 801a9d2:	2a00      	cmp	r2, #0
 801a9d4:	d03d      	beq.n	801aa52 <__kernel_cosf+0x9a>
 801a9d6:	ee60 5a00 	vmul.f32	s11, s0, s0
 801a9da:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801aa58 <__kernel_cosf+0xa0>
 801a9de:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801aa5c <__kernel_cosf+0xa4>
 801a9e2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 801aa60 <__kernel_cosf+0xa8>
 801a9e6:	4a1f      	ldr	r2, [pc, #124]	; (801aa64 <__kernel_cosf+0xac>)
 801a9e8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801a9ec:	4293      	cmp	r3, r2
 801a9ee:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801aa68 <__kernel_cosf+0xb0>
 801a9f2:	eee7 7a25 	vfma.f32	s15, s14, s11
 801a9f6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801aa6c <__kernel_cosf+0xb4>
 801a9fa:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801a9fe:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801aa70 <__kernel_cosf+0xb8>
 801aa02:	eee7 7a25 	vfma.f32	s15, s14, s11
 801aa06:	eeb0 7a66 	vmov.f32	s14, s13
 801aa0a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801aa0e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801aa12:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801aa16:	ee67 6a25 	vmul.f32	s13, s14, s11
 801aa1a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801aa1e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801aa22:	dc04      	bgt.n	801aa2e <__kernel_cosf+0x76>
 801aa24:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801aa28:	ee36 0a47 	vsub.f32	s0, s12, s14
 801aa2c:	4770      	bx	lr
 801aa2e:	4a11      	ldr	r2, [pc, #68]	; (801aa74 <__kernel_cosf+0xbc>)
 801aa30:	4293      	cmp	r3, r2
 801aa32:	bfda      	itte	le
 801aa34:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801aa38:	ee06 3a90 	vmovle	s13, r3
 801aa3c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 801aa40:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801aa44:	ee36 0a66 	vsub.f32	s0, s12, s13
 801aa48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801aa4c:	ee30 0a67 	vsub.f32	s0, s0, s15
 801aa50:	4770      	bx	lr
 801aa52:	eeb0 0a46 	vmov.f32	s0, s12
 801aa56:	4770      	bx	lr
 801aa58:	ad47d74e 	.word	0xad47d74e
 801aa5c:	310f74f6 	.word	0x310f74f6
 801aa60:	3d2aaaab 	.word	0x3d2aaaab
 801aa64:	3e999999 	.word	0x3e999999
 801aa68:	b493f27c 	.word	0xb493f27c
 801aa6c:	37d00d01 	.word	0x37d00d01
 801aa70:	bab60b61 	.word	0xbab60b61
 801aa74:	3f480000 	.word	0x3f480000

0801aa78 <__kernel_rem_pio2f>:
 801aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa7c:	ed2d 8b04 	vpush	{d8-d9}
 801aa80:	b0d9      	sub	sp, #356	; 0x164
 801aa82:	4688      	mov	r8, r1
 801aa84:	9002      	str	r0, [sp, #8]
 801aa86:	49bb      	ldr	r1, [pc, #748]	; (801ad74 <__kernel_rem_pio2f+0x2fc>)
 801aa88:	9866      	ldr	r0, [sp, #408]	; 0x198
 801aa8a:	9301      	str	r3, [sp, #4]
 801aa8c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 801aa90:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 801aa94:	1e59      	subs	r1, r3, #1
 801aa96:	1d13      	adds	r3, r2, #4
 801aa98:	db27      	blt.n	801aaea <__kernel_rem_pio2f+0x72>
 801aa9a:	f1b2 0b03 	subs.w	fp, r2, #3
 801aa9e:	bf48      	it	mi
 801aaa0:	f102 0b04 	addmi.w	fp, r2, #4
 801aaa4:	ea4f 00eb 	mov.w	r0, fp, asr #3
 801aaa8:	1c45      	adds	r5, r0, #1
 801aaaa:	00ec      	lsls	r4, r5, #3
 801aaac:	1a47      	subs	r7, r0, r1
 801aaae:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801aab2:	9403      	str	r4, [sp, #12]
 801aab4:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 801aab8:	eb0a 0c01 	add.w	ip, sl, r1
 801aabc:	ae1c      	add	r6, sp, #112	; 0x70
 801aabe:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 801aac2:	2400      	movs	r4, #0
 801aac4:	4564      	cmp	r4, ip
 801aac6:	dd12      	ble.n	801aaee <__kernel_rem_pio2f+0x76>
 801aac8:	9b01      	ldr	r3, [sp, #4]
 801aaca:	ac1c      	add	r4, sp, #112	; 0x70
 801aacc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 801aad0:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 801aad4:	f04f 0c00 	mov.w	ip, #0
 801aad8:	45d4      	cmp	ip, sl
 801aada:	dc27      	bgt.n	801ab2c <__kernel_rem_pio2f+0xb4>
 801aadc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 801aae0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801aae4:	4627      	mov	r7, r4
 801aae6:	2600      	movs	r6, #0
 801aae8:	e016      	b.n	801ab18 <__kernel_rem_pio2f+0xa0>
 801aaea:	2000      	movs	r0, #0
 801aaec:	e7dc      	b.n	801aaa8 <__kernel_rem_pio2f+0x30>
 801aaee:	42e7      	cmn	r7, r4
 801aaf0:	bf5d      	ittte	pl
 801aaf2:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 801aaf6:	ee07 3a90 	vmovpl	s15, r3
 801aafa:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801aafe:	eef0 7a47 	vmovmi.f32	s15, s14
 801ab02:	ece6 7a01 	vstmia	r6!, {s15}
 801ab06:	3401      	adds	r4, #1
 801ab08:	e7dc      	b.n	801aac4 <__kernel_rem_pio2f+0x4c>
 801ab0a:	ecf9 6a01 	vldmia	r9!, {s13}
 801ab0e:	ed97 7a00 	vldr	s14, [r7]
 801ab12:	eee6 7a87 	vfma.f32	s15, s13, s14
 801ab16:	3601      	adds	r6, #1
 801ab18:	428e      	cmp	r6, r1
 801ab1a:	f1a7 0704 	sub.w	r7, r7, #4
 801ab1e:	ddf4      	ble.n	801ab0a <__kernel_rem_pio2f+0x92>
 801ab20:	eceb 7a01 	vstmia	fp!, {s15}
 801ab24:	f10c 0c01 	add.w	ip, ip, #1
 801ab28:	3404      	adds	r4, #4
 801ab2a:	e7d5      	b.n	801aad8 <__kernel_rem_pio2f+0x60>
 801ab2c:	ab08      	add	r3, sp, #32
 801ab2e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801ab32:	eddf 8a93 	vldr	s17, [pc, #588]	; 801ad80 <__kernel_rem_pio2f+0x308>
 801ab36:	ed9f 9a91 	vldr	s18, [pc, #580]	; 801ad7c <__kernel_rem_pio2f+0x304>
 801ab3a:	9304      	str	r3, [sp, #16]
 801ab3c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 801ab40:	4656      	mov	r6, sl
 801ab42:	00b3      	lsls	r3, r6, #2
 801ab44:	9305      	str	r3, [sp, #20]
 801ab46:	ab58      	add	r3, sp, #352	; 0x160
 801ab48:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801ab4c:	ac08      	add	r4, sp, #32
 801ab4e:	ab44      	add	r3, sp, #272	; 0x110
 801ab50:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 801ab54:	46a4      	mov	ip, r4
 801ab56:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801ab5a:	4637      	mov	r7, r6
 801ab5c:	2f00      	cmp	r7, #0
 801ab5e:	f1a0 0004 	sub.w	r0, r0, #4
 801ab62:	dc4f      	bgt.n	801ac04 <__kernel_rem_pio2f+0x18c>
 801ab64:	4628      	mov	r0, r5
 801ab66:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801ab6a:	f000 fc37 	bl	801b3dc <scalbnf>
 801ab6e:	eeb0 8a40 	vmov.f32	s16, s0
 801ab72:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801ab76:	ee28 0a00 	vmul.f32	s0, s16, s0
 801ab7a:	f000 fbed 	bl	801b358 <floorf>
 801ab7e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801ab82:	eea0 8a67 	vfms.f32	s16, s0, s15
 801ab86:	2d00      	cmp	r5, #0
 801ab88:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801ab8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801ab90:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801ab94:	ee17 9a90 	vmov	r9, s15
 801ab98:	ee38 8a40 	vsub.f32	s16, s16, s0
 801ab9c:	dd44      	ble.n	801ac28 <__kernel_rem_pio2f+0x1b0>
 801ab9e:	f106 3cff 	add.w	ip, r6, #4294967295
 801aba2:	ab08      	add	r3, sp, #32
 801aba4:	f1c5 0e08 	rsb	lr, r5, #8
 801aba8:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 801abac:	fa47 f00e 	asr.w	r0, r7, lr
 801abb0:	4481      	add	r9, r0
 801abb2:	fa00 f00e 	lsl.w	r0, r0, lr
 801abb6:	1a3f      	subs	r7, r7, r0
 801abb8:	f1c5 0007 	rsb	r0, r5, #7
 801abbc:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 801abc0:	4107      	asrs	r7, r0
 801abc2:	2f00      	cmp	r7, #0
 801abc4:	dd3f      	ble.n	801ac46 <__kernel_rem_pio2f+0x1ce>
 801abc6:	f04f 0e00 	mov.w	lr, #0
 801abca:	f109 0901 	add.w	r9, r9, #1
 801abce:	4673      	mov	r3, lr
 801abd0:	4576      	cmp	r6, lr
 801abd2:	dc6b      	bgt.n	801acac <__kernel_rem_pio2f+0x234>
 801abd4:	2d00      	cmp	r5, #0
 801abd6:	dd04      	ble.n	801abe2 <__kernel_rem_pio2f+0x16a>
 801abd8:	2d01      	cmp	r5, #1
 801abda:	d078      	beq.n	801acce <__kernel_rem_pio2f+0x256>
 801abdc:	2d02      	cmp	r5, #2
 801abde:	f000 8081 	beq.w	801ace4 <__kernel_rem_pio2f+0x26c>
 801abe2:	2f02      	cmp	r7, #2
 801abe4:	d12f      	bne.n	801ac46 <__kernel_rem_pio2f+0x1ce>
 801abe6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801abea:	ee30 8a48 	vsub.f32	s16, s0, s16
 801abee:	b353      	cbz	r3, 801ac46 <__kernel_rem_pio2f+0x1ce>
 801abf0:	4628      	mov	r0, r5
 801abf2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801abf6:	f000 fbf1 	bl	801b3dc <scalbnf>
 801abfa:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801abfe:	ee38 8a40 	vsub.f32	s16, s16, s0
 801ac02:	e020      	b.n	801ac46 <__kernel_rem_pio2f+0x1ce>
 801ac04:	ee60 7a28 	vmul.f32	s15, s0, s17
 801ac08:	3f01      	subs	r7, #1
 801ac0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ac0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801ac12:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801ac16:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801ac1a:	ecac 0a01 	vstmia	ip!, {s0}
 801ac1e:	ed90 0a00 	vldr	s0, [r0]
 801ac22:	ee37 0a80 	vadd.f32	s0, s15, s0
 801ac26:	e799      	b.n	801ab5c <__kernel_rem_pio2f+0xe4>
 801ac28:	d105      	bne.n	801ac36 <__kernel_rem_pio2f+0x1be>
 801ac2a:	1e70      	subs	r0, r6, #1
 801ac2c:	ab08      	add	r3, sp, #32
 801ac2e:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 801ac32:	11ff      	asrs	r7, r7, #7
 801ac34:	e7c5      	b.n	801abc2 <__kernel_rem_pio2f+0x14a>
 801ac36:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801ac3a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801ac3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ac42:	da31      	bge.n	801aca8 <__kernel_rem_pio2f+0x230>
 801ac44:	2700      	movs	r7, #0
 801ac46:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801ac4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ac4e:	f040 809b 	bne.w	801ad88 <__kernel_rem_pio2f+0x310>
 801ac52:	1e74      	subs	r4, r6, #1
 801ac54:	46a4      	mov	ip, r4
 801ac56:	2000      	movs	r0, #0
 801ac58:	45d4      	cmp	ip, sl
 801ac5a:	da4a      	bge.n	801acf2 <__kernel_rem_pio2f+0x27a>
 801ac5c:	2800      	cmp	r0, #0
 801ac5e:	d07a      	beq.n	801ad56 <__kernel_rem_pio2f+0x2de>
 801ac60:	ab08      	add	r3, sp, #32
 801ac62:	3d08      	subs	r5, #8
 801ac64:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	f000 8081 	beq.w	801ad70 <__kernel_rem_pio2f+0x2f8>
 801ac6e:	4628      	mov	r0, r5
 801ac70:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801ac74:	00a5      	lsls	r5, r4, #2
 801ac76:	f000 fbb1 	bl	801b3dc <scalbnf>
 801ac7a:	aa44      	add	r2, sp, #272	; 0x110
 801ac7c:	1d2b      	adds	r3, r5, #4
 801ac7e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 801ad80 <__kernel_rem_pio2f+0x308>
 801ac82:	18d1      	adds	r1, r2, r3
 801ac84:	4622      	mov	r2, r4
 801ac86:	2a00      	cmp	r2, #0
 801ac88:	f280 80ae 	bge.w	801ade8 <__kernel_rem_pio2f+0x370>
 801ac8c:	4622      	mov	r2, r4
 801ac8e:	2a00      	cmp	r2, #0
 801ac90:	f2c0 80cc 	blt.w	801ae2c <__kernel_rem_pio2f+0x3b4>
 801ac94:	a944      	add	r1, sp, #272	; 0x110
 801ac96:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 801ac9a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 801ad78 <__kernel_rem_pio2f+0x300>
 801ac9e:	eddf 7a39 	vldr	s15, [pc, #228]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801aca2:	2000      	movs	r0, #0
 801aca4:	1aa1      	subs	r1, r4, r2
 801aca6:	e0b6      	b.n	801ae16 <__kernel_rem_pio2f+0x39e>
 801aca8:	2702      	movs	r7, #2
 801acaa:	e78c      	b.n	801abc6 <__kernel_rem_pio2f+0x14e>
 801acac:	6820      	ldr	r0, [r4, #0]
 801acae:	b94b      	cbnz	r3, 801acc4 <__kernel_rem_pio2f+0x24c>
 801acb0:	b118      	cbz	r0, 801acba <__kernel_rem_pio2f+0x242>
 801acb2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801acb6:	6020      	str	r0, [r4, #0]
 801acb8:	2001      	movs	r0, #1
 801acba:	f10e 0e01 	add.w	lr, lr, #1
 801acbe:	3404      	adds	r4, #4
 801acc0:	4603      	mov	r3, r0
 801acc2:	e785      	b.n	801abd0 <__kernel_rem_pio2f+0x158>
 801acc4:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 801acc8:	6020      	str	r0, [r4, #0]
 801acca:	4618      	mov	r0, r3
 801accc:	e7f5      	b.n	801acba <__kernel_rem_pio2f+0x242>
 801acce:	1e74      	subs	r4, r6, #1
 801acd0:	a808      	add	r0, sp, #32
 801acd2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801acd6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801acda:	f10d 0c20 	add.w	ip, sp, #32
 801acde:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 801ace2:	e77e      	b.n	801abe2 <__kernel_rem_pio2f+0x16a>
 801ace4:	1e74      	subs	r4, r6, #1
 801ace6:	a808      	add	r0, sp, #32
 801ace8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801acec:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 801acf0:	e7f3      	b.n	801acda <__kernel_rem_pio2f+0x262>
 801acf2:	ab08      	add	r3, sp, #32
 801acf4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801acf8:	f10c 3cff 	add.w	ip, ip, #4294967295
 801acfc:	4318      	orrs	r0, r3
 801acfe:	e7ab      	b.n	801ac58 <__kernel_rem_pio2f+0x1e0>
 801ad00:	f10c 0c01 	add.w	ip, ip, #1
 801ad04:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 801ad08:	2c00      	cmp	r4, #0
 801ad0a:	d0f9      	beq.n	801ad00 <__kernel_rem_pio2f+0x288>
 801ad0c:	9b05      	ldr	r3, [sp, #20]
 801ad0e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 801ad12:	eb0d 0003 	add.w	r0, sp, r3
 801ad16:	9b01      	ldr	r3, [sp, #4]
 801ad18:	18f4      	adds	r4, r6, r3
 801ad1a:	ab1c      	add	r3, sp, #112	; 0x70
 801ad1c:	1c77      	adds	r7, r6, #1
 801ad1e:	384c      	subs	r0, #76	; 0x4c
 801ad20:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801ad24:	4466      	add	r6, ip
 801ad26:	42be      	cmp	r6, r7
 801ad28:	f6ff af0b 	blt.w	801ab42 <__kernel_rem_pio2f+0xca>
 801ad2c:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 801ad30:	f8dd e008 	ldr.w	lr, [sp, #8]
 801ad34:	ee07 3a90 	vmov	s15, r3
 801ad38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801ad3c:	f04f 0c00 	mov.w	ip, #0
 801ad40:	ece4 7a01 	vstmia	r4!, {s15}
 801ad44:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801ad48:	46a1      	mov	r9, r4
 801ad4a:	458c      	cmp	ip, r1
 801ad4c:	dd07      	ble.n	801ad5e <__kernel_rem_pio2f+0x2e6>
 801ad4e:	ece0 7a01 	vstmia	r0!, {s15}
 801ad52:	3701      	adds	r7, #1
 801ad54:	e7e7      	b.n	801ad26 <__kernel_rem_pio2f+0x2ae>
 801ad56:	9804      	ldr	r0, [sp, #16]
 801ad58:	f04f 0c01 	mov.w	ip, #1
 801ad5c:	e7d2      	b.n	801ad04 <__kernel_rem_pio2f+0x28c>
 801ad5e:	ecfe 6a01 	vldmia	lr!, {s13}
 801ad62:	ed39 7a01 	vldmdb	r9!, {s14}
 801ad66:	f10c 0c01 	add.w	ip, ip, #1
 801ad6a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801ad6e:	e7ec      	b.n	801ad4a <__kernel_rem_pio2f+0x2d2>
 801ad70:	3c01      	subs	r4, #1
 801ad72:	e775      	b.n	801ac60 <__kernel_rem_pio2f+0x1e8>
 801ad74:	08022304 	.word	0x08022304
 801ad78:	080222d8 	.word	0x080222d8
 801ad7c:	43800000 	.word	0x43800000
 801ad80:	3b800000 	.word	0x3b800000
 801ad84:	00000000 	.word	0x00000000
 801ad88:	9b03      	ldr	r3, [sp, #12]
 801ad8a:	eeb0 0a48 	vmov.f32	s0, s16
 801ad8e:	1a98      	subs	r0, r3, r2
 801ad90:	f000 fb24 	bl	801b3dc <scalbnf>
 801ad94:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801ad7c <__kernel_rem_pio2f+0x304>
 801ad98:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801ad9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ada0:	db19      	blt.n	801add6 <__kernel_rem_pio2f+0x35e>
 801ada2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801ad80 <__kernel_rem_pio2f+0x308>
 801ada6:	ee60 7a27 	vmul.f32	s15, s0, s15
 801adaa:	aa08      	add	r2, sp, #32
 801adac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801adb0:	1c74      	adds	r4, r6, #1
 801adb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801adb6:	3508      	adds	r5, #8
 801adb8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801adbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801adc0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801adc4:	ee10 3a10 	vmov	r3, s0
 801adc8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801adcc:	ee17 3a90 	vmov	r3, s15
 801add0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801add4:	e74b      	b.n	801ac6e <__kernel_rem_pio2f+0x1f6>
 801add6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801adda:	aa08      	add	r2, sp, #32
 801addc:	ee10 3a10 	vmov	r3, s0
 801ade0:	4634      	mov	r4, r6
 801ade2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801ade6:	e742      	b.n	801ac6e <__kernel_rem_pio2f+0x1f6>
 801ade8:	a808      	add	r0, sp, #32
 801adea:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801adee:	9001      	str	r0, [sp, #4]
 801adf0:	ee07 0a90 	vmov	s15, r0
 801adf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801adf8:	3a01      	subs	r2, #1
 801adfa:	ee67 7a80 	vmul.f32	s15, s15, s0
 801adfe:	ee20 0a07 	vmul.f32	s0, s0, s14
 801ae02:	ed61 7a01 	vstmdb	r1!, {s15}
 801ae06:	e73e      	b.n	801ac86 <__kernel_rem_pio2f+0x20e>
 801ae08:	ecfc 6a01 	vldmia	ip!, {s13}
 801ae0c:	ecb6 7a01 	vldmia	r6!, {s14}
 801ae10:	eee6 7a87 	vfma.f32	s15, s13, s14
 801ae14:	3001      	adds	r0, #1
 801ae16:	4550      	cmp	r0, sl
 801ae18:	dc01      	bgt.n	801ae1e <__kernel_rem_pio2f+0x3a6>
 801ae1a:	4288      	cmp	r0, r1
 801ae1c:	ddf4      	ble.n	801ae08 <__kernel_rem_pio2f+0x390>
 801ae1e:	a858      	add	r0, sp, #352	; 0x160
 801ae20:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801ae24:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801ae28:	3a01      	subs	r2, #1
 801ae2a:	e730      	b.n	801ac8e <__kernel_rem_pio2f+0x216>
 801ae2c:	9a66      	ldr	r2, [sp, #408]	; 0x198
 801ae2e:	2a02      	cmp	r2, #2
 801ae30:	dc09      	bgt.n	801ae46 <__kernel_rem_pio2f+0x3ce>
 801ae32:	2a00      	cmp	r2, #0
 801ae34:	dc2a      	bgt.n	801ae8c <__kernel_rem_pio2f+0x414>
 801ae36:	d043      	beq.n	801aec0 <__kernel_rem_pio2f+0x448>
 801ae38:	f009 0007 	and.w	r0, r9, #7
 801ae3c:	b059      	add	sp, #356	; 0x164
 801ae3e:	ecbd 8b04 	vpop	{d8-d9}
 801ae42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae46:	9b66      	ldr	r3, [sp, #408]	; 0x198
 801ae48:	2b03      	cmp	r3, #3
 801ae4a:	d1f5      	bne.n	801ae38 <__kernel_rem_pio2f+0x3c0>
 801ae4c:	ab30      	add	r3, sp, #192	; 0xc0
 801ae4e:	442b      	add	r3, r5
 801ae50:	461a      	mov	r2, r3
 801ae52:	4619      	mov	r1, r3
 801ae54:	4620      	mov	r0, r4
 801ae56:	2800      	cmp	r0, #0
 801ae58:	f1a1 0104 	sub.w	r1, r1, #4
 801ae5c:	dc51      	bgt.n	801af02 <__kernel_rem_pio2f+0x48a>
 801ae5e:	4621      	mov	r1, r4
 801ae60:	2901      	cmp	r1, #1
 801ae62:	f1a2 0204 	sub.w	r2, r2, #4
 801ae66:	dc5c      	bgt.n	801af22 <__kernel_rem_pio2f+0x4aa>
 801ae68:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801ae6c:	3304      	adds	r3, #4
 801ae6e:	2c01      	cmp	r4, #1
 801ae70:	dc67      	bgt.n	801af42 <__kernel_rem_pio2f+0x4ca>
 801ae72:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 801ae76:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 801ae7a:	2f00      	cmp	r7, #0
 801ae7c:	d167      	bne.n	801af4e <__kernel_rem_pio2f+0x4d6>
 801ae7e:	edc8 6a00 	vstr	s13, [r8]
 801ae82:	ed88 7a01 	vstr	s14, [r8, #4]
 801ae86:	edc8 7a02 	vstr	s15, [r8, #8]
 801ae8a:	e7d5      	b.n	801ae38 <__kernel_rem_pio2f+0x3c0>
 801ae8c:	aa30      	add	r2, sp, #192	; 0xc0
 801ae8e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801ae92:	4413      	add	r3, r2
 801ae94:	4622      	mov	r2, r4
 801ae96:	2a00      	cmp	r2, #0
 801ae98:	da24      	bge.n	801aee4 <__kernel_rem_pio2f+0x46c>
 801ae9a:	b34f      	cbz	r7, 801aef0 <__kernel_rem_pio2f+0x478>
 801ae9c:	eef1 7a47 	vneg.f32	s15, s14
 801aea0:	edc8 7a00 	vstr	s15, [r8]
 801aea4:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 801aea8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801aeac:	aa31      	add	r2, sp, #196	; 0xc4
 801aeae:	2301      	movs	r3, #1
 801aeb0:	429c      	cmp	r4, r3
 801aeb2:	da20      	bge.n	801aef6 <__kernel_rem_pio2f+0x47e>
 801aeb4:	b10f      	cbz	r7, 801aeba <__kernel_rem_pio2f+0x442>
 801aeb6:	eef1 7a67 	vneg.f32	s15, s15
 801aeba:	edc8 7a01 	vstr	s15, [r8, #4]
 801aebe:	e7bb      	b.n	801ae38 <__kernel_rem_pio2f+0x3c0>
 801aec0:	aa30      	add	r2, sp, #192	; 0xc0
 801aec2:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 801ad84 <__kernel_rem_pio2f+0x30c>
 801aec6:	4413      	add	r3, r2
 801aec8:	2c00      	cmp	r4, #0
 801aeca:	da05      	bge.n	801aed8 <__kernel_rem_pio2f+0x460>
 801aecc:	b10f      	cbz	r7, 801aed2 <__kernel_rem_pio2f+0x45a>
 801aece:	eef1 7a67 	vneg.f32	s15, s15
 801aed2:	edc8 7a00 	vstr	s15, [r8]
 801aed6:	e7af      	b.n	801ae38 <__kernel_rem_pio2f+0x3c0>
 801aed8:	ed33 7a01 	vldmdb	r3!, {s14}
 801aedc:	3c01      	subs	r4, #1
 801aede:	ee77 7a87 	vadd.f32	s15, s15, s14
 801aee2:	e7f1      	b.n	801aec8 <__kernel_rem_pio2f+0x450>
 801aee4:	ed73 7a01 	vldmdb	r3!, {s15}
 801aee8:	3a01      	subs	r2, #1
 801aeea:	ee37 7a27 	vadd.f32	s14, s14, s15
 801aeee:	e7d2      	b.n	801ae96 <__kernel_rem_pio2f+0x41e>
 801aef0:	eef0 7a47 	vmov.f32	s15, s14
 801aef4:	e7d4      	b.n	801aea0 <__kernel_rem_pio2f+0x428>
 801aef6:	ecb2 7a01 	vldmia	r2!, {s14}
 801aefa:	3301      	adds	r3, #1
 801aefc:	ee77 7a87 	vadd.f32	s15, s15, s14
 801af00:	e7d6      	b.n	801aeb0 <__kernel_rem_pio2f+0x438>
 801af02:	edd1 7a00 	vldr	s15, [r1]
 801af06:	edd1 6a01 	vldr	s13, [r1, #4]
 801af0a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801af0e:	3801      	subs	r0, #1
 801af10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801af14:	ed81 7a00 	vstr	s14, [r1]
 801af18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801af1c:	edc1 7a01 	vstr	s15, [r1, #4]
 801af20:	e799      	b.n	801ae56 <__kernel_rem_pio2f+0x3de>
 801af22:	edd2 7a00 	vldr	s15, [r2]
 801af26:	edd2 6a01 	vldr	s13, [r2, #4]
 801af2a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801af2e:	3901      	subs	r1, #1
 801af30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801af34:	ed82 7a00 	vstr	s14, [r2]
 801af38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801af3c:	edc2 7a01 	vstr	s15, [r2, #4]
 801af40:	e78e      	b.n	801ae60 <__kernel_rem_pio2f+0x3e8>
 801af42:	ed33 7a01 	vldmdb	r3!, {s14}
 801af46:	3c01      	subs	r4, #1
 801af48:	ee77 7a87 	vadd.f32	s15, s15, s14
 801af4c:	e78f      	b.n	801ae6e <__kernel_rem_pio2f+0x3f6>
 801af4e:	eef1 6a66 	vneg.f32	s13, s13
 801af52:	eeb1 7a47 	vneg.f32	s14, s14
 801af56:	edc8 6a00 	vstr	s13, [r8]
 801af5a:	ed88 7a01 	vstr	s14, [r8, #4]
 801af5e:	eef1 7a67 	vneg.f32	s15, s15
 801af62:	e790      	b.n	801ae86 <__kernel_rem_pio2f+0x40e>

0801af64 <__kernel_sinf>:
 801af64:	ee10 3a10 	vmov	r3, s0
 801af68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801af6c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801af70:	da04      	bge.n	801af7c <__kernel_sinf+0x18>
 801af72:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801af76:	ee17 3a90 	vmov	r3, s15
 801af7a:	b35b      	cbz	r3, 801afd4 <__kernel_sinf+0x70>
 801af7c:	ee20 7a00 	vmul.f32	s14, s0, s0
 801af80:	eddf 7a15 	vldr	s15, [pc, #84]	; 801afd8 <__kernel_sinf+0x74>
 801af84:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801afdc <__kernel_sinf+0x78>
 801af88:	eea7 6a27 	vfma.f32	s12, s14, s15
 801af8c:	eddf 7a14 	vldr	s15, [pc, #80]	; 801afe0 <__kernel_sinf+0x7c>
 801af90:	eee6 7a07 	vfma.f32	s15, s12, s14
 801af94:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801afe4 <__kernel_sinf+0x80>
 801af98:	eea7 6a87 	vfma.f32	s12, s15, s14
 801af9c:	eddf 7a12 	vldr	s15, [pc, #72]	; 801afe8 <__kernel_sinf+0x84>
 801afa0:	ee60 6a07 	vmul.f32	s13, s0, s14
 801afa4:	eee6 7a07 	vfma.f32	s15, s12, s14
 801afa8:	b930      	cbnz	r0, 801afb8 <__kernel_sinf+0x54>
 801afaa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801afec <__kernel_sinf+0x88>
 801afae:	eea7 6a27 	vfma.f32	s12, s14, s15
 801afb2:	eea6 0a26 	vfma.f32	s0, s12, s13
 801afb6:	4770      	bx	lr
 801afb8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801afbc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801afc0:	eee0 7a86 	vfma.f32	s15, s1, s12
 801afc4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801afc8:	eddf 7a09 	vldr	s15, [pc, #36]	; 801aff0 <__kernel_sinf+0x8c>
 801afcc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801afd0:	ee30 0a60 	vsub.f32	s0, s0, s1
 801afd4:	4770      	bx	lr
 801afd6:	bf00      	nop
 801afd8:	2f2ec9d3 	.word	0x2f2ec9d3
 801afdc:	b2d72f34 	.word	0xb2d72f34
 801afe0:	3638ef1b 	.word	0x3638ef1b
 801afe4:	b9500d01 	.word	0xb9500d01
 801afe8:	3c088889 	.word	0x3c088889
 801afec:	be2aaaab 	.word	0xbe2aaaab
 801aff0:	3e2aaaab 	.word	0x3e2aaaab
 801aff4:	00000000 	.word	0x00000000

0801aff8 <atan>:
 801aff8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801affc:	ec55 4b10 	vmov	r4, r5, d0
 801b000:	4bc3      	ldr	r3, [pc, #780]	; (801b310 <atan+0x318>)
 801b002:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801b006:	429e      	cmp	r6, r3
 801b008:	46ab      	mov	fp, r5
 801b00a:	dd18      	ble.n	801b03e <atan+0x46>
 801b00c:	4bc1      	ldr	r3, [pc, #772]	; (801b314 <atan+0x31c>)
 801b00e:	429e      	cmp	r6, r3
 801b010:	dc01      	bgt.n	801b016 <atan+0x1e>
 801b012:	d109      	bne.n	801b028 <atan+0x30>
 801b014:	b144      	cbz	r4, 801b028 <atan+0x30>
 801b016:	4622      	mov	r2, r4
 801b018:	462b      	mov	r3, r5
 801b01a:	4620      	mov	r0, r4
 801b01c:	4629      	mov	r1, r5
 801b01e:	f7e5 f935 	bl	800028c <__adddf3>
 801b022:	4604      	mov	r4, r0
 801b024:	460d      	mov	r5, r1
 801b026:	e006      	b.n	801b036 <atan+0x3e>
 801b028:	f1bb 0f00 	cmp.w	fp, #0
 801b02c:	f300 8131 	bgt.w	801b292 <atan+0x29a>
 801b030:	a59b      	add	r5, pc, #620	; (adr r5, 801b2a0 <atan+0x2a8>)
 801b032:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b036:	ec45 4b10 	vmov	d0, r4, r5
 801b03a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b03e:	4bb6      	ldr	r3, [pc, #728]	; (801b318 <atan+0x320>)
 801b040:	429e      	cmp	r6, r3
 801b042:	dc14      	bgt.n	801b06e <atan+0x76>
 801b044:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801b048:	429e      	cmp	r6, r3
 801b04a:	dc0d      	bgt.n	801b068 <atan+0x70>
 801b04c:	a396      	add	r3, pc, #600	; (adr r3, 801b2a8 <atan+0x2b0>)
 801b04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b052:	ee10 0a10 	vmov	r0, s0
 801b056:	4629      	mov	r1, r5
 801b058:	f7e5 f918 	bl	800028c <__adddf3>
 801b05c:	4baf      	ldr	r3, [pc, #700]	; (801b31c <atan+0x324>)
 801b05e:	2200      	movs	r2, #0
 801b060:	f7e5 fd5a 	bl	8000b18 <__aeabi_dcmpgt>
 801b064:	2800      	cmp	r0, #0
 801b066:	d1e6      	bne.n	801b036 <atan+0x3e>
 801b068:	f04f 3aff 	mov.w	sl, #4294967295
 801b06c:	e02b      	b.n	801b0c6 <atan+0xce>
 801b06e:	f000 f963 	bl	801b338 <fabs>
 801b072:	4bab      	ldr	r3, [pc, #684]	; (801b320 <atan+0x328>)
 801b074:	429e      	cmp	r6, r3
 801b076:	ec55 4b10 	vmov	r4, r5, d0
 801b07a:	f300 80bf 	bgt.w	801b1fc <atan+0x204>
 801b07e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801b082:	429e      	cmp	r6, r3
 801b084:	f300 80a0 	bgt.w	801b1c8 <atan+0x1d0>
 801b088:	ee10 2a10 	vmov	r2, s0
 801b08c:	ee10 0a10 	vmov	r0, s0
 801b090:	462b      	mov	r3, r5
 801b092:	4629      	mov	r1, r5
 801b094:	f7e5 f8fa 	bl	800028c <__adddf3>
 801b098:	4ba0      	ldr	r3, [pc, #640]	; (801b31c <atan+0x324>)
 801b09a:	2200      	movs	r2, #0
 801b09c:	f7e5 f8f4 	bl	8000288 <__aeabi_dsub>
 801b0a0:	2200      	movs	r2, #0
 801b0a2:	4606      	mov	r6, r0
 801b0a4:	460f      	mov	r7, r1
 801b0a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801b0aa:	4620      	mov	r0, r4
 801b0ac:	4629      	mov	r1, r5
 801b0ae:	f7e5 f8ed 	bl	800028c <__adddf3>
 801b0b2:	4602      	mov	r2, r0
 801b0b4:	460b      	mov	r3, r1
 801b0b6:	4630      	mov	r0, r6
 801b0b8:	4639      	mov	r1, r7
 801b0ba:	f7e5 fbc7 	bl	800084c <__aeabi_ddiv>
 801b0be:	f04f 0a00 	mov.w	sl, #0
 801b0c2:	4604      	mov	r4, r0
 801b0c4:	460d      	mov	r5, r1
 801b0c6:	4622      	mov	r2, r4
 801b0c8:	462b      	mov	r3, r5
 801b0ca:	4620      	mov	r0, r4
 801b0cc:	4629      	mov	r1, r5
 801b0ce:	f7e5 fa93 	bl	80005f8 <__aeabi_dmul>
 801b0d2:	4602      	mov	r2, r0
 801b0d4:	460b      	mov	r3, r1
 801b0d6:	4680      	mov	r8, r0
 801b0d8:	4689      	mov	r9, r1
 801b0da:	f7e5 fa8d 	bl	80005f8 <__aeabi_dmul>
 801b0de:	a374      	add	r3, pc, #464	; (adr r3, 801b2b0 <atan+0x2b8>)
 801b0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0e4:	4606      	mov	r6, r0
 801b0e6:	460f      	mov	r7, r1
 801b0e8:	f7e5 fa86 	bl	80005f8 <__aeabi_dmul>
 801b0ec:	a372      	add	r3, pc, #456	; (adr r3, 801b2b8 <atan+0x2c0>)
 801b0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0f2:	f7e5 f8cb 	bl	800028c <__adddf3>
 801b0f6:	4632      	mov	r2, r6
 801b0f8:	463b      	mov	r3, r7
 801b0fa:	f7e5 fa7d 	bl	80005f8 <__aeabi_dmul>
 801b0fe:	a370      	add	r3, pc, #448	; (adr r3, 801b2c0 <atan+0x2c8>)
 801b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b104:	f7e5 f8c2 	bl	800028c <__adddf3>
 801b108:	4632      	mov	r2, r6
 801b10a:	463b      	mov	r3, r7
 801b10c:	f7e5 fa74 	bl	80005f8 <__aeabi_dmul>
 801b110:	a36d      	add	r3, pc, #436	; (adr r3, 801b2c8 <atan+0x2d0>)
 801b112:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b116:	f7e5 f8b9 	bl	800028c <__adddf3>
 801b11a:	4632      	mov	r2, r6
 801b11c:	463b      	mov	r3, r7
 801b11e:	f7e5 fa6b 	bl	80005f8 <__aeabi_dmul>
 801b122:	a36b      	add	r3, pc, #428	; (adr r3, 801b2d0 <atan+0x2d8>)
 801b124:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b128:	f7e5 f8b0 	bl	800028c <__adddf3>
 801b12c:	4632      	mov	r2, r6
 801b12e:	463b      	mov	r3, r7
 801b130:	f7e5 fa62 	bl	80005f8 <__aeabi_dmul>
 801b134:	a368      	add	r3, pc, #416	; (adr r3, 801b2d8 <atan+0x2e0>)
 801b136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b13a:	f7e5 f8a7 	bl	800028c <__adddf3>
 801b13e:	4642      	mov	r2, r8
 801b140:	464b      	mov	r3, r9
 801b142:	f7e5 fa59 	bl	80005f8 <__aeabi_dmul>
 801b146:	a366      	add	r3, pc, #408	; (adr r3, 801b2e0 <atan+0x2e8>)
 801b148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b14c:	4680      	mov	r8, r0
 801b14e:	4689      	mov	r9, r1
 801b150:	4630      	mov	r0, r6
 801b152:	4639      	mov	r1, r7
 801b154:	f7e5 fa50 	bl	80005f8 <__aeabi_dmul>
 801b158:	a363      	add	r3, pc, #396	; (adr r3, 801b2e8 <atan+0x2f0>)
 801b15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b15e:	f7e5 f893 	bl	8000288 <__aeabi_dsub>
 801b162:	4632      	mov	r2, r6
 801b164:	463b      	mov	r3, r7
 801b166:	f7e5 fa47 	bl	80005f8 <__aeabi_dmul>
 801b16a:	a361      	add	r3, pc, #388	; (adr r3, 801b2f0 <atan+0x2f8>)
 801b16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b170:	f7e5 f88a 	bl	8000288 <__aeabi_dsub>
 801b174:	4632      	mov	r2, r6
 801b176:	463b      	mov	r3, r7
 801b178:	f7e5 fa3e 	bl	80005f8 <__aeabi_dmul>
 801b17c:	a35e      	add	r3, pc, #376	; (adr r3, 801b2f8 <atan+0x300>)
 801b17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b182:	f7e5 f881 	bl	8000288 <__aeabi_dsub>
 801b186:	4632      	mov	r2, r6
 801b188:	463b      	mov	r3, r7
 801b18a:	f7e5 fa35 	bl	80005f8 <__aeabi_dmul>
 801b18e:	a35c      	add	r3, pc, #368	; (adr r3, 801b300 <atan+0x308>)
 801b190:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b194:	f7e5 f878 	bl	8000288 <__aeabi_dsub>
 801b198:	4632      	mov	r2, r6
 801b19a:	463b      	mov	r3, r7
 801b19c:	f7e5 fa2c 	bl	80005f8 <__aeabi_dmul>
 801b1a0:	4602      	mov	r2, r0
 801b1a2:	460b      	mov	r3, r1
 801b1a4:	4640      	mov	r0, r8
 801b1a6:	4649      	mov	r1, r9
 801b1a8:	f7e5 f870 	bl	800028c <__adddf3>
 801b1ac:	4622      	mov	r2, r4
 801b1ae:	462b      	mov	r3, r5
 801b1b0:	f7e5 fa22 	bl	80005f8 <__aeabi_dmul>
 801b1b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 801b1b8:	4602      	mov	r2, r0
 801b1ba:	460b      	mov	r3, r1
 801b1bc:	d14b      	bne.n	801b256 <atan+0x25e>
 801b1be:	4620      	mov	r0, r4
 801b1c0:	4629      	mov	r1, r5
 801b1c2:	f7e5 f861 	bl	8000288 <__aeabi_dsub>
 801b1c6:	e72c      	b.n	801b022 <atan+0x2a>
 801b1c8:	ee10 0a10 	vmov	r0, s0
 801b1cc:	4b53      	ldr	r3, [pc, #332]	; (801b31c <atan+0x324>)
 801b1ce:	2200      	movs	r2, #0
 801b1d0:	4629      	mov	r1, r5
 801b1d2:	f7e5 f859 	bl	8000288 <__aeabi_dsub>
 801b1d6:	4b51      	ldr	r3, [pc, #324]	; (801b31c <atan+0x324>)
 801b1d8:	4606      	mov	r6, r0
 801b1da:	460f      	mov	r7, r1
 801b1dc:	2200      	movs	r2, #0
 801b1de:	4620      	mov	r0, r4
 801b1e0:	4629      	mov	r1, r5
 801b1e2:	f7e5 f853 	bl	800028c <__adddf3>
 801b1e6:	4602      	mov	r2, r0
 801b1e8:	460b      	mov	r3, r1
 801b1ea:	4630      	mov	r0, r6
 801b1ec:	4639      	mov	r1, r7
 801b1ee:	f7e5 fb2d 	bl	800084c <__aeabi_ddiv>
 801b1f2:	f04f 0a01 	mov.w	sl, #1
 801b1f6:	4604      	mov	r4, r0
 801b1f8:	460d      	mov	r5, r1
 801b1fa:	e764      	b.n	801b0c6 <atan+0xce>
 801b1fc:	4b49      	ldr	r3, [pc, #292]	; (801b324 <atan+0x32c>)
 801b1fe:	429e      	cmp	r6, r3
 801b200:	da1d      	bge.n	801b23e <atan+0x246>
 801b202:	ee10 0a10 	vmov	r0, s0
 801b206:	4b48      	ldr	r3, [pc, #288]	; (801b328 <atan+0x330>)
 801b208:	2200      	movs	r2, #0
 801b20a:	4629      	mov	r1, r5
 801b20c:	f7e5 f83c 	bl	8000288 <__aeabi_dsub>
 801b210:	4b45      	ldr	r3, [pc, #276]	; (801b328 <atan+0x330>)
 801b212:	4606      	mov	r6, r0
 801b214:	460f      	mov	r7, r1
 801b216:	2200      	movs	r2, #0
 801b218:	4620      	mov	r0, r4
 801b21a:	4629      	mov	r1, r5
 801b21c:	f7e5 f9ec 	bl	80005f8 <__aeabi_dmul>
 801b220:	4b3e      	ldr	r3, [pc, #248]	; (801b31c <atan+0x324>)
 801b222:	2200      	movs	r2, #0
 801b224:	f7e5 f832 	bl	800028c <__adddf3>
 801b228:	4602      	mov	r2, r0
 801b22a:	460b      	mov	r3, r1
 801b22c:	4630      	mov	r0, r6
 801b22e:	4639      	mov	r1, r7
 801b230:	f7e5 fb0c 	bl	800084c <__aeabi_ddiv>
 801b234:	f04f 0a02 	mov.w	sl, #2
 801b238:	4604      	mov	r4, r0
 801b23a:	460d      	mov	r5, r1
 801b23c:	e743      	b.n	801b0c6 <atan+0xce>
 801b23e:	462b      	mov	r3, r5
 801b240:	ee10 2a10 	vmov	r2, s0
 801b244:	4939      	ldr	r1, [pc, #228]	; (801b32c <atan+0x334>)
 801b246:	2000      	movs	r0, #0
 801b248:	f7e5 fb00 	bl	800084c <__aeabi_ddiv>
 801b24c:	f04f 0a03 	mov.w	sl, #3
 801b250:	4604      	mov	r4, r0
 801b252:	460d      	mov	r5, r1
 801b254:	e737      	b.n	801b0c6 <atan+0xce>
 801b256:	4b36      	ldr	r3, [pc, #216]	; (801b330 <atan+0x338>)
 801b258:	4e36      	ldr	r6, [pc, #216]	; (801b334 <atan+0x33c>)
 801b25a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b25e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801b262:	e9da 2300 	ldrd	r2, r3, [sl]
 801b266:	f7e5 f80f 	bl	8000288 <__aeabi_dsub>
 801b26a:	4622      	mov	r2, r4
 801b26c:	462b      	mov	r3, r5
 801b26e:	f7e5 f80b 	bl	8000288 <__aeabi_dsub>
 801b272:	4602      	mov	r2, r0
 801b274:	460b      	mov	r3, r1
 801b276:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b27a:	f7e5 f805 	bl	8000288 <__aeabi_dsub>
 801b27e:	f1bb 0f00 	cmp.w	fp, #0
 801b282:	4604      	mov	r4, r0
 801b284:	460d      	mov	r5, r1
 801b286:	f6bf aed6 	bge.w	801b036 <atan+0x3e>
 801b28a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b28e:	461d      	mov	r5, r3
 801b290:	e6d1      	b.n	801b036 <atan+0x3e>
 801b292:	a51d      	add	r5, pc, #116	; (adr r5, 801b308 <atan+0x310>)
 801b294:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b298:	e6cd      	b.n	801b036 <atan+0x3e>
 801b29a:	bf00      	nop
 801b29c:	f3af 8000 	nop.w
 801b2a0:	54442d18 	.word	0x54442d18
 801b2a4:	bff921fb 	.word	0xbff921fb
 801b2a8:	8800759c 	.word	0x8800759c
 801b2ac:	7e37e43c 	.word	0x7e37e43c
 801b2b0:	e322da11 	.word	0xe322da11
 801b2b4:	3f90ad3a 	.word	0x3f90ad3a
 801b2b8:	24760deb 	.word	0x24760deb
 801b2bc:	3fa97b4b 	.word	0x3fa97b4b
 801b2c0:	a0d03d51 	.word	0xa0d03d51
 801b2c4:	3fb10d66 	.word	0x3fb10d66
 801b2c8:	c54c206e 	.word	0xc54c206e
 801b2cc:	3fb745cd 	.word	0x3fb745cd
 801b2d0:	920083ff 	.word	0x920083ff
 801b2d4:	3fc24924 	.word	0x3fc24924
 801b2d8:	5555550d 	.word	0x5555550d
 801b2dc:	3fd55555 	.word	0x3fd55555
 801b2e0:	2c6a6c2f 	.word	0x2c6a6c2f
 801b2e4:	bfa2b444 	.word	0xbfa2b444
 801b2e8:	52defd9a 	.word	0x52defd9a
 801b2ec:	3fadde2d 	.word	0x3fadde2d
 801b2f0:	af749a6d 	.word	0xaf749a6d
 801b2f4:	3fb3b0f2 	.word	0x3fb3b0f2
 801b2f8:	fe231671 	.word	0xfe231671
 801b2fc:	3fbc71c6 	.word	0x3fbc71c6
 801b300:	9998ebc4 	.word	0x9998ebc4
 801b304:	3fc99999 	.word	0x3fc99999
 801b308:	54442d18 	.word	0x54442d18
 801b30c:	3ff921fb 	.word	0x3ff921fb
 801b310:	440fffff 	.word	0x440fffff
 801b314:	7ff00000 	.word	0x7ff00000
 801b318:	3fdbffff 	.word	0x3fdbffff
 801b31c:	3ff00000 	.word	0x3ff00000
 801b320:	3ff2ffff 	.word	0x3ff2ffff
 801b324:	40038000 	.word	0x40038000
 801b328:	3ff80000 	.word	0x3ff80000
 801b32c:	bff00000 	.word	0xbff00000
 801b330:	08022330 	.word	0x08022330
 801b334:	08022310 	.word	0x08022310

0801b338 <fabs>:
 801b338:	ec51 0b10 	vmov	r0, r1, d0
 801b33c:	ee10 2a10 	vmov	r2, s0
 801b340:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801b344:	ec43 2b10 	vmov	d0, r2, r3
 801b348:	4770      	bx	lr

0801b34a <fabsf>:
 801b34a:	ee10 3a10 	vmov	r3, s0
 801b34e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b352:	ee00 3a10 	vmov	s0, r3
 801b356:	4770      	bx	lr

0801b358 <floorf>:
 801b358:	ee10 3a10 	vmov	r3, s0
 801b35c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801b360:	3a7f      	subs	r2, #127	; 0x7f
 801b362:	2a16      	cmp	r2, #22
 801b364:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801b368:	dc2a      	bgt.n	801b3c0 <floorf+0x68>
 801b36a:	2a00      	cmp	r2, #0
 801b36c:	da11      	bge.n	801b392 <floorf+0x3a>
 801b36e:	eddf 7a18 	vldr	s15, [pc, #96]	; 801b3d0 <floorf+0x78>
 801b372:	ee30 0a27 	vadd.f32	s0, s0, s15
 801b376:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801b37a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b37e:	dd05      	ble.n	801b38c <floorf+0x34>
 801b380:	2b00      	cmp	r3, #0
 801b382:	da23      	bge.n	801b3cc <floorf+0x74>
 801b384:	4a13      	ldr	r2, [pc, #76]	; (801b3d4 <floorf+0x7c>)
 801b386:	2900      	cmp	r1, #0
 801b388:	bf18      	it	ne
 801b38a:	4613      	movne	r3, r2
 801b38c:	ee00 3a10 	vmov	s0, r3
 801b390:	4770      	bx	lr
 801b392:	4911      	ldr	r1, [pc, #68]	; (801b3d8 <floorf+0x80>)
 801b394:	4111      	asrs	r1, r2
 801b396:	420b      	tst	r3, r1
 801b398:	d0fa      	beq.n	801b390 <floorf+0x38>
 801b39a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801b3d0 <floorf+0x78>
 801b39e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801b3a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801b3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3aa:	ddef      	ble.n	801b38c <floorf+0x34>
 801b3ac:	2b00      	cmp	r3, #0
 801b3ae:	bfbe      	ittt	lt
 801b3b0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801b3b4:	fa40 f202 	asrlt.w	r2, r0, r2
 801b3b8:	189b      	addlt	r3, r3, r2
 801b3ba:	ea23 0301 	bic.w	r3, r3, r1
 801b3be:	e7e5      	b.n	801b38c <floorf+0x34>
 801b3c0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801b3c4:	d3e4      	bcc.n	801b390 <floorf+0x38>
 801b3c6:	ee30 0a00 	vadd.f32	s0, s0, s0
 801b3ca:	4770      	bx	lr
 801b3cc:	2300      	movs	r3, #0
 801b3ce:	e7dd      	b.n	801b38c <floorf+0x34>
 801b3d0:	7149f2ca 	.word	0x7149f2ca
 801b3d4:	bf800000 	.word	0xbf800000
 801b3d8:	007fffff 	.word	0x007fffff

0801b3dc <scalbnf>:
 801b3dc:	ee10 3a10 	vmov	r3, s0
 801b3e0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801b3e4:	d025      	beq.n	801b432 <scalbnf+0x56>
 801b3e6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801b3ea:	d302      	bcc.n	801b3f2 <scalbnf+0x16>
 801b3ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 801b3f0:	4770      	bx	lr
 801b3f2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801b3f6:	d122      	bne.n	801b43e <scalbnf+0x62>
 801b3f8:	4b2a      	ldr	r3, [pc, #168]	; (801b4a4 <scalbnf+0xc8>)
 801b3fa:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801b4a8 <scalbnf+0xcc>
 801b3fe:	4298      	cmp	r0, r3
 801b400:	ee20 0a27 	vmul.f32	s0, s0, s15
 801b404:	db16      	blt.n	801b434 <scalbnf+0x58>
 801b406:	ee10 3a10 	vmov	r3, s0
 801b40a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801b40e:	3a19      	subs	r2, #25
 801b410:	4402      	add	r2, r0
 801b412:	2afe      	cmp	r2, #254	; 0xfe
 801b414:	dd15      	ble.n	801b442 <scalbnf+0x66>
 801b416:	ee10 3a10 	vmov	r3, s0
 801b41a:	eddf 7a24 	vldr	s15, [pc, #144]	; 801b4ac <scalbnf+0xd0>
 801b41e:	eddf 6a24 	vldr	s13, [pc, #144]	; 801b4b0 <scalbnf+0xd4>
 801b422:	2b00      	cmp	r3, #0
 801b424:	eeb0 7a67 	vmov.f32	s14, s15
 801b428:	bfb8      	it	lt
 801b42a:	eef0 7a66 	vmovlt.f32	s15, s13
 801b42e:	ee27 0a27 	vmul.f32	s0, s14, s15
 801b432:	4770      	bx	lr
 801b434:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801b4b4 <scalbnf+0xd8>
 801b438:	ee20 0a27 	vmul.f32	s0, s0, s15
 801b43c:	4770      	bx	lr
 801b43e:	0dd2      	lsrs	r2, r2, #23
 801b440:	e7e6      	b.n	801b410 <scalbnf+0x34>
 801b442:	2a00      	cmp	r2, #0
 801b444:	dd06      	ble.n	801b454 <scalbnf+0x78>
 801b446:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801b44a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801b44e:	ee00 3a10 	vmov	s0, r3
 801b452:	4770      	bx	lr
 801b454:	f112 0f16 	cmn.w	r2, #22
 801b458:	da1a      	bge.n	801b490 <scalbnf+0xb4>
 801b45a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801b45e:	4298      	cmp	r0, r3
 801b460:	ee10 3a10 	vmov	r3, s0
 801b464:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801b468:	dd0a      	ble.n	801b480 <scalbnf+0xa4>
 801b46a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801b4ac <scalbnf+0xd0>
 801b46e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801b4b0 <scalbnf+0xd4>
 801b472:	eef0 7a40 	vmov.f32	s15, s0
 801b476:	2b00      	cmp	r3, #0
 801b478:	bf18      	it	ne
 801b47a:	eeb0 0a47 	vmovne.f32	s0, s14
 801b47e:	e7db      	b.n	801b438 <scalbnf+0x5c>
 801b480:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 801b4b4 <scalbnf+0xd8>
 801b484:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801b4b8 <scalbnf+0xdc>
 801b488:	eef0 7a40 	vmov.f32	s15, s0
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	e7f3      	b.n	801b478 <scalbnf+0x9c>
 801b490:	3219      	adds	r2, #25
 801b492:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801b496:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801b49a:	eddf 7a08 	vldr	s15, [pc, #32]	; 801b4bc <scalbnf+0xe0>
 801b49e:	ee07 3a10 	vmov	s14, r3
 801b4a2:	e7c4      	b.n	801b42e <scalbnf+0x52>
 801b4a4:	ffff3cb0 	.word	0xffff3cb0
 801b4a8:	4c000000 	.word	0x4c000000
 801b4ac:	7149f2ca 	.word	0x7149f2ca
 801b4b0:	f149f2ca 	.word	0xf149f2ca
 801b4b4:	0da24260 	.word	0x0da24260
 801b4b8:	8da24260 	.word	0x8da24260
 801b4bc:	33000000 	.word	0x33000000

0801b4c0 <_getpid>:
 801b4c0:	4b02      	ldr	r3, [pc, #8]	; (801b4cc <_getpid+0xc>)
 801b4c2:	2258      	movs	r2, #88	; 0x58
 801b4c4:	601a      	str	r2, [r3, #0]
 801b4c6:	f04f 30ff 	mov.w	r0, #4294967295
 801b4ca:	4770      	bx	lr
 801b4cc:	2000da2c 	.word	0x2000da2c

0801b4d0 <_kill>:
 801b4d0:	4b02      	ldr	r3, [pc, #8]	; (801b4dc <_kill+0xc>)
 801b4d2:	2258      	movs	r2, #88	; 0x58
 801b4d4:	601a      	str	r2, [r3, #0]
 801b4d6:	f04f 30ff 	mov.w	r0, #4294967295
 801b4da:	4770      	bx	lr
 801b4dc:	2000da2c 	.word	0x2000da2c

0801b4e0 <_exit>:
 801b4e0:	e7fe      	b.n	801b4e0 <_exit>
	...

0801b4e4 <_init>:
 801b4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b4e6:	bf00      	nop
 801b4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b4ea:	bc08      	pop	{r3}
 801b4ec:	469e      	mov	lr, r3
 801b4ee:	4770      	bx	lr

0801b4f0 <_fini>:
 801b4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b4f2:	bf00      	nop
 801b4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b4f6:	bc08      	pop	{r3}
 801b4f8:	469e      	mov	lr, r3
 801b4fa:	4770      	bx	lr
