#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  1 11:46:00 2023
# Process ID: 16664
# Current directory: E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.runs/synth_1
# Command line: vivado.exe -log VCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VCU.tcl
# Log file: E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.runs/synth_1/VCU.vds
# Journal file: E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VCU.tcl -notrace
Command: synth_design -top VCU -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15452 
WARNING: [Synth 8-2490] overwriting previous definition of module VCU [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv:1]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 567.066 ; gain = 187.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VCU' [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv:1]
	Parameter matSize bound to: 16 - type: integer 
	Parameter NoOfElem bound to: 16 - type: integer 
	Parameter wordSize bound to: 32 - type: integer 
	Parameter words bound to: 16 - type: integer 
	Parameter memDepthC bound to: 32 - type: integer 
	Parameter memDepth bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FetchUnit' [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv:1]
	Parameter matSize bound to: 16 - type: integer 
	Parameter memDepth bound to: 30 - type: integer 
	Parameter padding_size bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FetchUnit' (1#1) [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv:1]
	Parameter wordSize bound to: 32 - type: integer 
	Parameter words bound to: 16 - type: integer 
	Parameter NoOfElem bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regFile' (2#1) [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'VCU' (3#1) [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv:1]
WARNING: [Synth 8-3917] design VCU has port BRAMaddrByte[1] driven by constant 0
WARNING: [Synth 8-3917] design VCU has port BRAMaddrByte[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 608.785 ; gain = 229.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 608.785 ; gain = 229.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 608.785 ; gain = 229.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 608.785 ; gain = 229.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 17    
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module FetchUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module regFile 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design VCU has port BRAMaddrByte[1] driven by constant 0
WARNING: [Synth 8-3917] design VCU has port BRAMaddrByte[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WriterBusy_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMWREN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMWREN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMWREN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMWREN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAMDataOut_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 810.102 ; gain = 431.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 811.000 ; gain = 431.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop FURESET_reg is being inverted and renamed to FURESET_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     4|
|4     |LUT3 |     4|
|5     |LUT4 |     3|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |    12|
|9     |FDPE |     2|
|10    |IBUF |     3|
|11    |OBUF |    70|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   105|
|2     |  fu     |FetchUnit |    16|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.195 ; gain = 432.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 921.641 ; gain = 566.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.runs/synth_1/VCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VCU_utilization_synth.rpt -pb VCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 11:46:25 2023...
