#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 17 10:27:51 2018
# Process ID: 16037
# Current directory: /tmp/ramdisk/helloA53/helloA53.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper.vdi
# Journal file: /tmp/ramdisk/helloA53/helloA53.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/coldnew/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1609.293 ; gain = 445.148 ; free physical = 5832 ; free virtual = 18742
Command: link_design -top design_1_wrapper -part xczu3eg-sfva625-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/tmp/ramdisk/helloA53/helloA53.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.750 ; gain = 32.016 ; free physical = 4987 ; free virtual = 17929
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2287.801 ; gain = 678.508 ; free physical = 4981 ; free virtual = 17925
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4984 ; free virtual = 17929

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f43c403b

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4966 ; free virtual = 17911

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 375 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17e675f85

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4967 ; free virtual = 17913
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c9af06d3

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4967 ; free virtual = 17913
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 42 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 232719330

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4957 ; free virtual = 17912
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 706 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 232719330

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4957 ; free virtual = 17912
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15fc8c980

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1da6762c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911
Ending Logic Optimization Task | Checksum: 1da6762c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1da6762c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1da6762c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4956 ; free virtual = 17911
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2287.801 ; gain = 0.000 ; free physical = 4948 ; free virtual = 17906
INFO: [Common 17-1381] The checkpoint '/tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3046.562 ; gain = 758.762 ; free physical = 4909 ; free virtual = 17858
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.562 ; gain = 0.000 ; free physical = 4935 ; free virtual = 17857
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 137cceb7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3046.562 ; gain = 0.000 ; free physical = 4935 ; free virtual = 17857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.562 ; gain = 0.000 ; free physical = 4935 ; free virtual = 17857

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18600b2a6

Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 3475.102 ; gain = 428.539 ; free physical = 3932 ; free virtual = 16986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1898c43a4

Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 3478.113 ; gain = 431.551 ; free physical = 3890 ; free virtual = 16945

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1898c43a4

Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 3478.113 ; gain = 431.551 ; free physical = 3890 ; free virtual = 16945
Phase 1 Placer Initialization | Checksum: 1898c43a4

Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 3478.113 ; gain = 431.551 ; free physical = 3890 ; free virtual = 16945

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bd7bbabd

Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 3510.129 ; gain = 463.566 ; free physical = 3880 ; free virtual = 16937

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3518.133 ; gain = 0.000 ; free physical = 3859 ; free virtual = 16917

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ffac2fd0

Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3858 ; free virtual = 16917
Phase 2 Global Placement | Checksum: 26f61aa1e

Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3857 ; free virtual = 16916

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26f61aa1e

Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3857 ; free virtual = 16916

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d732cc87

Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3854 ; free virtual = 16913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f7160df7

Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3854 ; free virtual = 16913

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f7160df7

Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3854 ; free virtual = 16912

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1dcd2d2c6

Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3852 ; free virtual = 16911

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1d5b58c52

Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3844 ; free virtual = 16903

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 15bf3d3b5

Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3844 ; free virtual = 16902

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1163f3223

Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16898

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 279ade7b5

Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3841 ; free virtual = 16900

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 2561ec16d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3840 ; free virtual = 16900

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 2561ec16d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3840 ; free virtual = 16900
Phase 3 Detail Placement | Checksum: 2561ec16d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3840 ; free virtual = 16900

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126fe0f95

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 126fe0f95

Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16899
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.816. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fa10de41

Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16899
Phase 4.1 Post Commit Optimization | Checksum: fa10de41

Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16899

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa10de41

Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16899

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 138a802d4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3825 ; free virtual = 16885

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1888db332

Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3825 ; free virtual = 16885
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1888db332

Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3825 ; free virtual = 16885
Ending Placer Task | Checksum: 1431bb213

Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16898
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:40 . Memory (MB): peak = 3518.133 ; gain = 471.570 ; free physical = 3839 ; free virtual = 16898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3518.133 ; gain = 0.000 ; free physical = 3827 ; free virtual = 16893
INFO: [Common 17-1381] The checkpoint '/tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3518.133 ; gain = 0.000 ; free physical = 3866 ; free virtual = 16928
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3518.133 ; gain = 0.000 ; free physical = 3880 ; free virtual = 16942
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3518.133 ; gain = 0.000 ; free physical = 3880 ; free virtual = 16941
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b2420bff ConstDB: 0 ShapeSum: 52428181 RouteDB: 3e972493

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ba5d39e8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3665 ; free virtual = 16729
Post Restoration Checksum: NetGraph: d2d146a3 NumContArr: 8c1f2cf Constraints: 5c39c35 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e156d5a7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3663 ; free virtual = 16727

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e156d5a7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3643 ; free virtual = 16707

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e156d5a7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3643 ; free virtual = 16707

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: fa2f6dd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3575 ; free virtual = 16667

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 152bc0065

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3573 ; free virtual = 16665
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.858  | TNS=0.000  | WHS=-0.048 | THS=-3.539 |

Phase 2 Router Initialization | Checksum: 140188305

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3581 ; free virtual = 16673

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136a4d4a7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3574 ; free virtual = 16666

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.304  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2feee15b4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16664

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3533455a6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663
Phase 4 Rip-up And Reroute | Checksum: 3533455a6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 296ada61a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3572 ; free virtual = 16665

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 296ada61a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3572 ; free virtual = 16665
Phase 5 Delay and Skew Optimization | Checksum: 296ada61a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3572 ; free virtual = 16665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 248a3b00c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.304  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d085eb2b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663
Phase 6 Post Hold Fix | Checksum: 1d085eb2b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.180622 %
  Global Horizontal Routing Utilization  = 0.315866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2508af2a0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3569 ; free virtual = 16662

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2508af2a0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3569 ; free virtual = 16662

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2508af2a0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3570 ; free virtual = 16662

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.304  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2508af2a0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3571 ; free virtual = 16663
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3600 ; free virtual = 16693

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3982.117 ; gain = 463.984 ; free physical = 3600 ; free virtual = 16693
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3982.117 ; gain = 0.000 ; free physical = 3587 ; free virtual = 16688
INFO: [Common 17-1381] The checkpoint '/tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4168.125 ; gain = 186.008 ; free physical = 3573 ; free virtual = 16667
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/ramdisk/helloA53/helloA53.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4176.129 ; gain = 8.004 ; free physical = 3628 ; free virtual = 16702
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4176.129 ; gain = 0.000 ; free physical = 3660 ; free virtual = 16734
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/tmp/ramdisk/helloA53/helloA53.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 17 10:35:08 2018. For additional details about this file, please refer to the WebTalk help file at /home/coldnew/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:02:48 . Memory (MB): peak = 4176.129 ; gain = 0.000 ; free physical = 3793 ; free virtual = 16695
INFO: [Common 17-206] Exiting Vivado at Sat Nov 17 10:35:08 2018...
