

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
34d8dad98b55ee7ec7d41e3675093f3e  /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN
Extracting PTX file and ptxas options    1: ispass-2009-NN.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-NN.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-NN.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-NN.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-NN.5.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN
self exe links to: /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN
Running md5sum using "md5sum /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN "
self exe links to: /root/ece786_project2/task2/ISPASS/NN/ispass-2009-NN
Extracting specific PTX file named ispass-2009-NN.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-NN.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-NN.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-NN.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-NN.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x401a90, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x100 to 0x164 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x180 to 0x1e4 (global memory space) 2
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x4019a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x4018b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x4017c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621200; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621180; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
magic number = 2051
number of items = 10000
number of rows = 28
number of rows = 28
NUM=28
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a198..

GPGPU-Sim PTX: cudaLaunch for 0x0x4017c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5448 (ispass-2009-NN.5.sm_62.ptx:227) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5450 (ispass-2009-NN.5.sm_62.ptx:228) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c8 (ispass-2009-NN.5.sm_62.ptx:247) add.f32 %f85, %f2, %f2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x54c0 (ispass-2009-NN.5.sm_62.ptx:244) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeFirstLayerPfS_S_' to stream 0, gridDim= (6,28,1) blockDim = (13,13,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z17executeFirstLayerPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 27409
gpu_sim_insn = 6410576
gpu_ipc =     233.8858
gpu_tot_sim_cycle = 27409
gpu_tot_sim_insn = 6410576
gpu_tot_ipc =     233.8858
gpu_tot_issued_cta = 168
gpu_occupancy = 55.5419% 
gpu_tot_occupancy = 55.5419% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.6596
partiton_level_parallism_total  =       9.6596
partiton_level_parallism_util =      11.9871
partiton_level_parallism_util_total  =      11.9871
L2_BW  =     438.0033 GB/Sec
L2_BW_total  =     438.0033 GB/Sec
gpu_total_sim_rate=168699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
274, 275, 275, 274, 273, 274, 274, 273, 274, 275, 274, 260, 249, 275, 274, 274, 273, 273, 274, 251, 251, 273, 275, 250, 274, 275, 275, 275, 275, 260, 275, 274, 273, 274, 273, 273, 
gpgpu_n_tot_thrd_icount = 7837024
gpgpu_n_tot_w_icount = 244907
gpgpu_n_stall_shd_mem = 216682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260328
gpgpu_n_mem_write_global = 4431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1447992
gpgpu_n_store_insn = 28392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 709800
gpgpu_n_param_mem_insn = 85176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2545	W0_Idle:19909	W0_Scoreboard:2184450	W1:1323	W2:1382	W3:1314	W4:1291	W5:1538	W6:1776	W7:1699	W8:1557	W9:38183	W10:990	W11:724	W12:802	W13:896	W14:1070	W15:822	W16:777	W17:732	W18:854	W19:806	W20:604	W21:571	W22:675	W23:980	W24:952	W25:990	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:47626	WS1:46557	WS2:47455	WS3:46711	
dual_issue_nums: WS0:7026	WS1:7077	WS2:7153	WS3:7023	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2082624 {8:260328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 177240 {40:4431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10413120 {40:260328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35448 {8:4431,}
maxmflatency = 1084 
max_icnt2mem_latency = 955 
maxmrqlatency = 0 
max_icnt2sh_latency = 17 
averagemflatency = 754 
avg_icnt2mem_latency = 625 
avg_icnt2sh_latency = 7 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4051 	4806 	255457 	445 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1418 	1041 	316 	404 	882 	2215 	9080 	249403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264089 	661 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1044      1066      1044      1009       430       516       258       251       145       138         0         0         0         0         0         0
dram[1]:       1084      1072      1056      1050       551       366       244       258       154       137         0         0         0         0         0         0
dram[2]:       1047      1043      1065      1018       461       470       297       193       140       139         0         0         0         0         0         0
dram[3]:       1066      1078      1045      1022       439       447       200       200       145       138         0         0         0         0         0         0
dram[4]:       1049      1046      1048      1047       473       440       251       303       142       150         0         0         0         0         0         0
dram[5]:       1047      1075      1049      1012       510       558       248       158       140       138         0         0         0         0         0         0
dram[6]:       1078      1058      1056      1044       443       433       247       290       139       138         0         0         0         0         0         0
dram[7]:       1039      1069      1051      1065       515       452       270       227       136       136         0         0         0         0         0         0
dram[8]:       1016      1044      1030      1047       459       439       238       238       138       140         0         0         0         0         0         0
dram[9]:       1047      1045      1028      1054       427       550       308       228       145       145         0         0         0         0         0         0
dram[10]:       1071      1036      1050      1056       563       510       238       305       147       148         0         0         0         0         0         0
dram[11]:       1018      1044      1051      1066       440       459       222       216       143       145         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=48356 n_nop=48356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 48356i bk1: 0a 48356i bk2: 0a 48356i bk3: 0a 48356i bk4: 0a 48356i bk5: 0a 48356i bk6: 0a 48356i bk7: 0a 48356i bk8: 0a 48356i bk9: 0a 48356i bk10: 0a 48356i bk11: 0a 48356i bk12: 0a 48356i bk13: 0a 48356i bk14: 0a 48356i bk15: 0a 48356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 48356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 48356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48356 
n_nop = 48356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7018, Miss = 214, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10281, Miss = 141, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11595, Miss = 171, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12625, Miss = 205, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13285, Miss = 199, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7604, Miss = 152, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9537, Miss = 153, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7418, Miss = 260, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10465, Miss = 169, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12330, Miss = 198, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8714, Miss = 200, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13628, Miss = 146, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16961, Miss = 227, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8377, Miss = 175, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16822, Miss = 160, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9548, Miss = 158, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6016, Miss = 148, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10393, Miss = 175, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11979, Miss = 153, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10108, Miss = 160, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12810, Miss = 234, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 17188, Miss = 238, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7015, Miss = 217, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13042, Miss = 178, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 264759
L2_total_cache_misses = 4431
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3543
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4431
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.396
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=264759
icnt_total_pkts_simt_to_mem=264759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 313.547
	minimum = 5
	maximum = 953
Network latency average = 73.6436
	minimum = 5
	maximum = 391
Slowest packet = 2672
Flit latency average = 73.6436
	minimum = 5
	maximum = 391
Slowest flit = 2672
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.371522
	minimum = 0.21949 (at node 44)
	maximum = 0.627093 (at node 49)
Accepted packet rate average = 0.371522
	minimum = 0.21949 (at node 44)
	maximum = 0.627093 (at node 49)
Injected flit rate average = 0.371522
	minimum = 0.21949 (at node 44)
	maximum = 0.627093 (at node 49)
Accepted flit rate average= 0.371522
	minimum = 0.21949 (at node 44)
	maximum = 0.627093 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 313.547 (1 samples)
	minimum = 5 (1 samples)
	maximum = 953 (1 samples)
Network latency average = 73.6436 (1 samples)
	minimum = 5 (1 samples)
	maximum = 391 (1 samples)
Flit latency average = 73.6436 (1 samples)
	minimum = 5 (1 samples)
	maximum = 391 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.371522 (1 samples)
	minimum = 0.21949 (1 samples)
	maximum = 0.627093 (1 samples)
Accepted packet rate average = 0.371522 (1 samples)
	minimum = 0.21949 (1 samples)
	maximum = 0.627093 (1 samples)
Injected flit rate average = 0.371522 (1 samples)
	minimum = 0.21949 (1 samples)
	maximum = 0.627093 (1 samples)
Accepted flit rate average = 0.371522 (1 samples)
	minimum = 0.21949 (1 samples)
	maximum = 0.627093 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 168699 (inst/sec)
gpgpu_simulation_rate = 721 (cycle/sec)
gpgpu_silicon_slowdown = 1965325x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a198..

GPGPU-Sim PTX: cudaLaunch for 0x0x4018b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x57c0 (ispass-2009-NN.5.sm_62.ptx:364) @%p1 bra BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c8 (ispass-2009-NN.5.sm_62.ptx:366) cvt.f64.f32%fd1, %f54;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57f0 (ispass-2009-NN.5.sm_62.ptx:371) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f8 (ispass-2009-NN.5.sm_62.ptx:372) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5870 (ispass-2009-NN.5.sm_62.ptx:391) add.f32 %f29, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5868 (ispass-2009-NN.5.sm_62.ptx:388) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeSecondLayerPfS_S_' to stream 0, gridDim= (50,28,1) blockDim = (5,5,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z18executeSecondLayerPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 200354
gpu_sim_insn = 40386896
gpu_ipc =     201.5777
gpu_tot_sim_cycle = 227763
gpu_tot_sim_insn = 46797472
gpu_tot_ipc =     205.4657
gpu_tot_issued_cta = 1568
gpu_occupancy = 42.2533% 
gpu_tot_occupancy = 43.5969% 
max_total_param_size = 0
gpu_stall_dramfull = 32763
gpu_stall_icnt2sh    = 28097
partiton_level_parallism =      11.5645
partiton_level_parallism_total  =      11.3353
partiton_level_parallism_util =      11.9914
partiton_level_parallism_util_total  =      11.9909
L2_BW  =     524.3821 GB/Sec
L2_BW_total  =     513.9873 GB/Sec
gpu_total_sim_rate=129992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
1454, 2632, 1454, 1453, 1452, 1453, 1453, 1452, 2619, 2634, 1453, 2620, 1428, 1454, 1454, 1453, 1453, 1452, 2633, 2610, 1430, 2631, 2633, 2609, 1453, 1455, 1454, 2634, 2634, 2620, 2634, 2633, 273, 274, 273, 273, 
gpgpu_n_tot_thrd_icount = 60375552
gpgpu_n_tot_w_icount = 1886736
gpgpu_n_stall_shd_mem = 2111266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2571728
gpgpu_n_mem_write_global = 10031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11982992
gpgpu_n_store_insn = 63392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 190176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21227	W0_Idle:223283	W0_Scoreboard:21875359	W1:2219	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:466390	WS1:463055	WS2:436176	WS3:446945	
dual_issue_nums: WS0:9308	WS1:9342	WS2:9233	WS3:9202	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20573824 {8:2571728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401240 {40:10031,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102869120 {40:2571728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80248 {8:10031,}
maxmflatency = 1565 
max_icnt2mem_latency = 1041 
maxmrqlatency = 5 
max_icnt2sh_latency = 507 
averagemflatency = 519 
avg_icnt2mem_latency = 347 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 47 
mrq_lat_table:880 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	487813 	673517 	1340331 	80098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30150 	88347 	123207 	181503 	201167 	159067 	1228712 	569598 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	712800 	1082812 	296377 	130638 	91127 	89126 	178879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	73 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 882/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         3        13        21        15        12         4         2         0         0         0         0         0         0 
dram[1]:         0         0         0         0        17        10        17        25         4         3         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8        22        15        16         4         6         0         0         0         0         0         0 
dram[3]:         0         0         1         3        14        19        15        15         7         3         0         0         0         0         0         0 
dram[4]:         0         0         1         0        16        13        16        19         2         4         0         0         0         0         0         0 
dram[5]:         0         0         0         1        17        15        20        13         2         2         0         0         0         0         0         0 
dram[6]:         0         0         0         2        18        15        22        20         5         4         0         0         0         0         0         0 
dram[7]:         0         0         1         0        20        15         9        12         2         2         0         0         0         0         0         0 
dram[8]:         0         0         2         1         9        12        17        11         4         7         0         0         0         0         0         0 
dram[9]:         0         0         2         0        16        20         7         9         5         6         0         0         0         0         0         0 
dram[10]:         0         0         1         2        25        17        25        19         4         3         0         0         0         0         0         0 
dram[11]:         0         0         2         0        19        12        13        20         4         5         0         0         0         0         0         0 
total dram reads = 882
min_bank_accesses = 0!
chip skew: 96/61 = 1.57
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none     4593834   1600644   1375715   1005860    857643   1411853   1231708   2788094    none      none      none      none      none      none  
dram[1]:     none      none      none      none     1434455   1345057   1066712   1208419   2290724   2256972    none      none      none      none      none      none  
dram[2]:     none      none      none      none     2456846   1671719    689408   1018546   1592907   1068438    none      none      none      none      none      none  
dram[3]:     none      none     5369113   3824422   2759793   2237312   1389812   1679405   2115999   2797903    none      none      none      none      none      none  
dram[4]:     none      none     5956387    none     1321315   1264452   1136558   1071703   3044113   1695609    none      none      none      none      none      none  
dram[5]:     none      none      none     4821210   1086274   1469271    876516    654545   3424504   2361116    none      none      none      none      none      none  
dram[6]:     none      none      none     4244586   1298605   1147774   1079335    520656    473853   1493662    none      none      none      none      none      none  
dram[7]:     none      none     5985171    none     1219707   1424088    987602   1010703   2144398   2716230    none      none      none      none      none      none  
dram[8]:     none      none     2513811   4270016   1391414   1310703   1224627    858462   1430296    915822    none      none      none      none      none      none  
dram[9]:     none      none     2726515    none     1302116   1325296    846183    959477   1029824   1781652    none      none      none      none      none      none  
dram[10]:     none      none    10614984   3308853   1017639   1313237    916257   1464430   1970796   2254217    none      none      none      none      none      none  
dram[11]:     none      none     4647158    none     1435375   1825346    976256    567470   1879383    912532    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1044      1066      1044      1125      1137      1152      1130      1151       929      1126       674       619       797       684       187       165
dram[1]:       1084      1072      1056      1050      1133      1065      1126      1105      1123      1094       648       738       733       560       180       164
dram[2]:       1047      1043      1065      1018      1169      1199      1085      1164      1186      1138       748       634       627       693       204       237
dram[3]:       1066      1078      1045      1474      1518      1504      1481      1565      1486      1459      1304      1241      1270      1230       245       216
dram[4]:       1049      1046      1050      1047      1121      1034      1123      1144      1132      1132       643       739       657       683       521       476
dram[5]:       1047      1075      1049      1014      1131      1130      1023       806      1124       894       739       663       694       712       201       188
dram[6]:       1078      1058      1056      1134      1171      1115      1157      1053      1086      1110       691       773       721       746       211       212
dram[7]:       1039      1069      1051      1065      1134      1126      1116      1126      1118      1124       614       686       608       662       220       216
dram[8]:       1016      1044      1120      1047      1039      1123      1125      1022      1108      1083       641       720       703       694       217       179
dram[9]:       1047      1045      1087      1054      1151      1120       970      1159       883      1116       677       673       656       736       205       180
dram[10]:       1071      1036      1050      1056      1128      1148      1145      1123      1104      1110       705       678       748       693       268       304
dram[11]:       1018      1044      1051      1066      1135      1123      1129      1129      1140      1108       637       713       714       614       375       283
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401758 n_act=8 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003534
n_activity=1287 dram_eff=0.1103
bk0: 0a 401839i bk1: 0a 401840i bk2: 1a 401824i bk3: 3a 401822i bk4: 13a 401820i bk5: 21a 401818i bk6: 15a 401817i bk7: 12a 401819i bk8: 4a 401818i bk9: 2a 401818i bk10: 0a 401834i bk11: 0a 401836i bk12: 0a 401836i bk13: 0a 401838i bk14: 0a 401839i bk15: 0a 401839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 401837 
util_bw = 142 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 401567 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401758 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 71 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401755 n_act=6 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003783
n_activity=1255 dram_eff=0.1211
bk0: 0a 401837i bk1: 0a 401839i bk2: 0a 401839i bk3: 0a 401839i bk4: 17a 401822i bk5: 10a 401820i bk6: 17a 401820i bk7: 25a 401819i bk8: 4a 401818i bk9: 3a 401819i bk10: 0a 401835i bk11: 0a 401836i bk12: 0a 401837i bk13: 0a 401837i bk14: 0a 401837i bk15: 0a 401837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000378 
total_CMD = 401837 
util_bw = 152 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 401589 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401755 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401760 n_act=6 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003534
n_activity=1121 dram_eff=0.1267
bk0: 0a 401838i bk1: 0a 401839i bk2: 0a 401840i bk3: 0a 401840i bk4: 8a 401823i bk5: 22a 401822i bk6: 15a 401815i bk7: 16a 401820i bk8: 4a 401818i bk9: 6a 401817i bk10: 0a 401835i bk11: 0a 401836i bk12: 0a 401836i bk13: 0a 401836i bk14: 0a 401836i bk15: 0a 401836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161074
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000353 
total_CMD = 401837 
util_bw = 142 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 401619 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401760 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 71 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401752 n_act=8 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003832
n_activity=1287 dram_eff=0.1197
bk0: 0a 401838i bk1: 0a 401839i bk2: 1a 401823i bk3: 3a 401821i bk4: 14a 401820i bk5: 19a 401819i bk6: 15a 401819i bk7: 15a 401816i bk8: 7a 401819i bk9: 3a 401820i bk10: 0a 401837i bk11: 0a 401837i bk12: 0a 401837i bk13: 0a 401837i bk14: 0a 401838i bk15: 0a 401838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089005
Bank_Level_Parallism_Col = 1.064865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064865 

BW Util details:
bwutil = 0.000383 
total_CMD = 401837 
util_bw = 154 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 401571 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401752 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 77 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401759 n_act=7 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003534
n_activity=1251 dram_eff=0.1135
bk0: 0a 401838i bk1: 0a 401839i bk2: 1a 401823i bk3: 0a 401838i bk4: 16a 401821i bk5: 13a 401820i bk6: 16a 401821i bk7: 19a 401819i bk8: 2a 401819i bk9: 4a 401819i bk10: 0a 401835i bk11: 0a 401835i bk12: 0a 401836i bk13: 0a 401837i bk14: 0a 401837i bk15: 0a 401837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 401837 
util_bw = 142 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 401583 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401759 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 71 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401760 n_act=7 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003484
n_activity=1236 dram_eff=0.1133
bk0: 0a 401837i bk1: 0a 401838i bk2: 0a 401839i bk3: 1a 401824i bk4: 17a 401822i bk5: 15a 401820i bk6: 20a 401821i bk7: 13a 401822i bk8: 2a 401820i bk9: 2a 401819i bk10: 0a 401834i bk11: 0a 401835i bk12: 0a 401835i bk13: 0a 401835i bk14: 0a 401836i bk15: 0a 401837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000348 
total_CMD = 401837 
util_bw = 140 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 401585 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401760 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401744 n_act=7 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000428
n_activity=1403 dram_eff=0.1226
bk0: 0a 401838i bk1: 0a 401839i bk2: 0a 401839i bk3: 2a 401824i bk4: 18a 401823i bk5: 15a 401821i bk6: 22a 401820i bk7: 20a 401820i bk8: 5a 401818i bk9: 4a 401817i bk10: 0a 401834i bk11: 0a 401835i bk12: 0a 401835i bk13: 0a 401835i bk14: 0a 401837i bk15: 0a 401838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005076
Bank_Level_Parallism_Col = 1.005263
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005263 

BW Util details:
bwutil = 0.000428 
total_CMD = 401837 
util_bw = 172 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 401555 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401744 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 86 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401769 n_act=7 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003036
n_activity=1108 dram_eff=0.1101
bk0: 0a 401837i bk1: 0a 401840i bk2: 1a 401824i bk3: 0a 401839i bk4: 20a 401823i bk5: 15a 401822i bk6: 9a 401821i bk7: 12a 401820i bk8: 2a 401818i bk9: 2a 401818i bk10: 0a 401834i bk11: 0a 401835i bk12: 0a 401835i bk13: 0a 401835i bk14: 0a 401836i bk15: 0a 401836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000304 
total_CMD = 401837 
util_bw = 122 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 401603 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401769 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401766 n_act=8 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003136
n_activity=1156 dram_eff=0.109
bk0: 0a 401838i bk1: 0a 401840i bk2: 2a 401823i bk3: 1a 401822i bk4: 9a 401817i bk5: 12a 401820i bk6: 17a 401819i bk7: 11a 401819i bk8: 4a 401818i bk9: 7a 401818i bk10: 0a 401833i bk11: 0a 401837i bk12: 0a 401837i bk13: 0a 401837i bk14: 0a 401837i bk15: 0a 401838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 401837 
util_bw = 126 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 401581 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401766 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 63 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.99086e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401765 n_act=7 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003235
n_activity=1134 dram_eff=0.1146
bk0: 0a 401838i bk1: 0a 401839i bk2: 2a 401823i bk3: 0a 401838i bk4: 16a 401821i bk5: 20a 401818i bk6: 7a 401821i bk7: 9a 401820i bk8: 5a 401819i bk9: 6a 401819i bk10: 0a 401834i bk11: 0a 401834i bk12: 0a 401835i bk13: 0a 401836i bk14: 0a 401838i bk15: 0a 401838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005814
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005814 

BW Util details:
bwutil = 0.000324 
total_CMD = 401837 
util_bw = 130 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 401595 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401765 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 65 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.48857e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401733 n_act=8 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004778
n_activity=1617 dram_eff=0.1187
bk0: 0a 401839i bk1: 0a 401840i bk2: 1a 401823i bk3: 2a 401823i bk4: 25a 401821i bk5: 17a 401820i bk6: 25a 401817i bk7: 19a 401817i bk8: 4a 401815i bk9: 3a 401819i bk10: 0a 401834i bk11: 0a 401836i bk12: 0a 401836i bk13: 0a 401838i bk14: 0a 401838i bk15: 0a 401839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000478 
total_CMD = 401837 
util_bw = 192 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 401516 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401733 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401837 n_nop=401755 n_act=7 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003733
n_activity=1293 dram_eff=0.116
bk0: 0a 401838i bk1: 0a 401841i bk2: 2a 401824i bk3: 0a 401839i bk4: 19a 401823i bk5: 12a 401823i bk6: 13a 401821i bk7: 20a 401820i bk8: 4a 401818i bk9: 5a 401814i bk10: 0a 401832i bk11: 0a 401834i bk12: 0a 401834i bk13: 0a 401835i bk14: 0a 401836i bk15: 0a 401838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 401837 
util_bw = 150 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 401573 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401837 
n_nop = 401755 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 75 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.742e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120054, Miss = 458, Miss_rate = 0.004, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[1]: Access = 83715, Miss = 418, Miss_rate = 0.005, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[2]: Access = 94814, Miss = 491, Miss_rate = 0.005, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[3]: Access = 135837, Miss = 456, Miss_rate = 0.003, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[4]: Access = 122161, Miss = 444, Miss_rate = 0.004, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[5]: Access = 89459, Miss = 413, Miss_rate = 0.005, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[6]: Access = 95370, Miss = 395, Miss_rate = 0.004, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[7]: Access = 143638, Miss = 554, Miss_rate = 0.004, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[8]: Access = 90474, Miss = 483, Miss_rate = 0.005, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[9]: Access = 116241, Miss = 453, Miss_rate = 0.004, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[10]: Access = 109262, Miss = 520, Miss_rate = 0.005, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 98963, Miss = 383, Miss_rate = 0.004, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[12]: Access = 124162, Miss = 543, Miss_rate = 0.004, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[13]: Access = 97818, Miss = 431, Miss_rate = 0.004, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[14]: Access = 93604, Miss = 429, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[15]: Access = 98291, Miss = 417, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[16]: Access = 84891, Miss = 415, Miss_rate = 0.005, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[17]: Access = 99229, Miss = 422, Miss_rate = 0.004, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[18]: Access = 87578, Miss = 415, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[19]: Access = 101663, Miss = 409, Miss_rate = 0.004, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[20]: Access = 133586, Miss = 538, Miss_rate = 0.004, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[21]: Access = 139805, Miss = 603, Miss_rate = 0.004, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[22]: Access = 117074, Miss = 463, Miss_rate = 0.004, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[23]: Access = 104070, Miss = 360, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 0
L2_total_cache_accesses = 2581759
L2_total_cache_misses = 10913
L2_total_cache_miss_rate = 0.0042
L2_total_cache_pending_hits = 1269
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2569577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8049
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2571728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10031
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.470
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2581759
icnt_total_pkts_simt_to_mem=2581759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 180.522
	minimum = 5
	maximum = 1039
Network latency average = 72.2329
	minimum = 5
	maximum = 474
Slowest packet = 533468
Flit latency average = 72.2329
	minimum = 5
	maximum = 474
Slowest flit = 3757607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.44479
	minimum = 0.363457 (at node 14)
	maximum = 0.679897 (at node 35)
Accepted packet rate average = 0.44479
	minimum = 0.363457 (at node 14)
	maximum = 0.679897 (at node 35)
Injected flit rate average = 0.44479
	minimum = 0.363457 (at node 14)
	maximum = 0.679897 (at node 35)
Accepted flit rate average= 0.44479
	minimum = 0.363457 (at node 14)
	maximum = 0.679897 (at node 35)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 247.034 (2 samples)
	minimum = 5 (2 samples)
	maximum = 996 (2 samples)
Network latency average = 72.9383 (2 samples)
	minimum = 5 (2 samples)
	maximum = 432.5 (2 samples)
Flit latency average = 72.9383 (2 samples)
	minimum = 5 (2 samples)
	maximum = 432.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.408156 (2 samples)
	minimum = 0.291473 (2 samples)
	maximum = 0.653495 (2 samples)
Accepted packet rate average = 0.408156 (2 samples)
	minimum = 0.291473 (2 samples)
	maximum = 0.653495 (2 samples)
Injected flit rate average = 0.408156 (2 samples)
	minimum = 0.291473 (2 samples)
	maximum = 0.653495 (2 samples)
Accepted flit rate average = 0.408156 (2 samples)
	minimum = 0.291473 (2 samples)
	maximum = 0.653495 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 0 sec (360 sec)
gpgpu_simulation_rate = 129992 (inst/sec)
gpgpu_simulation_rate = 632 (cycle/sec)
gpgpu_silicon_slowdown = 2242088x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a198..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5be8 (ispass-2009-NN.5.sm_62.ptx:524) @%p1 bra BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf0 (ispass-2009-NN.5.sm_62.ptx:526) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c18 (ispass-2009-NN.5.sm_62.ptx:531) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5c20 (ispass-2009-NN.5.sm_62.ptx:532) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (ispass-2009-NN.5.sm_62.ptx:551) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5c90 (ispass-2009-NN.5.sm_62.ptx:548) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeThirdLayerPfS_S_' to stream 0, gridDim= (100,28,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z17executeThirdLayerPfS_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 939745
gpu_sim_insn = 22882680
gpu_ipc =      24.3499
gpu_tot_sim_cycle = 1167508
gpu_tot_sim_insn = 69680152
gpu_tot_ipc =      59.6828
gpu_tot_issued_cta = 4368
gpu_occupancy = 41.6224% 
gpu_tot_occupancy = 41.9918% 
max_total_param_size = 0
gpu_stall_dramfull = 33866
gpu_stall_icnt2sh    = 28876
partiton_level_parallism =       7.4548
partiton_level_parallism_total  =       8.2118
partiton_level_parallism_util =       7.8389
partiton_level_parallism_util_total  =       8.6450
L2_BW  =     338.0299 GB/Sec
L2_BW_total  =     372.3565 GB/Sec
gpu_total_sim_rate=48388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 4368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
26355, 35846, 26353, 26364, 26362, 26354, 26364, 34655, 35832, 35828, 26352, 27531, 26339, 26355, 26365, 26342, 26363, 26351, 27532, 27510, 26320, 27540, 27523, 27518, 26343, 26365, 26354, 27544, 27534, 27520, 27534, 27544, 273, 274, 273, 273, 
gpgpu_n_tot_thrd_icount = 792771232
gpgpu_n_tot_w_icount = 24774101
gpgpu_n_stall_shd_mem = 2111266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9574528
gpgpu_n_mem_write_global = 12831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18985792
gpgpu_n_store_insn = 66192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 198576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24716	W0_Idle:4233891	W0_Scoreboard:99472685	W1:22889584	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6043356	WS1:6000312	WS2:5957817	WS3:5992230	
dual_issue_nums: WS0:98112	WS1:97486	WS2:97143	WS3:97452	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76596224 {8:9574528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 513240 {40:12831,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382981120 {40:9574528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102648 {8:12831,}
maxmflatency = 1565 
max_icnt2mem_latency = 1041 
maxmrqlatency = 5 
max_icnt2sh_latency = 507 
averagemflatency = 250 
avg_icnt2mem_latency = 100 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 27 
mrq_lat_table:2105 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7234037 	918927 	1354297 	80098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3455400 	3418456 	332362 	201726 	212751 	167656 	1229402 	569598 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5216220 	2437116 	555807 	413826 	456375 	301160 	206855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1941 	78 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[1]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[2]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[3]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[4]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[5]:      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[6]:      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[7]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[8]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[9]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:      -nan      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
average row locality = 2107/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         3        13        21        15        12         9         4        12         9        19        15        22        14 
dram[1]:         0         0         0         0        17        10        17        25         6         6        20        19        17        13        19        18 
dram[2]:         0         0         0         0         8        22        15        16         5        10        18         4        19        18        25         6 
dram[3]:         0         0         1         3        14        19        15        15        10         4        22        21        15        16        15        10 
dram[4]:         0         0         1         0        16        13        16        19         5         5        16        18        11        33        10        11 
dram[5]:         0         0         0         1        17        15        20        13         5         2        21        28        18        16         9         8 
dram[6]:         0         0         0         2        18        15        22        20         7         6        21        16        24        20        15        10 
dram[7]:         0         0         1         0        20        15         9        12         3         2        15        23        17        18         7        22 
dram[8]:         0         0         2         1         9        12        17        11         5        10        11        17        22        16        11        14 
dram[9]:         0         0         2         0        16        20         7         9         6         9        19        18        18        18         7        14 
dram[10]:         0         0         1         2        25        17        25        19         7        10        21        23        22        21        11        21 
dram[11]:         0         0         2         0        19        12        13        20         4         5        18        21        13        10         7         8 
total dram reads = 2107
min_bank_accesses = 0!
chip skew: 225/152 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none     7386832   2613697   1531034   1150228    981633   1602890   1036925   2125164    664564    691900    477499    511485    530644    774270
dram[1]:     none      none      none      none     1563614   1574126   1181369   1292013   1931529   1641574    512366    571460    578490    640622    536215    558111
dram[2]:     none      none      none      none     2632568   1795474    791871   1121244   1767338    977316    466527   1007377    546001    585533    597120    977489
dram[3]:     none      none     9388418   5134713   2906563   2349034   1522793   1838984   1771393   2689772    505576    567531    639980    515430    552807    657924
dram[4]:     none      none     9998968    none     1459392   1495160   1247075   1167059   1919413   1797176    592325    575052    836795    472367    867738    972144
dram[5]:     none      none      none     9027593   1183189   1579476    968085    860474   2310772   3803125    691379    510991    552794    581082    738642    728179
dram[6]:     none      none      none     6627082   1412706   1258441   1186162    615921    688889   1850896    653181    772906    497123    474974    682178    802020
dram[7]:     none      none    10210228    none     1356743   1518977   1142892   1181786   2341146   4002238    669364    535904    522642    609912    726417    610646
dram[8]:     none      none     4204247   7582736   1592344   1417372   1387995   1019424   1610225    947593    792527    665552    495432    626302    615051    618021
dram[9]:     none      none     4944473    none     1460954   1383328   1320378   1216629   1214934   1632340    545100    562398    593520    715883    722819    445240
dram[10]:     none      none    14945719   5838038   1075428   1419783    992350   1574518   1678786   1187853    582345    564393    480327    570296    635120    450123
dram[11]:     none      none     7036632    none     1569037   2027613   1111932    643736   2354543   1320618    553633    520952    656191    666887    821004    695095
maximum mf latency per bank:
dram[0]:       1044      1066      1044      1125      1137      1152      1130      1151       929      1126       674       619       797       684       320       328
dram[1]:       1084      1072      1056      1050      1133      1065      1126      1105      1123      1094       648       738       733       560       525       478
dram[2]:       1047      1043      1065      1018      1169      1199      1085      1164      1186      1138       748       634       627       693       419       315
dram[3]:       1066      1078      1045      1474      1518      1504      1481      1565      1486      1459      1304      1241      1270      1230       466       443
dram[4]:       1049      1046      1050      1047      1121      1034      1123      1144      1132      1132       643       739       657       683       521       512
dram[5]:       1047      1075      1049      1014      1131      1130      1023       806      1124       894       739       663       694       712       314       334
dram[6]:       1078      1058      1056      1134      1171      1115      1157      1053      1086      1110       812       819       722       746       748       702
dram[7]:       1039      1069      1051      1065      1134      1126      1116      1126      1118      1124       614       686       608       662       459       367
dram[8]:       1016      1044      1120      1047      1039      1123      1125      1022      1108      1083       641       720       703       694       409       353
dram[9]:       1047      1045      1087      1054      1151      1120       970      1159       883      1116       677       673       656       736       368       345
dram[10]:       1071      1036      1050      1056      1128      1148      1145      1123      1104      1110       705       678       748       693       474       350
dram[11]:       1018      1044      1051      1066      1135      1123      1129      1129      1140      1108       637       713       714       614       375       448
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059636 n_act=14 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001641
n_activity=2887 dram_eff=0.1171
bk0: 0a 2059818i bk1: 0a 2059819i bk2: 1a 2059804i bk3: 3a 2059803i bk4: 13a 2059801i bk5: 21a 2059800i bk6: 15a 2059800i bk7: 12a 2059802i bk8: 9a 2059802i bk9: 4a 2059804i bk10: 12a 2059804i bk11: 9a 2059804i bk12: 19a 2059802i bk13: 15a 2059802i bk14: 22a 2059802i bk15: 14a 2059800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 2059819 
util_bw = 338 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 2059257 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059636 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 169 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059620 n_act=12 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=3037 dram_eff=0.1231
bk0: 0a 2059814i bk1: 0a 2059816i bk2: 0a 2059816i bk3: 0a 2059819i bk4: 17a 2059802i bk5: 10a 2059802i bk6: 17a 2059802i bk7: 25a 2059803i bk8: 6a 2059804i bk9: 6a 2059805i bk10: 20a 2059805i bk11: 19a 2059805i bk12: 17a 2059805i bk13: 13a 2059803i bk14: 19a 2059801i bk15: 18a 2059799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 2059819 
util_bw = 374 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 2059253 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059620 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 187 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059641 n_act=12 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001612
n_activity=2679 dram_eff=0.1239
bk0: 0a 2059817i bk1: 0a 2059818i bk2: 0a 2059821i bk3: 0a 2059822i bk4: 8a 2059805i bk5: 22a 2059804i bk6: 15a 2059797i bk7: 16a 2059802i bk8: 5a 2059801i bk9: 10a 2059801i bk10: 18a 2059803i bk11: 4a 2059803i bk12: 19a 2059801i bk13: 18a 2059802i bk14: 25a 2059801i bk15: 6a 2059799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070588
Bank_Level_Parallism_Col = 1.048485
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048485 

BW Util details:
bwutil = 0.000161 
total_CMD = 2059819 
util_bw = 332 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 2059315 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059641 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 166 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059625 n_act=14 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001748
n_activity=2957 dram_eff=0.1217
bk0: 0a 2059817i bk1: 0a 2059819i bk2: 1a 2059803i bk3: 3a 2059802i bk4: 14a 2059801i bk5: 19a 2059800i bk6: 15a 2059800i bk7: 15a 2059800i bk8: 10a 2059804i bk9: 4a 2059805i bk10: 22a 2059805i bk11: 21a 2059804i bk12: 15a 2059802i bk13: 16a 2059802i bk14: 15a 2059803i bk15: 10a 2059802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043590
Bank_Level_Parallism_Col = 1.031746
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031746 

BW Util details:
bwutil = 0.000175 
total_CMD = 2059819 
util_bw = 360 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 2059251 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059625 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059632 n_act=13 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001689
n_activity=2921 dram_eff=0.1191
bk0: 0a 2059817i bk1: 0a 2059818i bk2: 1a 2059802i bk3: 0a 2059818i bk4: 16a 2059801i bk5: 13a 2059800i bk6: 16a 2059802i bk7: 19a 2059801i bk8: 5a 2059805i bk9: 5a 2059806i bk10: 16a 2059805i bk11: 18a 2059803i bk12: 11a 2059802i bk13: 33a 2059802i bk14: 10a 2059801i bk15: 11a 2059801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 2059819 
util_bw = 348 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 2059263 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059632 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 174 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059633 n_act=13 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000168
n_activity=2906 dram_eff=0.1191
bk0: 0a 2059814i bk1: 0a 2059817i bk2: 0a 2059820i bk3: 1a 2059807i bk4: 17a 2059805i bk5: 15a 2059803i bk6: 20a 2059804i bk7: 13a 2059806i bk8: 5a 2059804i bk9: 2a 2059803i bk10: 21a 2059802i bk11: 28a 2059802i bk12: 18a 2059800i bk13: 16a 2059799i bk14: 9a 2059799i bk15: 8a 2059799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 2059819 
util_bw = 346 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 2059265 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059633 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 173 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059610 n_act=13 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001903
n_activity=3171 dram_eff=0.1236
bk0: 0a 2059817i bk1: 0a 2059819i bk2: 0a 2059820i bk3: 2a 2059806i bk4: 18a 2059805i bk5: 15a 2059803i bk6: 22a 2059802i bk7: 20a 2059802i bk8: 7a 2059800i bk9: 6a 2059800i bk10: 21a 2059801i bk11: 16a 2059803i bk12: 24a 2059801i bk13: 20a 2059800i bk14: 15a 2059802i bk15: 10a 2059802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002481
Bank_Level_Parallism_Col = 1.002564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002564 

BW Util details:
bwutil = 0.000190 
total_CMD = 2059819 
util_bw = 392 
Wasted_Col = 206 
Wasted_Row = 0 
Idle = 2059221 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059610 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 196 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059642 n_act=13 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=2778 dram_eff=0.1181
bk0: 0a 2059815i bk1: 0a 2059819i bk2: 1a 2059804i bk3: 0a 2059819i bk4: 20a 2059805i bk5: 15a 2059804i bk6: 9a 2059804i bk7: 12a 2059803i bk8: 3a 2059802i bk9: 2a 2059802i bk10: 15a 2059801i bk11: 23a 2059802i bk12: 17a 2059803i bk13: 18a 2059801i bk14: 7a 2059801i bk15: 22a 2059799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 2059819 
util_bw = 328 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 2059283 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059642 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 164 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059647 n_act=14 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001534
n_activity=2714 dram_eff=0.1164
bk0: 0a 2059818i bk1: 0a 2059821i bk2: 2a 2059804i bk3: 1a 2059803i bk4: 9a 2059798i bk5: 12a 2059801i bk6: 17a 2059801i bk7: 11a 2059803i bk8: 5a 2059802i bk9: 10a 2059802i bk10: 11a 2059802i bk11: 17a 2059804i bk12: 22a 2059802i bk13: 16a 2059801i bk14: 11a 2059801i bk15: 14a 2059801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 2059819 
util_bw = 316 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 2059277 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059647 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 158 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.88384e-06
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059643 n_act=13 n_pre=0 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001583
n_activity=2734 dram_eff=0.1192
bk0: 0a 2059817i bk1: 0a 2059819i bk2: 2a 2059803i bk3: 0a 2059819i bk4: 16a 2059803i bk5: 20a 2059801i bk6: 7a 2059804i bk7: 9a 2059803i bk8: 6a 2059802i bk9: 9a 2059803i bk10: 19a 2059802i bk11: 18a 2059800i bk12: 18a 2059800i bk13: 18a 2059801i bk14: 7a 2059802i bk15: 14a 2059802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002681
Bank_Level_Parallism_Col = 1.002778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002778 

BW Util details:
bwutil = 0.000158 
total_CMD = 2059819 
util_bw = 326 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 2059285 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059643 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 163 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.8548e-07
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059580 n_act=14 n_pre=0 n_ref_event=0 n_req=225 n_rd=225 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=3623 dram_eff=0.1242
bk0: 0a 2059818i bk1: 0a 2059819i bk2: 1a 2059803i bk3: 2a 2059803i bk4: 25a 2059802i bk5: 17a 2059802i bk6: 25a 2059799i bk7: 19a 2059799i bk8: 7a 2059798i bk9: 10a 2059805i bk10: 21a 2059804i bk11: 23a 2059804i bk12: 22a 2059802i bk13: 21a 2059803i bk14: 11a 2059802i bk15: 21a 2059802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 2059819 
util_bw = 450 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 2059144 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059580 
Read = 225 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 0 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 225 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2059819 n_nop=2059654 n_act=13 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001476
n_activity=2599 dram_eff=0.117
bk0: 0a 2059817i bk1: 0a 2059821i bk2: 2a 2059804i bk3: 0a 2059820i bk4: 19a 2059804i bk5: 12a 2059804i bk6: 13a 2059804i bk7: 20a 2059803i bk8: 4a 2059801i bk9: 5a 2059797i bk10: 18a 2059800i bk11: 21a 2059801i bk12: 13a 2059801i bk13: 10a 2059802i bk14: 7a 2059801i bk15: 8a 2059801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 2059819 
util_bw = 304 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 2059305 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2059819 
n_nop = 2059654 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 152 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.39836e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 378230, Miss = 756, Miss_rate = 0.002, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[1]: Access = 377123, Miss = 506, Miss_rate = 0.001, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[2]: Access = 418238, Miss = 656, Miss_rate = 0.002, Pending_hits = 646, Reservation_fails = 20
L2_cache_bank[3]: Access = 411933, Miss = 626, Miss_rate = 0.002, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[4]: Access = 400017, Miss = 714, Miss_rate = 0.002, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[5]: Access = 381395, Miss = 558, Miss_rate = 0.001, Pending_hits = 428, Reservation_fails = 0
L2_cache_bank[6]: Access = 383514, Miss = 588, Miss_rate = 0.002, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[7]: Access = 437942, Miss = 640, Miss_rate = 0.001, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[8]: Access = 422506, Miss = 672, Miss_rate = 0.002, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[9]: Access = 388049, Miss = 591, Miss_rate = 0.002, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[10]: Access = 441262, Miss = 672, Miss_rate = 0.002, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[11]: Access = 383539, Miss = 590, Miss_rate = 0.002, Pending_hits = 422, Reservation_fails = 0
L2_cache_bank[12]: Access = 417778, Miss = 764, Miss_rate = 0.002, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[13]: Access = 397626, Miss = 512, Miss_rate = 0.001, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[14]: Access = 387876, Miss = 611, Miss_rate = 0.002, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[15]: Access = 387507, Miss = 530, Miss_rate = 0.001, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[16]: Access = 381531, Miss = 658, Miss_rate = 0.002, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[17]: Access = 380669, Miss = 562, Miss_rate = 0.001, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[18]: Access = 376890, Miss = 624, Miss_rate = 0.002, Pending_hits = 453, Reservation_fails = 0
L2_cache_bank[19]: Access = 381279, Miss = 522, Miss_rate = 0.001, Pending_hits = 455, Reservation_fails = 0
L2_cache_bank[20]: Access = 444242, Miss = 724, Miss_rate = 0.002, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[21]: Access = 474045, Miss = 834, Miss_rate = 0.002, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[22]: Access = 386738, Miss = 604, Miss_rate = 0.002, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[23]: Access = 347430, Miss = 424, Miss_rate = 0.001, Pending_hits = 194, Reservation_fails = 0
L2_total_cache_accesses = 9587359
L2_total_cache_misses = 14938
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 10494
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9561927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9574528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12831
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20
L2_cache_data_port_util = 0.341
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9587359
icnt_total_pkts_simt_to_mem=9587359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.528
	minimum = 5
	maximum = 374
Network latency average = 10.2784
	minimum = 5
	maximum = 362
Slowest packet = 5166548
Flit latency average = 10.2784
	minimum = 5
	maximum = 362
Slowest flit = 5166548
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.286723
	minimum = 0.258964 (at node 51)
	maximum = 0.355671 (at node 49)
Accepted packet rate average = 0.286723
	minimum = 0.258964 (at node 51)
	maximum = 0.355671 (at node 49)
Injected flit rate average = 0.286723
	minimum = 0.258964 (at node 51)
	maximum = 0.355671 (at node 49)
Accepted flit rate average= 0.286723
	minimum = 0.258964 (at node 51)
	maximum = 0.355671 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 168.866 (3 samples)
	minimum = 5 (3 samples)
	maximum = 788.667 (3 samples)
Network latency average = 52.0517 (3 samples)
	minimum = 5 (3 samples)
	maximum = 409 (3 samples)
Flit latency average = 52.0517 (3 samples)
	minimum = 5 (3 samples)
	maximum = 409 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.367678 (3 samples)
	minimum = 0.280637 (3 samples)
	maximum = 0.55422 (3 samples)
Accepted packet rate average = 0.367678 (3 samples)
	minimum = 0.280637 (3 samples)
	maximum = 0.55422 (3 samples)
Injected flit rate average = 0.367678 (3 samples)
	minimum = 0.280637 (3 samples)
	maximum = 0.55422 (3 samples)
Accepted flit rate average = 0.367678 (3 samples)
	minimum = 0.280637 (3 samples)
	maximum = 0.55422 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 0 sec (1440 sec)
gpgpu_simulation_rate = 48388 (inst/sec)
gpgpu_simulation_rate = 810 (cycle/sec)
gpgpu_silicon_slowdown = 1749382x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb797a198..

GPGPU-Sim PTX: cudaLaunch for 0x0x401a90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6000 (ispass-2009-NN.5.sm_62.ptx:682) @%p1 bra BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6008 (ispass-2009-NN.5.sm_62.ptx:684) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6030 (ispass-2009-NN.5.sm_62.ptx:689) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6038 (ispass-2009-NN.5.sm_62.ptx:690) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60b0 (ispass-2009-NN.5.sm_62.ptx:709) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x60a8 (ispass-2009-NN.5.sm_62.ptx:706) bra.uni BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeFourthLayerPfS_S_' to stream 0, gridDim= (10,28,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
Destroy streams for kernel 4: size 0
kernel_name = _Z18executeFourthLayerPfS_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 24167
gpu_sim_insn = 195808
gpu_ipc =       8.1023
gpu_tot_sim_cycle = 1191675
gpu_tot_sim_insn = 69875960
gpu_tot_ipc =      58.6368
gpu_tot_issued_cta = 4648
gpu_occupancy = 15.5384% 
gpu_tot_occupancy = 41.5564% 
max_total_param_size = 0
gpu_stall_dramfull = 33866
gpu_stall_icnt2sh    = 28876
partiton_level_parallism =       2.3404
partiton_level_parallism_total  =       8.0927
partiton_level_parallism_util =       3.7218
partiton_level_parallism_util_total  =       8.5784
L2_BW  =     106.1223 GB/Sec
L2_BW_total  =     366.9573 GB/Sec
gpu_total_sim_rate=48024

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 4648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
27069, 36559, 27066, 27077, 27065, 27067, 27067, 35368, 36545, 36531, 26352, 27531, 26339, 26355, 26365, 26342, 26363, 26351, 27532, 27510, 26320, 27540, 27523, 27518, 26343, 26365, 26354, 27544, 27534, 27520, 27534, 27544, 273, 274, 273, 273, 
gpgpu_n_tot_thrd_icount = 799054240
gpgpu_n_tot_w_icount = 24970445
gpgpu_n_stall_shd_mem = 2111266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9630808
gpgpu_n_mem_write_global = 13111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19042072
gpgpu_n_store_insn = 66472
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 199416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24970	W0_Idle:4253715	W0_Scoreboard:101403280	W1:23085928	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6100399	WS1:6057380	WS2:5995841	WS3:6030261	
dual_issue_nums: WS0:99061	WS1:98409	WS2:97751	WS3:98061	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77046464 {8:9630808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524440 {40:13111,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 385232320 {40:9630808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104888 {8:13111,}
maxmflatency = 1565 
max_icnt2mem_latency = 1041 
maxmrqlatency = 18 
max_icnt2sh_latency = 507 
averagemflatency = 249 
avg_icnt2mem_latency = 99 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 27 
mrq_lat_table:2452 	0 	2 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7290157 	919367 	1354297 	80098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3495849 	3433685 	333093 	201877 	212751 	167656 	1229402 	569598 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5271548 	2438348 	555807 	413826 	456375 	301160 	206855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1980 	78 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         1         3        13        21         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        17        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         1         0        14        19         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0        16        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1        17        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         2        18        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        20        15         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         2         1         9        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         0        16        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         2        25        17         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        19        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0     16603      5453      5487      5464         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      9193         0      7770      6991         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5445      5449      5467      9212         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0     18038         0      5481     17307         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      5447      5446      5493      5462         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      5455      9865      5457      9925         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      7723      6930      5466      5483         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0     17277      6282      5484         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      5457     10684      5491      5467         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9900      5445     18102      5492         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5445      5454      5464      6293         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      6974     12890         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  5.000000 15.000000 21.000000 33.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[1]:      -nan      -nan 12.000000      -nan 21.000000 22.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[2]:      -nan      -nan 12.000000  4.000000 20.000000 34.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[3]:      -nan      -nan  5.000000       inf 26.000000 25.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[4]:      -nan      -nan  9.000000  4.000000 20.000000 25.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[5]:      -nan      -nan  4.000000  5.000000 29.000000 27.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[6]:      -nan      -nan  4.000000  6.000000 26.000000 23.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[7]:      -nan      -nan       inf  4.000000 28.000000 27.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[8]:      -nan      -nan 10.000000 13.000000 17.000000 20.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[9]:      -nan      -nan  6.000000 16.000000 20.000000 24.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:      -nan      -nan  9.000000 10.000000 41.000000 21.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[11]:      -nan      -nan       inf      -nan 31.000000 16.000000       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
average row locality = 2457/43 = 57.139534
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         5        15        21        33        15        12         9         4        12         9        19        15        22        14 
dram[1]:         0         0        12         0        21        22        17        25         6         6        20        19        17        13        19        18 
dram[2]:         0         0        12         4        20        34        15        16         5        10        18         4        19        18        25         6 
dram[3]:         0         0         5         3        26        25        15        15        10         4        22        21        15        16        15        10 
dram[4]:         0         0         9         4        20        25        16        19         5         5        16        18        11        33        10        11 
dram[5]:         0         0         4         5        29        27        20        13         5         2        21        28        18        16         9         8 
dram[6]:         0         0         4         6        26        23        22        20         7         6        21        16        24        20        15        10 
dram[7]:         0         0         1         4        28        27         9        12         3         2        15        23        17        18         7        22 
dram[8]:         0         0        10        13        17        20        17        11         5        10        11        17        22        16        11        14 
dram[9]:         0         0         6        16        20        24         7         9         6         9        19        18        18        18         7        14 
dram[10]:         0         0         9        10        41        21        25        19         7        10        21        23        22        21        11        21 
dram[11]:         0         0         2         0        31        16        13        20         4         5        18        21        13        10         7         8 
total dram reads = 2457
min_bank_accesses = 0!
chip skew: 261/168 = 1.55
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none     1487058    532389    958267    740066    981633   1602890   1036925   2125164    664564    691900    477499    511485    530644    774270
dram[1]:     none      none      846114    none     1279755    739181   1181369   1292013   1931529   1641574    512366    571460    578490    640622    536215    558111
dram[2]:     none      none      730032   1973923   1066358   1166025    791871   1121244   1767338    977316    466527   1007377    546001    585533    597120    977489
dram[3]:     none      none     1887319   5134713   1575344   1793046   1522793   1838984   1771393   2689772    505576    567531    639980    515430    552807    657924
dram[4]:     none      none     1121703   2252491   1170319    797978   1247075   1167059   1919413   1797176    592325    575052    836795    472367    867738    972144
dram[5]:     none      none     1364334   1815162    698570    887369    968085    860474   2310772   3803125    691379    510991    552794    581082    738642    728179
dram[6]:     none      none     2681592   2217064    986434    828099   1186162    615921    688889   1850896    653181    772906    497123    474974    682178    802020
dram[7]:     none      none    10210228   2810452    972544    858451   1142892   1181786   2341146   4002238    669364    535904    522642    609912    726417    610646
dram[8]:     none      none      850484    594403    870344    867516   1387995   1019424   1610225    947593    792527    665552    495432    626302    615051    618021
dram[9]:     none      none     1656199    563438   1183440   1159910   1320378   1216629   1214934   1632340    545100    562398    593520    715883    722819    445240
dram[10]:     none      none     1671351   1177255    672672   1157539    992350   1574518   1678786   1187853    582345    564393    480327    570296    635120    450123
dram[11]:     none      none     7036632    none      970408   1523728   1111932    643736   2354543   1320618    553633    520952    656191    666887    821004    695095
maximum mf latency per bank:
dram[0]:       1044      1066      1044      1125      1137      1152      1130      1151       929      1126       674       619       797       684       320       328
dram[1]:       1084      1072      1056      1050      1133      1065      1126      1105      1123      1094       648       738       733       560       525       478
dram[2]:       1047      1043      1065      1018      1169      1199      1085      1164      1186      1138       748       634       627       693       419       315
dram[3]:       1066      1078      1045      1474      1518      1504      1481      1565      1486      1459      1304      1241      1270      1230       466       443
dram[4]:       1049      1046      1050      1047      1121      1034      1123      1144      1132      1132       643       739       657       683       521       512
dram[5]:       1047      1075      1049      1014      1131      1130      1023       806      1124       894       739       663       694       712       314       334
dram[6]:       1078      1058      1056      1134      1171      1115      1157      1053      1086      1110       812       819       722       746       748       702
dram[7]:       1039      1069      1051      1065      1134      1126      1116      1126      1118      1124       614       686       608       662       459       367
dram[8]:       1016      1044      1120      1047      1039      1123      1125      1022      1108      1083       641       720       703       694       409       353
dram[9]:       1047      1045      1087      1054      1151      1120       970      1159       883      1116       677       673       656       736       368       345
dram[10]:       1071      1036      1050      1056      1128      1148      1145      1123      1104      1110       705       678       748       693       474       350
dram[11]:       1018      1044      1051      1066      1135      1123      1129      1129      1140      1108       637       713       714       614       375       448
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102228 n_act=18 n_pre=4 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000195
n_activity=3504 dram_eff=0.117
bk0: 0a 2102456i bk1: 0a 2102457i bk2: 5a 2102410i bk3: 15a 2102404i bk4: 21a 2102403i bk5: 33a 2102398i bk6: 15a 2102432i bk7: 12a 2102436i bk8: 9a 2102437i bk9: 4a 2102440i bk10: 12a 2102440i bk11: 9a 2102440i bk12: 19a 2102438i bk13: 15a 2102438i bk14: 22a 2102438i bk15: 14a 2102437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029251
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 2102455 
util_bw = 410 
Wasted_Col = 291 
Wasted_Row = 48 
Idle = 2101706 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102228 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 4 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 205 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.90137e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102223 n_act=15 n_pre=2 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002045
n_activity=3575 dram_eff=0.1203
bk0: 0a 2102451i bk1: 0a 2102453i bk2: 12a 2102436i bk3: 0a 2102456i bk4: 21a 2102406i bk5: 22a 2102404i bk6: 17a 2102435i bk7: 25a 2102437i bk8: 6a 2102439i bk9: 6a 2102441i bk10: 20a 2102441i bk11: 19a 2102441i bk12: 17a 2102441i bk13: 13a 2102439i bk14: 19a 2102438i bk15: 18a 2102436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 2102455 
util_bw = 430 
Wasted_Col = 240 
Wasted_Row = 32 
Idle = 2101753 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102223 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 2 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 215 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102231 n_act=16 n_pre=2 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=3357 dram_eff=0.1227
bk0: 0a 2102455i bk1: 0a 2102456i bk2: 12a 2102442i bk3: 4a 2102441i bk4: 20a 2102409i bk5: 34a 2102407i bk6: 15a 2102431i bk7: 16a 2102436i bk8: 5a 2102435i bk9: 10a 2102435i bk10: 18a 2102438i bk11: 4a 2102438i bk12: 19a 2102438i bk13: 18a 2102439i bk14: 25a 2102438i bk15: 6a 2102436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072805
Bank_Level_Parallism_Col = 1.056872
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056872 

BW Util details:
bwutil = 0.000196 
total_CMD = 2102455 
util_bw = 412 
Wasted_Col = 226 
Wasted_Row = 32 
Idle = 2101785 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102231 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 2 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 206 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102233 n_act=17 n_pre=3 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001922
n_activity=3422 dram_eff=0.1181
bk0: 0a 2102455i bk1: 0a 2102458i bk2: 5a 2102409i bk3: 3a 2102439i bk4: 26a 2102405i bk5: 25a 2102402i bk6: 15a 2102433i bk7: 15a 2102434i bk8: 10a 2102438i bk9: 4a 2102440i bk10: 22a 2102440i bk11: 21a 2102439i bk12: 15a 2102438i bk13: 16a 2102438i bk14: 15a 2102439i bk15: 10a 2102439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985148
Row_Buffer_Locality_read = 0.985148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033465
Bank_Level_Parallism_Col = 1.026966
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026966 

BW Util details:
bwutil = 0.000192 
total_CMD = 2102455 
util_bw = 404 
Wasted_Col = 256 
Wasted_Row = 48 
Idle = 2101747 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102233 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 3 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 202 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102233 n_act=17 n_pre=3 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001922
n_activity=3394 dram_eff=0.119
bk0: 0a 2102454i bk1: 0a 2102456i bk2: 9a 2102408i bk3: 4a 2102439i bk4: 20a 2102404i bk5: 25a 2102402i bk6: 16a 2102435i bk7: 19a 2102434i bk8: 5a 2102440i bk9: 5a 2102442i bk10: 16a 2102441i bk11: 18a 2102439i bk12: 11a 2102438i bk13: 33a 2102438i bk14: 10a 2102437i bk15: 11a 2102438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980198
Row_Buffer_Locality_read = 0.980198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046092
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 2102455 
util_bw = 404 
Wasted_Col = 272 
Wasted_Row = 23 
Idle = 2101756 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102233 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 3 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 202 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102230 n_act=17 n_pre=3 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000195
n_activity=3504 dram_eff=0.117
bk0: 0a 2102451i bk1: 0a 2102455i bk2: 4a 2102441i bk3: 5a 2102410i bk4: 29a 2102407i bk5: 27a 2102405i bk6: 20a 2102438i bk7: 13a 2102441i bk8: 5a 2102440i bk9: 2a 2102439i bk10: 21a 2102438i bk11: 28a 2102438i bk12: 18a 2102436i bk13: 16a 2102435i bk14: 9a 2102435i bk15: 8a 2102435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 2102455 
util_bw = 410 
Wasted_Col = 272 
Wasted_Row = 32 
Idle = 2101741 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102230 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 3 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 205 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102215 n_act=17 n_pre=3 n_ref_event=0 n_req=220 n_rd=220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002093
n_activity=3655 dram_eff=0.1204
bk0: 0a 2102455i bk1: 0a 2102457i bk2: 4a 2102441i bk3: 6a 2102409i bk4: 26a 2102407i bk5: 23a 2102405i bk6: 22a 2102437i bk7: 20a 2102437i bk8: 7a 2102436i bk9: 6a 2102436i bk10: 21a 2102437i bk11: 16a 2102439i bk12: 24a 2102437i bk13: 20a 2102436i bk14: 15a 2102438i bk15: 10a 2102438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.981818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.002110
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002110 

BW Util details:
bwutil = 0.000209 
total_CMD = 2102455 
util_bw = 440 
Wasted_Col = 270 
Wasted_Row = 44 
Idle = 2101701 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102215 
Read = 220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 3 
n_ref = 0 
n_req = 220 
total_req = 220 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 220 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102249 n_act=16 n_pre=2 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001788
n_activity=3246 dram_eff=0.1158
bk0: 0a 2102453i bk1: 0a 2102457i bk2: 1a 2102442i bk3: 4a 2102441i bk4: 28a 2102409i bk5: 27a 2102406i bk6: 9a 2102437i bk7: 12a 2102437i bk8: 3a 2102437i bk9: 2a 2102437i bk10: 15a 2102436i bk11: 23a 2102437i bk12: 17a 2102438i bk13: 18a 2102437i bk14: 7a 2102437i bk15: 22a 2102436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002105
Bank_Level_Parallism_Col = 1.002342
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002342 

BW Util details:
bwutil = 0.000179 
total_CMD = 2102455 
util_bw = 376 
Wasted_Col = 254 
Wasted_Row = 32 
Idle = 2101793 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102249 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 2 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 188 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102239 n_act=18 n_pre=4 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001845
n_activity=3353 dram_eff=0.1157
bk0: 0a 2102456i bk1: 0a 2102459i bk2: 10a 2102409i bk3: 13a 2102407i bk4: 17a 2102401i bk5: 20a 2102402i bk6: 17a 2102433i bk7: 11a 2102436i bk8: 5a 2102436i bk9: 10a 2102437i bk10: 11a 2102437i bk11: 17a 2102439i bk12: 22a 2102439i bk13: 16a 2102439i bk14: 11a 2102439i bk15: 14a 2102439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028090
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 2102455 
util_bw = 388 
Wasted_Col = 290 
Wasted_Row = 48 
Idle = 2101729 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102239 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 4 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 194 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.80508e-06
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102244 n_act=17 n_pre=3 n_ref_event=0 n_req=191 n_rd=191 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001817
n_activity=3326 dram_eff=0.1149
bk0: 0a 2102455i bk1: 0a 2102457i bk2: 6a 2102409i bk3: 16a 2102439i bk4: 20a 2102405i bk5: 24a 2102402i bk6: 7a 2102437i bk7: 9a 2102437i bk8: 6a 2102437i bk9: 9a 2102438i bk10: 19a 2102437i bk11: 18a 2102435i bk12: 18a 2102436i bk13: 18a 2102437i bk14: 7a 2102440i bk15: 14a 2102440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 0.979058
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001949
Bank_Level_Parallism_Col = 1.002232
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002232 

BW Util details:
bwutil = 0.000182 
total_CMD = 2102455 
util_bw = 382 
Wasted_Col = 272 
Wasted_Row = 48 
Idle = 2101753 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102244 
Read = 191 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 3 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 191 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.75634e-07
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102172 n_act=18 n_pre=4 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002483
n_activity=4227 dram_eff=0.1235
bk0: 0a 2102455i bk1: 0a 2102456i bk2: 9a 2102407i bk3: 10a 2102406i bk4: 41a 2102402i bk5: 21a 2102405i bk6: 25a 2102434i bk7: 19a 2102434i bk8: 7a 2102433i bk9: 10a 2102441i bk10: 21a 2102440i bk11: 23a 2102440i bk12: 22a 2102438i bk13: 21a 2102439i bk14: 11a 2102438i bk15: 21a 2102438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984674
Row_Buffer_Locality_read = 0.984674
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056410
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000248 
total_CMD = 2102455 
util_bw = 522 
Wasted_Col = 289 
Wasted_Row = 32 
Idle = 2101612 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102172 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 4 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 261 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.65888e-06
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2102455 n_nop=2102270 n_act=15 n_pre=2 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001598
n_activity=2931 dram_eff=0.1146
bk0: 0a 2102454i bk1: 0a 2102458i bk2: 2a 2102442i bk3: 0a 2102458i bk4: 31a 2102409i bk5: 16a 2102407i bk6: 13a 2102438i bk7: 20a 2102437i bk8: 4a 2102436i bk9: 5a 2102432i bk10: 18a 2102435i bk11: 21a 2102436i bk12: 13a 2102436i bk13: 10a 2102437i bk14: 7a 2102438i bk15: 8a 2102438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.988095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 2102455 
util_bw = 336 
Wasted_Col = 242 
Wasted_Row = 32 
Idle = 2101845 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2102455 
n_nop = 2102270 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 2 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.32944e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 381686, Miss = 788, Miss_rate = 0.002, Pending_hits = 683, Reservation_fails = 0
L2_cache_bank[1]: Access = 378339, Miss = 510, Miss_rate = 0.001, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[2]: Access = 421022, Miss = 668, Miss_rate = 0.002, Pending_hits = 754, Reservation_fails = 20
L2_cache_bank[3]: Access = 415933, Miss = 642, Miss_rate = 0.002, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[4]: Access = 402257, Miss = 742, Miss_rate = 0.002, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[5]: Access = 383251, Miss = 570, Miss_rate = 0.001, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[6]: Access = 385850, Miss = 606, Miss_rate = 0.002, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[7]: Access = 439158, Miss = 644, Miss_rate = 0.001, Pending_hits = 513, Reservation_fails = 0
L2_cache_bank[8]: Access = 424714, Miss = 688, Miss_rate = 0.002, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 390825, Miss = 603, Miss_rate = 0.002, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[10]: Access = 442222, Miss = 684, Miss_rate = 0.002, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[11]: Access = 386035, Miss = 610, Miss_rate = 0.002, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[12]: Access = 419882, Miss = 784, Miss_rate = 0.002, Pending_hits = 750, Reservation_fails = 0
L2_cache_bank[13]: Access = 398874, Miss = 516, Miss_rate = 0.001, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[14]: Access = 389188, Miss = 627, Miss_rate = 0.002, Pending_hits = 505, Reservation_fails = 0
L2_cache_bank[15]: Access = 389939, Miss = 538, Miss_rate = 0.001, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[16]: Access = 385243, Miss = 682, Miss_rate = 0.002, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[17]: Access = 384317, Miss = 574, Miss_rate = 0.001, Pending_hits = 496, Reservation_fails = 0
L2_cache_bank[18]: Access = 379386, Miss = 644, Miss_rate = 0.002, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[19]: Access = 383711, Miss = 530, Miss_rate = 0.001, Pending_hits = 527, Reservation_fails = 0
L2_cache_bank[20]: Access = 446418, Miss = 740, Miss_rate = 0.002, Pending_hits = 684, Reservation_fails = 0
L2_cache_bank[21]: Access = 479293, Miss = 854, Miss_rate = 0.002, Pending_hits = 760, Reservation_fails = 0
L2_cache_bank[22]: Access = 388626, Miss = 616, Miss_rate = 0.002, Pending_hits = 523, Reservation_fails = 0
L2_cache_bank[23]: Access = 347750, Miss = 428, Miss_rate = 0.001, Pending_hits = 230, Reservation_fails = 0
L2_total_cache_accesses = 9643919
L2_total_cache_misses = 15288
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 13644
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9614707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2457
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9630808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13111
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20
L2_cache_data_port_util = 0.336
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9643919
icnt_total_pkts_simt_to_mem=9643919
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.42023
	minimum = 5
	maximum = 59
Network latency average = 5.42023
	minimum = 5
	maximum = 59
Slowest packet = 19175556
Flit latency average = 5.42023
	minimum = 5
	maximum = 59
Slowest flit = 19175556
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0900147
	minimum = 0.0132412 (at node 51)
	maximum = 0.217156 (at node 49)
Accepted packet rate average = 0.0900147
	minimum = 0.0132412 (at node 51)
	maximum = 0.217156 (at node 49)
Injected flit rate average = 0.0900147
	minimum = 0.0132412 (at node 51)
	maximum = 0.217156 (at node 49)
Accepted flit rate average= 0.0900147
	minimum = 0.0132412 (at node 51)
	maximum = 0.217156 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 128.004 (4 samples)
	minimum = 5 (4 samples)
	maximum = 606.25 (4 samples)
Network latency average = 40.3938 (4 samples)
	minimum = 5 (4 samples)
	maximum = 321.5 (4 samples)
Flit latency average = 40.3938 (4 samples)
	minimum = 5 (4 samples)
	maximum = 321.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.298262 (4 samples)
	minimum = 0.213788 (4 samples)
	maximum = 0.469954 (4 samples)
Accepted packet rate average = 0.298262 (4 samples)
	minimum = 0.213788 (4 samples)
	maximum = 0.469954 (4 samples)
Injected flit rate average = 0.298262 (4 samples)
	minimum = 0.213788 (4 samples)
	maximum = 0.469954 (4 samples)
Accepted flit rate average = 0.298262 (4 samples)
	minimum = 0.213788 (4 samples)
	maximum = 0.469954 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 15 sec (1455 sec)
gpgpu_simulation_rate = 48024 (inst/sec)
gpgpu_simulation_rate = 819 (cycle/sec)
gpgpu_silicon_slowdown = 1730158x
7 2 1 0 4 1 4 9 6 9 0 6 9 0 1 5 9 7 3 4 9 6 6 5 4 0 7 4
GPGPU-Sim: *** exit detected ***
