<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Verilog on Dev&#39;s den</title>
    <link>https://vagran.github.io/tags/verilog/</link>
    <description>Recent content in Verilog on Dev&#39;s den</description>
    <generator>Hugo</generator>
    <language>en</language>
    <lastBuildDate>Sun, 30 Mar 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://vagran.github.io/tags/verilog/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>GateForge Python RTL hardware design framework and RISC-V CPU</title>
      <link>https://vagran.github.io/projects/gateforge/</link>
      <pubDate>Sun, 30 Mar 2025 00:00:00 +0000</pubDate>
      <guid>https://vagran.github.io/projects/gateforge/</guid>
      <description>&lt;a href=&#34;https://github.com/vagran/GateForge&#34;&gt;&#xA;&lt;span class=&#34;fa-stack fa-lg&#34;&gt;&#xA;    &lt;i class=&#34;fa fa-circle fa-stack-2x&#34;&gt;&lt;/i&gt;&#xA;    &lt;i class=&#34;fab fa-github fa-stack-1x fa-inverse&#34;&gt;&lt;/i&gt;&#xA;&lt;/span&gt;&#xA;GitHub repo &lt;i&gt;vagran/GateForge&lt;/i&gt;&#xA;&lt;/a&gt;&#xA;&lt;p&gt;So, I tried using an open-source toolchain for my next FPGA project. The first feature I checked in&#xA;Yosys was SystemVerilog interfaces, but unfortunately, they were not supported. This presents a&#xA;significant limitation in structuring a complex project effectively. Obviously, we need a framework&#xA;to address this. MyHDL, Magma, and Chisel all sound promising, but who says I can&amp;rsquo;t create my own?&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
