{"nodes":["clk input","rst input","mode input","op1 input","op2 input","result output","u_adder submodule","u_subtractor submodule"],"edge_attrs":[],"connectivity":[[4,3,4,3,2,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","x input","y input","z input","quotient output","difference output","u_divider submodule","u_subtractor submodule"],"edge_attrs":[],"connectivity":[[2,3,4,7,7,8],[7,7,8,8,5,6]]}
{"nodes":["clk input","a input","b input","op_sel input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"edge_attrs":[],"connectivity":[[1,2,1,2,1,2,1,2,7,6,8,5],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_bitwise_and submodule"],"edge_attrs":[],"connectivity":[[2,3,2,3,1,6,5],[5,5,6,6,4,4,4]]}
{"nodes":["clk input","rst input","mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule"],"edge_attrs":[],"connectivity":[[3,4,3,4,2,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["a input","b input","product output","GPP0 submodule","GPP1 submodule","GPP2 submodule","GPP3 submodule","A4BS0 submodule","A4BS1 submodule","A4BS2 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"edge_attrs":[],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,12,9,5,7,6,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","S0 submodule","S1 submodule","S2 submodule","S3 submodule","S4 submodule","S5 submodule","S6 submodule","S7 submodule"],"edge_attrs":[],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,11,7,8,5,9,10,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"edge_attrs":[],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,7,9,12,10,11,8,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","product output","SAA0 submodule","SAA1 submodule","SAA2 submodule","SAA3 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,4,5,3,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","control_signal input","count output","u_toggle_logic submodule","u_counter_logic submodule","u_counter_register submodule"],"edge_attrs":[],"connectivity":[[1,3,5,1,4,0,5],[3,4,4,5,5,5,2]]}
{"nodes":["op_code input","a input","b input","result output","zero output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule"],"edge_attrs":[],"connectivity":[[1,2,1,2,1,2,1,2,7,5,0,8,6,7,5,0,8,6],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","zero output","u_adder submodule","u_subtractor submodule","u_and_bit submodule","u_or_bit submodule","u_xor_bit submodule"],"edge_attrs":[],"connectivity":[[2,1,2,1,2,1,2,1,2,1,5,7,9,6,8,5,7,9,6,8],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_operator submodule"],"edge_attrs":[],"connectivity":[[3,2,3,2,3,2,1,6,7,5,1],[5,5,6,6,7,7,7,4,4,4,4]]}
{"nodes":["X input","Y input","P output","GP0 submodule","GP1 submodule","GP2 submodule","GP3 submodule","GP4 submodule","GP5 submodule","GP6 submodule","GP7 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,7,9,8,5,3,6,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["X input","Y input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,3,0,1,4,0,1,5,0,1,6,0,7,1,0,8,1,0,1,9,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["X input","Y input","P output","add1 submodule","add2 submodule","add3 submodule"],"edge_attrs":[],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["X input","Y input","P output","adder_0 submodule","adder_1 submodule","adder_2 submodule"],"edge_attrs":[],"connectivity":[[1,0,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","and_logical submodule","or_logical submodule"],"edge_attrs":[],"connectivity":[[3,2,3,2,3,2,3,2,5,8,6,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","op input","result output","adder submodule","subtractor submodule","and_op submodule","or_op submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,5,4,7,6],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","zero output","decoder submodule","manager submodule"],"edge_attrs":[],"connectivity":[[3,4,2,7,0,1,8,8],[7,7,7,8,8,8,5,6]]}
{"nodes":["clk input","rst input","opcode input","data_a input","data_b input","result output","valid output","add_module submodule","sub_module submodule","mul_module submodule","div_module submodule"],"edge_attrs":[],"connectivity":[[3,4,3,4,3,4,3,4,10,8,7,9,10],[7,7,8,8,9,9,10,10,5,5,5,5,6]]}
{"nodes":["A input","B input","gt output","lt output","eq output","bc0 submodule","bc1 submodule","bc2 submodule","bc3 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,1,0,1,0,6,7,8,5,6,7,8,5,6,8,5,7],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["a input","b input","op input","result output","carry_borrow output","and_unit submodule","or_unit submodule","add_unit submodule","sub_unit submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,2,8,5,7,6,7,2,8],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["in input","code output","valid output","cb7 submodule","cb6 submodule","cb5 submodule","cb4 submodule","cb3 submodule","cb2 submodule","cb1 submodule","cb0 submodule"],"edge_attrs":[],"connectivity":[[0,0,0,0,0,0,0,0,10,9,7,6,3,8,4,5,0],[3,4,5,6,7,8,9,10,1,1,1,1,1,1,1,1,2]]}
{"nodes":["temp_sensor input","smoke_sensor input","alarm_out output","comp_temp submodule","or_gate submodule"],"edge_attrs":[],"connectivity":[[0,1,3,4],[3,4,4,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"edge_attrs":[],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,7,4,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,7,6,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","gen1 submodule","gen2 submodule"],"edge_attrs":[],"connectivity":[[0,1,4,3],[3,4,2,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","sum0 output","sum1 output","sum2 output","sum3 output","au0 submodule","au1 submodule","au2 submodule","au3 submodule"],"edge_attrs":[],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule"],"edge_attrs":[],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["en input","rot_dir input","in_data input","out_data output","lr submodule","rr submodule"],"edge_attrs":[],"connectivity":[[2,2,1,0,2,5,4],[4,5,3,3,3,3,3]]}
{"nodes":["clk input","rst input","mode input","enable input","count output","counter_inst submodule"],"edge_attrs":[],"connectivity":[[2,3,0,1,5],[5,5,5,5,4]]}
{"nodes":["clk input","reset input","d0 input","d1 input","load0 input","load1 input","q0 output","q1 output","latch0 submodule","latch1 submodule"],"edge_attrs":[],"connectivity":[[2,4,0,1,5,3,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["clk input","rst input","load0 input","load1 input","data0 input","data1 input","shift0 input","shift1 input","out0 output","out1 output","sr0 submodule","sr1 submodule"],"edge_attrs":[],"connectivity":[[0,1,6,2,4,7,0,1,3,5,10,11],[10,10,10,10,10,11,11,11,11,11,8,9]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"edge_attrs":[],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","Cin input","Sum output","Cout output","add0 submodule","add1 submodule","add2 submodule","add3 submodule"],"edge_attrs":[],"connectivity":[[1,2,0,5,1,0,1,6,0,1,7,0,5,8,7,6,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","op input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,1,0,7,5,2,6,5,2,6],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["clk input","sel input","d0 input","d1 input","d2 input","data_out output","mux0 submodule","mux1 submodule","mux2 submodule"],"edge_attrs":[],"connectivity":[[1,2,0,3,1,0,1,0,4,7,6,1,8],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","hold0 submodule","hold1 submodule","hold2 submodule","hold3 submodule"],"edge_attrs":[],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,10,1,8,9,7],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","pc submodule","ps submodule"],"edge_attrs":[],"connectivity":[[2,0,2,0,4,1,5],[4,4,5,5,5,5,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","duty_ctrl submodule","pulse_gen submodule"],"edge_attrs":[],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["a input","b input","equal output","comp8_inst1 submodule","comp8_inst2 submodule","comp8_inst3 submodule","comp8_inst4 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,5,4,6,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["x input","y input","prod output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,6,3,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["din input","dout output","br1 submodule","br2 submodule"],"edge_attrs":[],"connectivity":[[0,2,3],[2,3,1]]}
{"nodes":["a input","b input","ctrl input","sum output","adder submodule"],"edge_attrs":[],"connectivity":[[0,1,4],[4,4,3]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_module_25 submodule","pwm_module_50 submodule","pwm_module_75 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_duty_25 submodule","pwm_duty_50 submodule","pwm_duty_75 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_counter submodule","u_comparator submodule"],"edge_attrs":[],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["a input","b input","multc input","y output","msb output","lsb output","zero output","mult_signed submodule","mult_unsigned submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,2,7,8,2,7,8,2,7,8,2,7,8],[7,7,8,8,3,3,3,4,4,4,5,5,5,6,6,6]]}
{"nodes":["clk input","rst input","en input","count_out output","overflow output","u_count_control submodule","u_overflow_detection submodule"],"edge_attrs":[],"connectivity":[[0,2,1,5,5,6],[5,5,5,6,3,4]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add submodule","subtract submodule","bitwise_and submodule","bitwise_or submodule"],"edge_attrs":[],"connectivity":[[4,3,4,3,4,3,4,3,7,9,6,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp_slice1 submodule","comp_slice2 submodule","comp_slice3 submodule","comp_slice4 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,7,8,6,5,7,8,6,5,7,8,6,5],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["A input","B input","Bin input","D output","Bout output","SUB1 submodule","SUB2 submodule","SUB3 submodule","SUB4 submodule"],"edge_attrs":[],"connectivity":[[2,1,0,1,5,0,1,6,0,7,1,0,7,6,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,3,1,4,0,3,1,4,3,5],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["clk input","reset input","out output","init submodule","increment submodule"],"edge_attrs":[],"connectivity":[[1,0,3,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","reset input","up_down input","count output","u_counter_logic submodule","u_counter_register submodule"],"edge_attrs":[],"connectivity":[[1,2,0,5,1,0,4,5],[4,4,4,4,5,5,5,3]]}
{"nodes":["clk input","reset input","out output","init submodule","transition submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,3,4],[3,3,4,4,4,2]]}
{"nodes":["rst_n input","clk input","valid_count input","out output","u_counter_logic submodule","u_output_register submodule"],"edge_attrs":[],"connectivity":[[1,0,2,1,0,4,2,5],[4,4,4,5,5,5,5,3]]}
{"nodes":["clk input","rst_n input","Q output","reg_inst submodule","logic_inst submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,3,4],[3,3,4,4,4,2]]}
{"nodes":["CLK_in input","RST input","CLK_50 output","CLK_10 output","CLK_1 output","clk_div_50 submodule","clk_div_10 submodule","clk_div_1 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst_n input","clk_div output","u_counter submodule","u_clk_average submodule","u_clk_adjustment submodule"],"edge_attrs":[],"connectivity":[[0,1,0,3,1,0,3,1,5,4],[3,3,4,4,4,5,5,5,2,2]]}
{"nodes":["clk input","rst_n input","clk_div output","u_pos_counter submodule","u_neg_counter submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["clk input","rst_n input","clk_div output","u_counter submodule","u_clk_divider submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,3,4],[3,3,4,4,4,2]]}
{"nodes":["a input","b input","aluc input","r output","zero output","carry output","negative output","overflow output","flag output","add submodule","addu submodule","sub submodule","and1 submodule","or1 submodule","xor1 submodule","nor1 submodule","slt_inst submodule","sltu_inst submodule","sll submodule","srl submodule","sra submodule","lui_inst submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,14,21,18,17,11,13,20,19,10,9,12,16,15,14,21,18,17,11,13,20,19,10,9,12,16,15,9,10,14,21,18,17,11,13,20,19,10,9,12,16,15,9,10,0,1,2],[9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,18,18,19,19,20,20,21,3,3,3,3,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,4,4,4,4,5,5,6,6,6,6,6,6,6,6,6,6,6,6,6,7,7,8,8,8]]}
{"nodes":["clk input","rst input","a input","b input","c output","u_multiplier submodule","u_accumulator submodule"],"edge_attrs":[],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","fetch input","data input","ins output","ad1 output","ad2 output","ins1 submodule","ins2 submodule"],"edge_attrs":[],"connectivity":[[0,3,2,1,0,3,2,1,7,7,8],[7,7,7,7,8,8,8,8,4,5,6]]}
{"nodes":["clk input","freq input","wave_out output","cnt submodule","wg submodule"],"edge_attrs":[],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["clk input","rst_n input","wave output","state_inst submodule","wave_inst submodule"],"edge_attrs":[],"connectivity":[[4,0,1,0,1,3,4],[3,3,3,4,4,4,2]]}
{"nodes":["clk input","d input","sel input","q output","u0 submodule","u1 submodule","u2 submodule"],"edge_attrs":[],"connectivity":[[0,1,4,0,0,5,4,6,5,1],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["clk input","d input","q output","u0 submodule","u1 submodule","u2 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,3,0,4,5],[3,3,4,4,5,5,2]]}
{"nodes":["in input","ctrl input","out output","ins_17 submodule","ins_16 submodule","ins_15 submodule","ins_14 submodule","ins_13 submodule","ins_12 submodule","ins_11 submodule","ins_10 submodule","ins_27 submodule","ins_26 submodule","ins_25 submodule","ins_24 submodule","ins_23 submodule","ins_22 submodule","ins_21 submodule","ins_20 submodule","ins_07 submodule","ins_06 submodule","ins_05 submodule","ins_04 submodule","ins_03 submodule","ins_02 submodule","ins_01 submodule","ins_00 submodule"],"edge_attrs":[],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,3,1,4,1,5,3,1,4,6,1,5,7,1,8,6,1,7,9,1,10,8,1,11,1,12,11,1,12,13,1,14,13,1,15,14,1,15,16,1,17,16,1,18,17,1,22,23,19,25,24,26,20,21],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,13,14,14,14,15,15,15,16,16,16,17,17,17,18,18,18,19,19,20,20,20,21,21,21,22,22,22,23,23,23,24,24,24,25,25,25,26,26,26,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","a0 input","a1 input","b0 input","c0 output","c1 output","pe0 submodule","pe1 submodule"],"edge_attrs":[],"connectivity":[[2,0,4,1,4,0,3,1,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","rst input","instr_mem input","reg_file input","res_reg_file output","fetch submodule","decode submodule","execute submodule","memory submodule","writeback submodule"],"edge_attrs":[],"connectivity":[[0,2,1,5,0,0,6,3,0,7,0,8,9],[5,5,5,6,6,7,7,7,8,8,9,9,4]]}
{"nodes":["clk input","rst input","a0 input","a1 input","a2 input","a3 input","b0 input","c0 output","c1 output","c2 output","c3 output","pe0 submodule","pe1 submodule","pe2 submodule","pe3 submodule"],"edge_attrs":[],"connectivity":[[2,0,6,1,6,0,3,1,4,6,0,1,6,0,1,5,11,12,13,14],[11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,7,8,9,10]]}
{"nodes":["clk input","rst input","instr_mem input","reg_file input","out_reg_file output","fetch submodule","execute submodule","writeback submodule"],"edge_attrs":[],"connectivity":[[0,2,1,0,5,3,0,6,7],[5,5,5,6,6,6,7,7,4]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_out output","u_counter submodule","u_data_accumulator submodule","u_valid_output submodule"],"edge_attrs":[],"connectivity":[[0,1,3,6,0,1,3,2,6,0,1,3,6,8,7],[6,6,6,6,7,7,7,7,7,8,8,8,8,4,5]]}
{"nodes":["clk input","rst input","dividend input","divisor input","sign input","opn_valid input","res_ready input","res_valid output","result output","abs_dividend submodule","neg_divisor_mod submodule","ctrl submodule","res_mgmt submodule"],"edge_attrs":[],"connectivity":[[4,2,4,3,5,1,9,0,10,11,0,1,6,12,11],[9,9,10,10,11,11,11,11,11,12,12,12,12,7,8]]}
{"nodes":["A input","B input","result output","odd output","prep submodule","div_op submodule"],"edge_attrs":[],"connectivity":[[1,0,4,5,5],[4,4,5,2,3]]}
{"nodes":["A input","B input","result output","odd output","ctrl submodule"],"edge_attrs":[],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["A input","B input","D output","B_out output","adder_inst submodule"],"edge_attrs":[],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["A input","B input","Diff output","B_out output","S1 submodule","S2 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,4,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["A input","B input","D output","B_out output","sub0 submodule","sub1 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,0,4,5,4,5],[4,4,5,5,2,2,3,3]]}
{"nodes":["A input","B input","D output","B_out output","sub1 submodule","sub2 submodule","sub3 submodule","sub4 submodule"],"edge_attrs":[],"connectivity":[[1,0,1,4,0,1,0,5,1,0,6,6,7,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","A_greater output","A_equal output","A_less output","sub_inst submodule"],"edge_attrs":[],"connectivity":[[1,0,5,1,0,5],[5,5,2,3,3,4]]}
{"nodes":["A input","B input","S output","C32 output","CLA1 submodule","CLA2 submodule"],"edge_attrs":[],"connectivity":[[1,0,4,0,1,5,4,5,4],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["a input","b input","cin input","sum output","cout output","rca1 submodule","csa_slice1 submodule","csa_slice2 submodule","csa_slice3 submodule"],"edge_attrs":[],"connectivity":[[0,1,2,0,1,5,6,0,1,7,0,1,6,7,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["a input","b input","Cin input","y output","Co output","add8_inst1 submodule","add8_inst2 submodule"],"edge_attrs":[],"connectivity":[[0,1,6,2,1,0,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","FA0 submodule","FA1 submodule","FA2 submodule","FA3 submodule","FA4 submodule","FA5 submodule","FA6 submodule","FA7 submodule"],"edge_attrs":[],"connectivity":[[2,1,0,0,5,1,0,1,6,0,1,7,8,0,1,0,1,9,10,0,1,0,11,1,5,6,8,11,9,10,12,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","start input","ain input","bin input","yout output","done output","ctrl submodule","reg_unit submodule","mul_unit submodule"],"edge_attrs":[],"connectivity":[[0,1,2,7,3,2,0,4,1,7,2,0,1,8,9,8,7],[7,7,7,8,8,8,8,8,8,9,9,9,9,9,5,5,6]]}
