//! nvic.rs
//! 
//! implementation of the nested vector interrupt controller for armv7m
