Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 00:07:33 2025
| Host         : Y_ELMenshawy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     167         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (175)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (358)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (175)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Display/toggleClock/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Multiplication/M2_reg[7]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: clk_out/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (358)
--------------------------------------------------
 There are 358 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  370          inf        0.000                      0                  370           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           370 Endpoints
Min Delay           370 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.922ns  (logic 5.705ns (31.834%)  route 12.217ns (68.166%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.152     8.085 r  Multiplication/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.817     8.902    Multiplication/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.326     9.228 r  Multiplication/segments_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.813    10.041    Multiplication/segments_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    10.165 r  Multiplication/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.004    12.168    Multiplication/Display/in1[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152    12.320 r  Multiplication/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864    14.185    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    17.922 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.922    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.693ns  (logic 5.476ns (30.947%)  route 12.218ns (69.053%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.152     8.085 r  Multiplication/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.817     8.902    Multiplication/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.326     9.228 r  Multiplication/segments_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.813    10.041    Multiplication/segments_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    10.165 r  Multiplication/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.004    12.168    Multiplication/Display/in1[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    12.292 r  Multiplication/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865    14.158    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.693 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.693    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.499ns  (logic 5.677ns (32.445%)  route 11.821ns (67.555%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.152     8.085 r  Multiplication/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.817     8.902    Multiplication/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.326     9.228 r  Multiplication/segments_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.813    10.041    Multiplication/segments_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    10.165 r  Multiplication/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.804    11.968    Multiplication/Display/in1[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.154    12.122 r  Multiplication/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.669    13.791    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.499 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.499    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.474ns  (logic 5.451ns (31.193%)  route 12.024ns (68.807%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.152     8.085 r  Multiplication/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.817     8.902    Multiplication/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.326     9.228 r  Multiplication/segments_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.813    10.041    Multiplication/segments_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124    10.165 r  Multiplication/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.804    11.968    Multiplication/Display/in1[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    12.092 r  Multiplication/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    13.964    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.474 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.474    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.386ns  (logic 5.475ns (31.492%)  route 11.911ns (68.508%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.057 r  Multiplication/segments_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.712     8.769    Multiplication/segments_OBUF[6]_inst_i_18_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.893 r  Multiplication/segments_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799     9.692    Multiplication/segments_OBUF[6]_inst_i_7_n_0
    SLICE_X45Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.816 r  Multiplication/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.964    11.780    Multiplication/Display/in1[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    11.932 r  Multiplication/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.717    13.649    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    17.386 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.386    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.096ns  (logic 5.230ns (30.591%)  route 11.866ns (69.409%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.969     7.933    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.057 r  Multiplication/segments_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.712     8.769    Multiplication/segments_OBUF[6]_inst_i_18_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.893 r  Multiplication/segments_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799     9.692    Multiplication/segments_OBUF[6]_inst_i_7_n_0
    SLICE_X45Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.816 r  Multiplication/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.964    11.780    Multiplication/Display/in1[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    11.904 r  Multiplication/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672    13.576    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.096 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.096    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/resultant_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.886ns  (logic 5.241ns (31.040%)  route 11.645ns (68.960%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  Multiplication/resultant_reg[14]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Multiplication/resultant_reg[14]/Q
                         net (fo=11, routed)          1.305     1.724    Multiplication/resultant[14]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.299     2.023 r  Multiplication/segments_OBUF[6]_inst_i_99/O
                         net (fo=5, routed)           1.372     3.395    Multiplication/segments_OBUF[6]_inst_i_99_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  Multiplication/segments_OBUF[6]_inst_i_90/O
                         net (fo=6, routed)           0.893     4.412    Multiplication/segments_OBUF[6]_inst_i_90_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.536 r  Multiplication/segments_OBUF[6]_inst_i_77/O
                         net (fo=6, routed)           0.980     5.517    Multiplication/segments_OBUF[6]_inst_i_77_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.641 r  Multiplication/segments_OBUF[6]_inst_i_65/O
                         net (fo=6, routed)           1.199     6.840    Multiplication/segments_OBUF[6]_inst_i_65_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  Multiplication/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.972     7.936    Multiplication/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.060 r  Multiplication/segments_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.811     8.870    Multiplication/segments_OBUF[6]_inst_i_30_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  Multiplication/segments_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.798     9.792    Multiplication/segments_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.916 r  Multiplication/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.506    11.422    Multiplication/Display/in1[0]
    SLICE_X65Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.546 r  Multiplication/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809    13.355    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.886 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.886    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/toggler/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enable[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.456ns (55.407%)  route 3.587ns (44.593%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  Display/toggler/count_reg[1]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Display/toggler/count_reg[1]/Q
                         net (fo=9, routed)           1.760     2.179    Display/toggler/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.325     2.504 r  Display/toggler/enable_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.331    enable_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.043 r  enable_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.043    enable[3]
    W4                                                                r  enable[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/toggler/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enable[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.477ns (56.634%)  route 3.428ns (43.366%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  Display/toggler/count_reg[1]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Display/toggler/count_reg[1]/Q
                         net (fo=9, routed)           1.765     2.184    Display/toggler/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.327     2.511 r  Display/toggler/enable_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.174    enable_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.905 r  enable_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.905    enable[2]
    V4                                                                r  enable[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/toggler/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enable[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.221ns (53.832%)  route 3.620ns (46.168%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  Display/toggler/count_reg[1]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Display/toggler/count_reg[1]/Q
                         net (fo=9, routed)           1.760     2.179    Display/toggler/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.299     2.478 r  Display/toggler/enable_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.338    enable_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.841 r  enable_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.841    enable[0]
    U2                                                                r  enable[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Multiplication/acc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Multiplication/resultant_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.427%)  route 0.065ns (31.573%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE                         0.000     0.000 r  Multiplication/acc_reg[10]/C
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Multiplication/acc_reg[10]/Q
                         net (fo=2, routed)           0.065     0.206    Multiplication/acc_reg[10]
    SLICE_X41Y16         FDRE                                         r  Multiplication/resultant_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/acc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Multiplication/resultant_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  Multiplication/acc_reg[0]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Multiplication/acc_reg[0]/Q
                         net (fo=2, routed)           0.114     0.255    Multiplication/acc_reg[0]
    SLICE_X43Y13         FDRE                                         r  Multiplication/resultant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNR/Deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE                         0.000     0.000 r  BTNR/Deb/q2_reg/C
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  BTNR/Deb/q2_reg/Q
                         net (fo=2, routed)           0.131     0.259    BTNR/Deb/q2
    SLICE_X28Y16         FDCE                                         r  BTNR/Deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/acc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Multiplication/resultant_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE                         0.000     0.000 r  Multiplication/acc_reg[9]/C
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Multiplication/acc_reg[9]/Q
                         net (fo=2, routed)           0.123     0.264    Multiplication/acc_reg[9]
    SLICE_X41Y15         FDRE                                         r  Multiplication/resultant_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Multiplication/resultant_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE                         0.000     0.000 r  Multiplication/acc_reg[8]/C
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Multiplication/acc_reg[8]/Q
                         net (fo=2, routed)           0.125     0.266    Multiplication/acc_reg[8]
    SLICE_X41Y15         FDRE                                         r  Multiplication/resultant_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/Sync/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  BTNC/Sync/META_reg/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BTNC/Sync/META_reg/Q
                         net (fo=1, routed)           0.116     0.280    BTNC/Sync/META
    SLICE_X47Y18         FDCE                                         r  BTNC/Sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/Sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE                         0.000     0.000 r  BTNL/Sync/META_reg/C
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BTNL/Sync/META_reg/Q
                         net (fo=1, routed)           0.116     0.280    BTNL/Sync/META_reg_n_0
    SLICE_X31Y17         FDCE                                         r  BTNL/Sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Sync/META_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE                         0.000     0.000 r  BTNC/Deb/q2_reg/C
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNC/Deb/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    BTNC/Deb/q2
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  BTNC/Deb/META_i_1/O
                         net (fo=1, routed)           0.000     0.285    BTNC/Sync/t1
    SLICE_X46Y18         FDCE                                         r  BTNC/Sync/META_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Multiplication/acc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Multiplication/resultant_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  Multiplication/acc_reg[1]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Multiplication/acc_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    Multiplication/acc_reg[1]
    SLICE_X41Y13         FDRE                                         r  Multiplication/resultant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/Deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDCE                         0.000     0.000 r  BTNC/Deb/q1_reg/C
    SLICE_X45Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNC/Deb/q1_reg/Q
                         net (fo=2, routed)           0.171     0.312    BTNC/Deb/q1
    SLICE_X47Y18         FDCE                                         r  BTNC/Deb/q2_reg/D
  -------------------------------------------------------------------    -------------------





