$date
	Sat Oct 07 12:37:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD2Dec_tb $end
$scope module UUT $end
$var wire 1 ! Preset $end
$var wire 1 " Reset_n $end
$var wire 4 # in [3:0] $end
$var reg 10 $ out [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
0"
0!
$end
#20
b1111111110 $
1"
#40
b1111111101 $
b1 #
#60
b1111111011 $
b10 #
#80
b1111110111 $
b11 #
#100
b1111101111 $
b100 #
#120
b1111011111 $
b101 #
#140
b1110111111 $
b110 #
#160
b1101111111 $
b111 #
#180
b1011111111 $
b1000 #
#200
b111111111 $
b1001 #
#220
b1111111111 $
b1010 #
#240
b1011 #
#260
b1100 #
#280
b1101 #
#300
b1110 #
#320
b1111 #
#340
b1111 $
1!
#360
b0 $
0"
#410
