# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../ips/display/vga_clk_generator" \
"vga_timing_generator_tb_time_impl.v" \

# Do not sort compile order
nosort
