<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/black-parrot/bp_me/src/v/wormhole/bp_me_addr_to_cce_id.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">bp_me_addr_to_cce_id</span>
<a name="l-2"></a> <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-3"></a> <span class="kn">import</span> <span class="nn">bp_common_aviary_pkg::*</span><span class="p">;</span>
<a name="l-4"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">bp_params_e</span> <span class="n">bp_params_p</span> <span class="o">=</span> <span class="n">e_bp_inv_cfg</span>
<a name="l-5"></a>   <span class="no">`declare_bp_proc_params</span><span class="p">(</span><span class="n">bp_params_p</span><span class="p">)</span>
<a name="l-6"></a>   <span class="p">)</span>
<a name="l-7"></a>  <span class="p">(</span><span class="k">input</span> <span class="p">[</span><span class="n">paddr_width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">paddr_i</span>
<a name="l-8"></a>
<a name="l-9"></a>   <span class="p">,</span> <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">cce_id_width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cce_id_o</span>
<a name="l-10"></a>   <span class="p">);</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="n">bp_global_addr_s</span> <span class="n">global_addr_li</span><span class="p">;</span>
<a name="l-13"></a><span class="n">bp_local_addr_s</span>  <span class="n">local_addr_li</span><span class="p">;</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="k">assign</span> <span class="n">global_addr_li</span> <span class="o">=</span> <span class="n">paddr_i</span><span class="p">;</span>
<a name="l-16"></a><span class="k">assign</span> <span class="n">local_addr_li</span>  <span class="o">=</span> <span class="n">paddr_i</span><span class="p">;</span>
<a name="l-17"></a>
<a name="l-18"></a>  <span class="c1">// CCE: CC -&gt; MC -&gt; CAC -&gt; SAC -&gt; IOC</span>
<a name="l-19"></a><span class="k">localparam</span> <span class="n">max_cc_cce_lp</span>  <span class="o">=</span> <span class="n">num_core_p</span><span class="p">;</span>
<a name="l-20"></a><span class="k">localparam</span> <span class="n">max_mc_cce_lp</span>  <span class="o">=</span> <span class="n">max_cc_cce_lp</span> <span class="o">+</span> <span class="n">num_l2e_p</span><span class="p">;</span>
<a name="l-21"></a><span class="k">localparam</span> <span class="n">max_cac_cce_lp</span> <span class="o">=</span> <span class="n">max_mc_cce_lp</span> <span class="o">+</span> <span class="n">num_cacc_p</span><span class="p">;</span>
<a name="l-22"></a><span class="k">localparam</span> <span class="n">max_sac_cce_lp</span> <span class="o">=</span> <span class="n">max_cac_cce_lp</span> <span class="o">+</span> <span class="n">num_sacc_p</span><span class="p">;</span>
<a name="l-23"></a><span class="k">localparam</span> <span class="n">max_ioc_cce_lp</span> <span class="o">=</span> <span class="n">max_sac_cce_lp</span> <span class="o">+</span> <span class="n">num_io_p</span><span class="p">;</span>
<a name="l-24"></a>
<a name="l-25"></a><span class="kt">wire</span> <span class="n">external_io_v_li</span> <span class="o">=</span> <span class="p">(</span><span class="n">global_addr_li</span><span class="p">.</span><span class="n">did</span> <span class="o">&gt;</span> <span class="m">&#39;1</span><span class="p">);</span>
<a name="l-26"></a><span class="kt">wire</span> <span class="n">local_addr_v_li</span> <span class="o">=</span> <span class="p">(</span><span class="n">paddr_i</span> <span class="o">&lt;</span> <span class="n">dram_base_addr_gp</span><span class="p">);</span>
<a name="l-27"></a><span class="kt">wire</span> <span class="n">dram_addr_v_li</span> <span class="o">=</span> <span class="p">(</span><span class="n">paddr_i</span> <span class="o">&gt;=</span> <span class="n">dram_base_addr_gp</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">paddr_i</span> <span class="o">&lt;</span> <span class="n">coproc_base_addr_gp</span><span class="p">);</span>
<a name="l-28"></a><span class="kt">wire</span> <span class="n">core_local_addr_v_li</span> <span class="o">=</span> <span class="n">local_addr_v_li</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">local_addr_li</span><span class="p">.</span><span class="n">cce</span> <span class="o">&lt;</span> <span class="n">num_core_p</span><span class="p">);</span>   
<a name="l-29"></a>     
<a name="l-30"></a><span class="k">localparam</span> <span class="n">block_offset_lp</span> <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">cce_block_width_p</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span>
<a name="l-31"></a><span class="k">localparam</span> <span class="n">lg_lce_sets_lp</span> <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">lce_sets_p</span><span class="p">);</span>
<a name="l-32"></a><span class="k">localparam</span> <span class="n">lg_num_cce_lp</span> <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_cce_p</span><span class="p">);</span>
<a name="l-33"></a>
<a name="l-34"></a><span class="c1">// convert miss address (excluding block offset bits) into CCE ID</span>
<a name="l-35"></a><span class="c1">// For now, assume all CCE&#39;s have ID [0,num_core_p-1] and addresses are striped</span>
<a name="l-36"></a><span class="c1">// at the cache block granularity</span>
<a name="l-37"></a><span class="kt">logic</span> <span class="p">[</span><span class="n">lg_lce_sets_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">hash_addr_li</span><span class="p">;</span>
<a name="l-38"></a><span class="kt">logic</span> <span class="p">[</span><span class="n">lg_num_cce_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cce_dst_id_lo</span><span class="p">;</span>
<a name="l-39"></a><span class="k">assign</span> <span class="n">hash_addr_li</span> <span class="o">=</span> <span class="p">{</span><span class="o">&lt;&lt;</span> <span class="p">{</span><span class="n">paddr_i</span><span class="p">[</span><span class="n">block_offset_lp</span><span class="o">+:</span><span class="n">lg_lce_sets_lp</span><span class="p">]}};</span>
<a name="l-40"></a><span class="n">bsg_hash_bank</span>
<a name="l-41"></a>  <span class="p">#(.</span><span class="n">banks_p</span><span class="p">(</span><span class="n">num_cce_p</span><span class="p">)</span> <span class="c1">// number of CCE&#39;s to spread way groups over</span>
<a name="l-42"></a>    <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="n">lg_lce_sets_lp</span><span class="p">)</span> <span class="c1">// width of address input</span>
<a name="l-43"></a>    <span class="p">)</span>
<a name="l-44"></a>  <span class="n">addr_to_cce_id</span>
<a name="l-45"></a>   <span class="p">(.</span><span class="n">i</span><span class="p">(</span><span class="n">hash_addr_li</span><span class="p">)</span>
<a name="l-46"></a>    <span class="p">,.</span><span class="n">bank_o</span><span class="p">(</span><span class="n">cce_dst_id_lo</span><span class="p">)</span>
<a name="l-47"></a>    <span class="p">,.</span><span class="n">index_o</span><span class="p">()</span>
<a name="l-48"></a>    <span class="p">);</span>
<a name="l-49"></a>
<a name="l-50"></a><span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-51"></a>  <span class="n">cce_id_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-52"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">external_io_v_li</span> <span class="o">||</span> <span class="p">(</span><span class="n">core_local_addr_v_li</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">local_addr_li</span><span class="p">.</span><span class="n">dev</span> <span class="o">==</span> <span class="n">host_dev_gp</span><span class="p">)))</span>
<a name="l-53"></a>    <span class="c1">// Stripe by 4kiB page, start at io CCE id</span>
<a name="l-54"></a>    <span class="n">cce_id_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">num_io_p</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
<a name="l-55"></a>               <span class="o">?</span> <span class="n">max_sac_cce_lp</span> <span class="o">+</span> <span class="n">paddr_i</span><span class="p">[</span><span class="n">page_offset_width_p</span><span class="o">+:</span><span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_io_p</span><span class="p">)]</span>
<a name="l-56"></a>               <span class="o">:</span> <span class="n">max_sac_cce_lp</span><span class="p">;</span>
<a name="l-57"></a>  <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">local_addr_v_li</span><span class="p">)</span>
<a name="l-58"></a>    <span class="c1">// Split uncached I/O region by max 128 cores</span>
<a name="l-59"></a>    <span class="n">cce_id_o</span> <span class="o">=</span> <span class="n">local_addr_li</span><span class="p">.</span><span class="n">cce</span><span class="p">;</span>
<a name="l-60"></a>  <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dram_addr_v_li</span><span class="p">)</span>
<a name="l-61"></a>    <span class="c1">// Stripe by cache line</span>
<a name="l-62"></a>    <span class="n">cce_id_o</span><span class="p">[</span><span class="mi">0</span><span class="o">+:</span><span class="n">lg_num_cce_lp</span><span class="p">]</span> <span class="o">=</span> <span class="n">cce_dst_id_lo</span><span class="p">;</span>
<a name="l-63"></a>  <span class="k">else</span>
<a name="l-64"></a>    <span class="n">cce_id_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">num_sacc_p</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
<a name="l-65"></a>               <span class="o">?</span> <span class="n">max_cac_cce_lp</span> <span class="o">+</span> <span class="n">paddr_i</span><span class="p">[</span><span class="n">paddr_width_p</span><span class="o">-</span><span class="n">io_noc_did_width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">-:</span> <span class="p">(</span><span class="n">num_sacc_p</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">?</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_sacc_p</span><span class="p">)</span> <span class="o">:</span> <span class="mi">1</span><span class="p">)]</span>
<a name="l-66"></a>               <span class="o">:</span> <span class="n">max_cac_cce_lp</span><span class="p">;</span>
<a name="l-67"></a>     
<a name="l-68"></a>   
<a name="l-69"></a><span class="k">end</span>
<a name="l-70"></a>
<a name="l-71"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>