<stg><name>pseudoHeaderConstructionNew<512></name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:16 %specpipeline_ln1048 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln1048"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2">
<![CDATA[
entry:17 %state_1_load = load i2 %state_1

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:18 %header_idx_1_load = load i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="header_idx_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256">
<![CDATA[
entry:19 %p_Val2_42 = load i256 %header_header_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
entry:20 %hasBody_load = load i1 %hasBody

]]></Node>
<StgValue><ssdm name="hasBody_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:21 %switch_ln1053 = switch i2 %state_1_load, void, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln1053"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0 %tmp_i_324 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_shift2pseudoFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_324"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1177 = br i1 %tmp_i_324, void %._crit_edge7.i, void

]]></Node>
<StgValue><ssdm name="br_ln1177"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="0">
<![CDATA[
:0 %txEng_shift2pseudoFifo_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo

]]></Node>
<StgValue><ssdm name="txEng_shift2pseudoFifo_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="577">
<![CDATA[
:1 %tmp_data_V_3 = trunc i577 %txEng_shift2pseudoFifo_read_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:2 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_shift2pseudoFifo_read_1, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:3 %tmp_273 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_1_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4 %icmp_ln82_1 = icmp_eq  i17 %tmp_273, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0 %p_Result_199 = partset i512 @llvm.part.set.i512.i256, i512 %tmp_data_V_3, i256 %p_Val2_42, i32 0, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln85_1 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:2 %store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln86 = br void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="65" op_0_bw="65" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:1 %tmp_s = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %txEng_shift2pseudoFifo_read_1, i32 512, i32 576

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:4 %xor_ln1183 = xor i1 %tmp_last_V, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1183"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:5 %select_ln1183_cast_i = select i1 %xor_ln1183, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln1183_cast_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:6 %store_ln1183 = store i2 %select_ln1183_cast_i, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln1183"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:0 %br_ln1188 = br void %pseudoHeaderConstructionNew<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln1188"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:0 %tmp_270 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_1_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %icmp_ln82 = icmp_eq  i17 %tmp_270, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0 %p_Result_196 = partset i512 @llvm.part.set.i512.i256, i512 0, i256 %p_Val2_42, i32 0, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln85 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:2 %store_ln85 = store i16 %add_ln85, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln86 = br void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:1 %select_ln1123 = select i1 %hasBody_load, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln1123"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:3 %store_ln1126 = store i2 %select_ln1123, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln1126"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:6 %win_shift_V_load = load i4 %win_shift_V

]]></Node>
<StgValue><ssdm name="win_shift_V_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:7 %icmp_ln1068 = icmp_eq  i4 %win_shift_V_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0 %tmp_28_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_shift2pseudoFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1190 = br i1 %tmp_28_i, void %._crit_edge8.i, void

]]></Node>
<StgValue><ssdm name="br_ln1190"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="0">
<![CDATA[
:0 %txEng_shift2pseudoFifo_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo

]]></Node>
<StgValue><ssdm name="txEng_shift2pseudoFifo_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1 %tmp_last_V_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_shift2pseudoFifo_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1194 = br i1 %tmp_last_V_7, void %._crit_edge9.i, void

]]></Node>
<StgValue><ssdm name="br_ln1194"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln1196 = store i2 0, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln1196"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1197 = br void %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln1197"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:0 %br_ln1198 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln1198"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8.i:0 %br_ln1199 = br void %pseudoHeaderConstructionNew<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln1199"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i104P0A, i104 %txEng_tcpMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1056 = br i1 %tmp_i, void %._crit_edge3.i, void

]]></Node>
<StgValue><ssdm name="br_ln1056"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0 %tmp_29_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txEng_tcpTupleFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1056 = br i1 %tmp_29_i, void %._crit_edge3.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1056"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="104" op_0_bw="104" op_1_bw="104" op_2_bw="0">
<![CDATA[
_ifconv:0 %txEng_tcpMetaFifo_read = read i104 @_ssdm_op_Read.ap_fifo.volatile.i104P0A, i104 %txEng_tcpMetaFifo

]]></Node>
<StgValue><ssdm name="txEng_tcpMetaFifo_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1 %tmp_win_shift_V = partselect i4 @_ssdm_op_PartSelect.i4.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 80, i32 83

]]></Node>
<StgValue><ssdm name="tmp_win_shift_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2 %tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 84, i32 99

]]></Node>
<StgValue><ssdm name="tmp_length_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
_ifconv:3 %tmp_ack_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 100

]]></Node>
<StgValue><ssdm name="tmp_ack_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
_ifconv:4 %tmp_rst_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 101

]]></Node>
<StgValue><ssdm name="tmp_rst_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
_ifconv:5 %tmp_syn_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 102

]]></Node>
<StgValue><ssdm name="tmp_syn_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
_ifconv:6 %tmp_fin_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 103

]]></Node>
<StgValue><ssdm name="tmp_fin_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
_ifconv:7 %txEng_tcpTupleFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txEng_tcpTupleFifo

]]></Node>
<StgValue><ssdm name="txEng_tcpTupleFifo_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:8 %tmp_srcIp_V = trunc i96 %txEng_tcpTupleFifo_read

]]></Node>
<StgValue><ssdm name="tmp_srcIp_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp_dstIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %txEng_tcpTupleFifo_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_dstIp_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ifconv:10 %store_ln162 = store i16 0, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:11 %p_Result_188 = partset i256 @llvm.part.set.i256.i32, i256 %p_Val2_42, i32 %tmp_srcIp_V, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:12 %p_Result_189 = partset i256 @llvm.part.set.i256.i32, i256 %p_Result_188, i32 %tmp_dstIp_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:13 %len_V = add i16 %tmp_length_V, i16 20

]]></Node>
<StgValue><ssdm name="len_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14 %p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:15 %trunc_ln674 = trunc i16 %len_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16 %p_Result_491_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_491_i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17 %p_Result_492_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_492_i"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18 %p_Result_493_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_493_i"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="104">
<![CDATA[
_ifconv:19 %trunc_ln674_7 = trunc i104 %txEng_tcpMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln674_7"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20 %p_Result_495_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_495_i"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21 %p_Result_496_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_Result_496_i"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22 %p_Result_497_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_497_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23 %p_Result_498_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_498_i"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:24 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %txEng_tcpTupleFifo_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="112" op_0_bw="112" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="8">
<![CDATA[
_ifconv:25 %tmp_91_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i8.i8.i8.i8.i8.i8.i8.i8.i32.i8.i8, i8 %p_Result_498_i, i8 %p_Result_497_i, i8 %p_Result_496_i, i8 %p_Result_495_i, i8 %trunc_ln674_7, i8 %p_Result_493_i, i8 %p_Result_492_i, i8 %p_Result_491_i, i32 %tmp, i8 %trunc_ln674, i8 %p_Result_i

]]></Node>
<StgValue><ssdm name="tmp_91_i"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="112" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:26 %p_Result_190 = partset i256 @_ssdm_op_PartSet.i256.i256.i112.i32.i32, i256 %p_Result_189, i112 %tmp_91_i, i32 80, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:27 %store_ln1072 = store i4 %tmp_win_shift_V, i4 %win_shift_V

]]></Node>
<StgValue><ssdm name="store_ln1072"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:28 %icmp_ln1068_3 = icmp_eq  i4 %tmp_win_shift_V, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %and_ln1068_1 = and i1 %tmp_syn_V, i1 %icmp_ln1068_3

]]></Node>
<StgValue><ssdm name="and_ln1068_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:30 %select_ln1068_4 = select i1 %and_ln1068_1, i3 6, i3 7

]]></Node>
<StgValue><ssdm name="select_ln1068_4"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:31 %select_ln1068_3 = select i1 %tmp_syn_V, i3 %select_ln1068_4, i3 5

]]></Node>
<StgValue><ssdm name="select_ln1068_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:32 %zext_ln1068 = zext i3 %select_ln1068_3

]]></Node>
<StgValue><ssdm name="zext_ln1068"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:33 %p_Result_191 = partset i256 @llvm.part.set.i256.i4, i256 %p_Result_190, i4 %zext_ln1068, i32 196, i32 199

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:34 %p_Result_192 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_191, i32 200, i1 %tmp_fin_V

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:35 %p_Result_193 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_192, i32 201, i1 %tmp_syn_V

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:36 %p_Result_194 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_193, i32 202, i1 %tmp_rst_V

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:37 %p_Result_195 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_194, i32 204, i1 %tmp_ack_V

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38 %xor_ln946 = xor i1 %tmp_syn_V, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln946"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:39 %icmp_ln1095 = icmp_ne  i16 %tmp_length_V, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1095"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40 %and_ln1095 = and i1 %icmp_ln1095, i1 %xor_ln946

]]></Node>
<StgValue><ssdm name="and_ln1095"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ifconv:41 %store_ln1095 = store i1 %and_ln1095, i1 %hasBody

]]></Node>
<StgValue><ssdm name="store_ln1095"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42 %store_ln1096 = store i1 %tmp_syn_V, i1 %isSYN

]]></Node>
<StgValue><ssdm name="store_ln1096"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:43 %p_Result_510_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_510_i"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %p_Result_511_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Result_511_i"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:45 %tmp_94_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 0, i8 %p_Result_511_i, i8 %p_Result_510_i

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:46 %p_Result_s = partset i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32, i256 %p_Result_195, i32 %tmp_94_i, i32 208, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
_ifconv:47 %store_ln414 = store i256 %p_Result_s, i256 %header_header_V_1

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:48 %select_ln1102 = select i1 %and_ln1095, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1102"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ifconv:49 %store_ln1104 = store i2 %select_ln1102, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln1104"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:50 %br_ln1112 = br void %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln1112"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0 %br_ln1113 = br void %pseudoHeaderConstructionNew<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:0 %currWord_data_V = phi i512 %p_Result_199, void, i512 %tmp_data_V_3, void

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="577" op_0_bw="577" op_1_bw="65" op_2_bw="512">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:2 %p_08 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp_s, i512 %currWord_data_V

]]></Node>
<StgValue><ssdm name="p_08"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:3 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %p_08

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_i_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i:7 %br_ln1187 = br void %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln1187"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:0 %sendWord_data_V_8 = phi i512 %p_Result_196, void, i512 0, void

]]></Node>
<StgValue><ssdm name="sendWord_data_V_8"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:2 %sendWord_last_V = xor i1 %hasBody_load, i1 1

]]></Node>
<StgValue><ssdm name="sendWord_last_V"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:4 %isSYN_load = load i1 %isSYN

]]></Node>
<StgValue><ssdm name="isSYN_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:5 %p_Result_197 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %sendWord_data_V_8, i32 1049602, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:8 %zext_ln232 = zext i4 %win_shift_V_load

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="16">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:9 %tmp_93_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 0, i8 %zext_ln232, i16 771

]]></Node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:10 %p_Result_198 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %p_Result_197, i32 %tmp_93_i, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:11 %sendWord_data_V_6 = select i1 %isSYN_load, i512 %p_Result_198, i512 %sendWord_data_V_8

]]></Node>
<StgValue><ssdm name="sendWord_data_V_6"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:12 %and_ln1068 = and i1 %isSYN_load, i1 %icmp_ln1068

]]></Node>
<StgValue><ssdm name="and_ln1068"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:13 %sendWord_data_V_7 = select i1 %and_ln1068, i512 %p_Result_197, i512 %sendWord_data_V_6

]]></Node>
<StgValue><ssdm name="sendWord_data_V_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:14 %select_ln1068 = select i1 %and_ln1068, i37 68719476735, i37 137438953471

]]></Node>
<StgValue><ssdm name="select_ln1068"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:15 %sendWord_keep_V = select i1 %isSYN_load, i37 %select_ln1068, i37 4294967295

]]></Node>
<StgValue><ssdm name="sendWord_keep_V"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="37">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:16 %sext_ln173 = sext i37 %sendWord_keep_V

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="24" op_3_bw="40" op_4_bw="512">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:17 %p_09 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i24.i40.i512, i1 %sendWord_last_V, i24 0, i40 %sext_ln173, i512 %sendWord_data_V_7

]]></Node>
<StgValue><ssdm name="p_09"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:18 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %p_09

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv:19 %br_ln1173 = br void %pseudoHeaderConstructionNew<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln1173"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %txEng_shift2pseudoFifo_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0">
<![CDATA[
pseudoHeaderConstructionNew<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
