==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Analyzing design file 'stencil.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.47 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.14 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
INFO: [XFORM 203-510] Pipelining loop 'stencil_label2' (stencil.c:5) in function 'stencil' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stencil_label2' (stencil.c:5) in function 'stencil' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'stencil_label3' (stencil.c:4) in function 'stencil' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'stencil_label4' (stencil.c:4) in function 'stencil' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil' (stencil.c:3:24)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.221 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'stencil_label1' (stencil.c:4:9) in function 'stencil'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_Pipeline_stencil_label1_stencil_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stencil_label1_stencil_label2'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_Pipeline_stencil_label1_stencil_label2' (loop 'stencil_label1_stencil_label2'): Unable to schedule 'load' operation ('orig_load_1', stencil.c:12) on array 'orig' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_Pipeline_stencil_label1_stencil_label2' (loop 'stencil_label1_stencil_label2'): Unable to schedule 'load' operation ('orig_load_3', stencil.c:12) on array 'orig' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_Pipeline_stencil_label1_stencil_label2' (loop 'stencil_label1_stencil_label2'): Unable to schedule 'load' operation ('orig_load_5', stencil.c:12) on array 'orig' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'orig'.
WARNING: [HLS 200-885] The II Violation in module 'stencil_Pipeline_stencil_label1_stencil_label2' (loop 'stencil_label1_stencil_label2'): Unable to schedule 'load' operation ('orig_load_7', stencil.c:12) on array 'orig' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'orig'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'stencil_label1_stencil_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_Pipeline_stencil_label1_stencil_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_Pipeline_stencil_label1_stencil_label2' pipeline 'stencil_label1_stencil_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_Pipeline_stencil_label1_stencil_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil/orig' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil/sol' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil/filter' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.230 GB.
