Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 14 19:01:10 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                33354        0.010        0.000                      0                33354        3.750        0.000                       0                 12958  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.278        0.000                      0                33354        0.010        0.000                      0                33354        3.750        0.000                       0                 12958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 1.550ns (17.418%)  route 7.349ns (82.582%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.464     9.511    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.635 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_54/O
                         net (fo=1, routed)           0.550    10.185    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_54_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_12__1/O
                         net (fo=4, routed)           1.624    11.933    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_12__1_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.523    12.702    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKBWRCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.211    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.550ns (17.599%)  route 7.257ns (82.401%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.335     9.382    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X17Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.506 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_24__1/O
                         net (fo=1, routed)           0.436     9.942    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_24__1_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_3/O
                         net (fo=4, routed)           1.775    11.841    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_3_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.526    12.705    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 1.550ns (17.634%)  route 7.240ns (82.366%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.432     9.478    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.602 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_73/O
                         net (fo=1, routed)           0.435    10.037    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_73_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_17__0/O
                         net (fo=4, routed)           1.662    11.824    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_17__0_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.523    12.702    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKBWRCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    12.211    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.550ns (17.578%)  route 7.268ns (82.422%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.127     9.173    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.297 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_51/O
                         net (fo=1, routed)           0.599     9.896    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_51_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.020 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_14/O
                         net (fo=4, routed)           1.832    11.852    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_14_n_0
    RAMB18_X4Y4          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.662    12.841    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X4Y4          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/CLKBWRCLK
                         clock pessimism              0.129    12.970    
                         clock uncertainty           -0.154    12.816    
    RAMB18_X4Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.250    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_4880_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 1.386ns (15.792%)  route 7.390ns (84.208%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.741     3.035    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X20Y21         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_4880_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_4880_pp0_iter3_reg_reg[0]/Q
                         net (fo=15, routed)          0.695     4.248    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_4880_pp0_iter3_reg
    SLICE_X20Y20         LUT3 (Prop_lut3_I1_O)        0.124     4.372 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_151_6_reg_5016[5]_i_3/O
                         net (fo=6, routed)           0.513     4.885    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_5_reg_5012_reg[0]
    SLICE_X20Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.009 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_3762[7]_i_2/O
                         net (fo=8, routed)           0.895     5.904    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_79__0_2
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.028 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_109__0/O
                         net (fo=109, routed)         0.977     7.005    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_109__0_n_0
    SLICE_X30Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.129 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_68__0/O
                         net (fo=174, routed)         1.286     8.415    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_68__0_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.124     8.539 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_66/O
                         net (fo=1, routed)           0.556     9.095    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_66_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.124     9.219 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_26/O
                         net (fo=1, routed)           0.543     9.762    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_26_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.886 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_4/O
                         net (fo=4, routed)           1.926    11.811    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q34_reg_i_4_n_0
    RAMB18_X4Y4          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.660    12.839    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X4Y4          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/CLKARDCLK
                         clock pessimism              0.129    12.968    
                         clock uncertainty           -0.154    12.814    
    RAMB18_X4Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.248    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 1.550ns (17.736%)  route 7.189ns (82.264%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.199     9.245    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.369 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_53__0/O
                         net (fo=1, routed)           0.623     9.992    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_53__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.116 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_11__0/O
                         net (fo=4, routed)           1.657    11.773    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_11__0_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.523    12.702    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKBWRCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.211    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.550ns (17.792%)  route 7.162ns (82.208%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.378     9.424    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X23Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.548 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_43__0/O
                         net (fo=1, routed)           0.439     9.987    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_43__0_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_9__0/O
                         net (fo=4, routed)           1.635    11.746    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_9__0_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.526    12.705    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 1.550ns (17.839%)  route 7.139ns (82.161%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.740     3.034    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X23Y20         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  ZAES_i/AES_Full_0/inst/tmp_153_7_reg_5030_pp0_iter4_reg_reg[0]/Q
                         net (fo=16, routed)          0.870     4.360    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg_8
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.146     4.506 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_86__0/O
                         net (fo=6, routed)           0.785     5.291    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_6_reg_5021_pp0_iter4_reg_reg[0]_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328     5.619 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/reg_4178[7]_i_4/O
                         net (fo=2, routed)           0.462     6.081    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/tmp_153_5_reg_5012_pp0_iter4_reg_reg[0]
    SLICE_X22Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.205 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0/O
                         net (fo=111, routed)         0.599     6.804    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_83__0_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.928 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0/O
                         net (fo=143, routed)         0.995     7.923    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_84__0_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.047 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0/O
                         net (fo=155, routed)         1.345     9.391    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_49__0_n_0
    SLICE_X16Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.515 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_35__0/O
                         net (fo=1, routed)           0.417     9.933    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_35__0_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_6__0/O
                         net (fo=4, routed)           1.666    11.723    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg_i_6__0_n_0
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.526    12.705    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/ap_clk
    RAMB18_X2Y11         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_s_reg_5127_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 2.020ns (23.282%)  route 6.656ns (76.718%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.744     3.038    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X19Y19         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_s_reg_5127_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.456     3.494 f  ZAES_i/AES_Full_0/inst/tmp_153_s_reg_5127_pp0_iter5_reg_reg[0]/Q
                         net (fo=5, routed)           1.054     4.548    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/state_0_95_reg_5163_reg[7]_1
    SLICE_X20Y19         LUT3 (Prop_lut3_I0_O)        0.150     4.698 f  ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/state_0_96_reg_5419[7]_i_6/O
                         net (fo=7, routed)           0.597     5.295    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_87_2
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.328     5.623 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_138__0/O
                         net (fo=6, routed)           1.052     6.675    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_138__0_n_0
    SLICE_X19Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.827 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_86/O
                         net (fo=1, routed)           0.681     7.508    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_86_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.840 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_31/O
                         net (fo=1, routed)           0.609     8.449    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q30_reg_2
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.573 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_i_7/O
                         net (fo=21, routed)          0.952     9.525    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/tmp_151_12_reg_5499_reg[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.150     9.675 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_i_38/O
                         net (fo=2, routed)           0.500    10.175    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_i_38_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.503 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_i_10/O
                         net (fo=16, routed)          1.211    11.714    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[3]
    RAMB18_X2Y10         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.523    12.702    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y10         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/CLKBWRCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.211    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_148_3_reg_4901_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 1.576ns (18.002%)  route 7.179ns (81.998%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.738     3.032    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X17Y23         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_148_3_reg_4901_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_fdre_C_Q)         0.456     3.488 f  ZAES_i/AES_Full_0/inst/tmp_148_3_reg_4901_pp0_iter5_reg_reg[0]/Q
                         net (fo=6, routed)           1.040     4.528    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1379_ap_start_reg_i_16_0
    SLICE_X16Y24         LUT4 (Prop_lut4_I2_O)        0.152     4.680 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_94_reg_5243[7]_i_3/O
                         net (fo=5, routed)           0.779     5.459    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_1_reg_4893_pp0_iter5_reg_reg[0]
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.807 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_206/O
                         net (fo=1, routed)           0.946     6.753    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_206_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_178/O
                         net (fo=9, routed)           0.692     7.569    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_178_n_0
    SLICE_X14Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.693 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_102/O
                         net (fo=8, routed)           0.766     8.459    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_102_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.583 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_40/O
                         net (fo=6, routed)           0.751     9.334    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_4859_pp0_iter6_reg_reg[1]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_36/O
                         net (fo=3, routed)           0.990    10.448    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_3
    SLICE_X22Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.572 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.215    11.787    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[5]
    RAMB18_X0Y10         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       1.608    12.787    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    13.016    
                         clock uncertainty           -0.154    12.862    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.296    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.135%)  route 0.178ns (48.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.559     0.895    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y49         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/Q
                         net (fo=1, routed)           0.178     1.213    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg[10]
    SLICE_X52Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.258 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.258    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[10]
    SLICE_X52Y50         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.821     1.187    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y50         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.091     1.248    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.602%)  route 0.215ns (60.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.552     0.888    ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X45Y84         FDRE                                         r  ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.215     1.244    ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_0_in
    SLICE_X51Y83         FDRE                                         r  ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.813     1.179    ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X51Y83         FDRE                                         r  ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.075     1.219    ZAES_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_4_46_reg_1230_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_4_46_reg_1230_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.554     0.890    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X53Y15         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_4_46_reg_1230_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_4_46_reg_1230_reg[4]/Q
                         net (fo=1, routed)           0.217     1.248    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_4_46_reg_1230[4]
    SLICE_X49Y17         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_4_46_reg_1230_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.821     1.187    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X49Y17         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_4_46_reg_1230_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.222    ZAES_i/AES_Full_0/inst/state_1_4_46_reg_1230_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.428%)  route 0.164ns (52.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.563     0.899    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y48         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[22]/Q
                         net (fo=1, routed)           0.164     1.211    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[21]
    SLICE_X45Y50         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.825     1.191    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y50         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.019     1.180    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.187%)  route 0.184ns (42.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.578     0.914    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X58Y50         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[26]/Q
                         net (fo=1, routed)           0.184     1.246    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg_n_0_[26]
    SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.344 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000     1.344    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[26]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.853     1.219    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X58Y49         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.121     1.310    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.000%)  route 0.160ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.563     0.899    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y48         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/Q
                         net (fo=1, routed)           0.160     1.207    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[19]
    SLICE_X45Y50         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.825     1.191    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y50         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][20]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.012     1.173    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.565     0.901    ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y47         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.097    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X34Y47         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.831     1.197    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X34Y47         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.564     0.900    ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y46         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.096    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X34Y46         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.830     1.196    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X34Y46         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.554     0.890    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y60         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.086    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X36Y60         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.822     1.188    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X36Y60         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X36Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.553     0.889    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y62         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.085    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X36Y62         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12959, routed)       0.820     1.186    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X36Y62         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.902    
    SLICE_X36Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.049    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1379/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y0   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q16_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y0   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q16_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q44_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_1845/decipher_U/InvMixColumns_decdEe_rom_U/q44_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_1675/cipher_U/MixColumns_cipher_rom_U/q8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  ZAES_i/AES_Full_0/inst/grp_MixColumns_fu_1675/cipher_U/MixColumns_cipher_rom_U/q8_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_1760/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_1760/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y44  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y63  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y63  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



