#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan  4 19:24:43 2021
# Process ID: 11160
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12952 D:\BELGELER\PROJERLER\VVADO\VERLOG\mux2to_1\mux2to_1.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 705.348 ; gain = 106.879
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Mon Jan  4 19:26:11 2021] Launched synth_1...
Run output will be captured here: D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Jan  4 19:28:10 2021] Launched impl_1...
Run output will be captured here: D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.runs/impl_1/runme.log
reset_run impl_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mux2to_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 795.887 ; gain = 90.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux2to_1' [D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/mux2to_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux2to_1' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/mux2to_1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 838.961 ; gain = 133.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 838.961 ; gain = 133.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 838.961 ; gain = 133.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1197.047 ; gain = 491.348
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1197.047 ; gain = 491.348
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v w ]
add_files D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v
update_compile_order -fileset sources_1
set_property top d_filipflop [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1233.387 ; gain = 1.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd_filipflop' [D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_filipflop' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1273.039 ; gain = 40.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1273.039 ; gain = 40.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1273.039 ; gain = 40.930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.039 ; gain = 40.930
file mkdir D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/d_filipflop.v w ]
add_files -fileset sim_1 D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/d_filipflop.v
update_compile_order -fileset sim_1
set_property top d_filipflop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/dff_tb.v w ]
add_files -fileset sim_1 D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/dff_tb.v
update_compile_order -fileset sim_1
set_property top dff_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top dff_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_filipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ae698d297ad140e6abafb41e82e84d57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dff_tb_behav xil_defaultlib.dff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_filipflop
Compiling module xil_defaultlib.dff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dff_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim/xsim.dir/dff_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  4 20:08:36 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dff_tb_behav -key {Behavioral:sim_1:Functional:dff_tb} -tclbatch {dff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1315.965 ; gain = 9.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sources_1/new/d_filipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_filipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.srcs/sim_1/new/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ae698d297ad140e6abafb41e82e84d57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dff_tb_behav xil_defaultlib.dff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_filipflop
Compiling module xil_defaultlib.dff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BELGELER/PROJERLER/VVADO/VERLOG/mux2to_1/mux2to_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dff_tb_behav -key {Behavioral:sim_1:Functional:dff_tb} -tclbatch {dff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1317.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 20:19:13 2021...
