LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY sevenSegmentDriver IS
    PORT (
        mClk: IN STD_LOGIC; -- master clock input
        mClr: IN STD_LOGIC;
        digit1dataIn: IN STD_LOGIC_VECTOR(3 downto 0); -- digit one rightmost
        digit2dataIn: IN STD_LOGIC_VECTOR(3 downto 0);
        digit3dataIn: IN STD_LOGIC_VECTOR(3 downto 0);
        digit4dataIn: IN STD_LOGIC_VECTOR(3 downto 0);
        digit5dataIn: IN STD_LOGIC_VECTOR(3 downto 0); -- digit five leftmost
        wr: IN STD_LOGIC; -- write digit data
       -- digitDataOut: OUT STD_LOGIC_VECTOR(7 downto 0);
        currentDigitDataOut: OUT STD_LOGIC_VECTOR(3 downto 0);
        digit1strobeOut: OUT STD_LOGIC;
        digit2strobeOut: OUT STD_LOGIC;
        digit3strobeOut: OUT STD_LOGIC;
        digit4strobeOut: OUT STD_LOGIC;
        digit5strobeOut: OUT STD_LOGIC
        );
END sevenSegmentDriver;

ARCHITECTURE sevenSegmentDriver_arch OF sevenSegmentDriver IS
   
   COMPONENT sevenSegmentHexDecCharacterGenerator
        PORT(
            dataIn: IN STD_LOGIC_VECTOR(3 downto 0);
            invOut: IN STD_LOGIC;
            segmentDataOut: OUT STD_LOGIC_VECTOR(6 downto 0)
        );
    END COMPONENT;
    
    -- DATA input
    SIGNAL digit1data: STD_LOGIC_VECTOR(3 downto 0);
    SIGNAL digit2data: STD_LOGIC_VECTOR(3 downto 0);
    SIGNAL digit3data: STD_LOGIC_VECTOR(3 downto 0);
    SIGNAL digit4data: STD_LOGIC_VECTOR(3 downto 0);
    SIGNAL digit5data: STD_LOGIC_VECTOR(3 downto 0);
    SIGNAL currentDigitData: STD_LOGIC_VECTOR(3 downto 0);
    
    SIGNAL digitIndex: STD_LOGIC_VECTOR(2 downto 0);
    SIGNAL invSegmentOutput: STD_LOGIC;
    
    
BEGIN
    PROCESS (mClr, mClk, wr)
    BEGIN
        if (mClr = '1') then
            digitIndex <= "000";
            digit1data <= "0000";
            digit2data <= "0000";
            digit3data <= "0000";
            digit4data <= "0000";
            digit5data <= "0000";
            invSegmentOutput <= '0';
        elsif (mClk'EVENT and mClk = '1' and wr = '1') then
            digit1data <= digit1dataIn;
            digit2data <= digit2dataIn;
            digit3data <= digit3dataIn;
            digit4data <= digit4dataIn;
            digit5data <= digit5dataIn;
        elsif (mClk'EVENT and mClk = '1') then
            --if (digitIndex /= 5) then
            --    digitIndex <= digitIndex + "001";
            --else
           --     digitIndex <= "000";
            --end if;
            if (digitIndex = 0) then
				currentDigitData <= digit1data;
				invSegmentOutput <= '1';
				digitIndex <= "001";
			elsif (digitIndex = 1) then
				currentDigitData <= digit2data;
				invSegmentOutput <= '1';
				digitIndex <= "010";
			elsif (digitIndex = 2) then
				currentDigitData <= digit3data;
				invSegmentOutput <= '0';
				digitIndex <= "011";
			elsif (digitIndex = 3) then
				currentDigitData <= digit4data;
				invSegmentOutput <= '0';
				digitIndex <= "100";
			elsif (digitIndex = 4) then
				currentDigitData <= digit5data;
				invSegmentOutput <= '0';
				digitIndex <= "000";
			end if;
        end if;
        
        
        
    END PROCESS;
    
    --dig1gen: sevenSegmentHexDecCharacterGenerator PORT MAP(currentDigitData, invSegmentOutput , digitDataOut);
    currentDigitDataOut <= currentDigitData;
    
    digit1strobeOut <= '0' when (digitIndex = 0) else '1'; -- common anode
    digit2strobeOut <= '0' when (digitIndex = 1) else '1'; -- common anode
    digit3strobeOut <= '1' when (digitIndex = 2) else '0'; -- common cathode
    digit4strobeOut <= '1' when (digitIndex = 3) else '0'; -- common cathode
    digit5strobeOut <= '1' when (digitIndex = 4) else '0'; -- common cathode
    
END sevenSegmentDriver_arch;