5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mem3.vcd -o mem3.cdd -v mem3.v
3 0 $root $root NA 0 0 1
3 0 main main mem3.v 1 21 1
2 1 6 8000c 1 3d 121002 0 0 1 2 2 $u0
1 mem 3 18b000f 2 2 2 0 0 6 0 3 4 1 336 3 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 1000aa aa aa 101aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
1 a 4 83000f 1 0 0 0 1 1 2
4 1 0 0
3 1 main.$u0 main.$u0 mem3.v 0 10 1
2 2 7 130016 1 0 20004 0 0 1 4 0
2 3 7 e000e 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 4 7 d000f 0 23 400 0 3 mem
2 5 7 b000b 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 6 7 a000c 0 23 400 0 5 mem
2 7 7 80008 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 8 7 70009 0 23 400 0 7 mem
2 9 7 50005 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 10 7 40006 0 23 400 0 9 mem
2 11 7 40009 0 58 400 8 10
2 12 7 4000c 0 58 400 6 11
2 13 7 1000f 0 58 400 4 12
2 14 7 10016 1 37 11006 2 13
2 15 8 130016 1 0 20008 0 0 1 4 1
2 16 8 e000e 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 17 8 d000f 0 23 400 0 16 mem
2 18 8 b000b 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 19 8 a000c 0 23 400 0 18 mem
2 20 8 80008 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 21 8 70009 0 23 400 0 20 mem
2 22 8 50005 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 23 8 40006 0 23 400 0 22 mem
2 24 8 40009 0 58 400 21 23
2 25 8 4000c 0 58 400 19 24
2 26 8 1000f 0 58 400 17 25
2 27 8 10016 1 37 a 15 26
2 28 9 120012 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 29 9 110013 1 23 8 0 28 mem
2 30 9 f000f 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 31 9 e0010 1 23 8 0 30 mem
2 32 9 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 33 9 b000d 1 23 8 0 32 mem
2 34 9 90009 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 35 9 8000a 1 23 8 0 34 mem
2 36 9 8000d 1 58 208 33 35
2 37 9 80010 1 58 208 31 36
2 38 9 50013 1 58 208 29 37
2 39 9 10001 0 1 400 0 0 a
2 40 9 10013 1 37 a 38 39
4 40 0 0
4 27 40 40
4 14 27 27
3 1 main.$u1 main.$u1 mem3.v 0 19 1
