***************************************************************************
                               Status Report
                          Fri Jan 22 17:08:27 2021 ***************************************************************************

Product: Designer
Release: v11.9 SP6
Version: 11.9.6.7
File Name: E:\LWD_NMR\Code\test_clk\test\designer\impl1\top.adb
Design Name: top  Design State: compile
Last Saved: Fri Jan 22 17:08:14 2021

***** Device Data **************************************************

Family: ProASIC3  Die: A3P1000  Package: 208 PQFP
Speed: STD  Voltage: 1.5

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   MIL
Voltage Range:   MIL

***** Import Variables *********************************************

Source File(s) Imported on Fri Jan 22 17:08:22 2021:
        E:\LWD_NMR\Code\test_clk\test\synthesis\top.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: off


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      : E:\LWD_NMR\Code\test_clk\test\synthesis\top.edn
Format      : EDIF
Topcell     : top
Speed grade : STD
Temp        : -55:25:125
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net pll_clk_0/Core_GLB drives no load.
Warning: CMP201: Net pll_clk_0/Core_GLC drives no load.
Warning: CMP201: Net pll_clk_0/LOCK drives no load.
Warning: CMP201: Net pll_clk_0/Core_YB drives no load.
Warning: CMP201: Net pll_clk_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        2

    Total macros optimized  2

There were 0 error(s) and 5 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:     38  Total:  24576   (0.15%)
    IO (W/ clocks)             Used:      3  Total:    154   (1.95%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 28           | 28
    SEQ     | 10           | 10

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 1             | 0            | 0
    Output I/O                            | 2             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 1     | 2      | 0

I/O Placement:

    Locked  :   3 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    11      CLK_NET       Net   : GLA
                          Driver: pll_clk_0/Core
                          Source: ESSENTIAL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    7       INT_NET       Net   : div_fre_0/un1_countlto8_3
                          Driver: div_fre_0/count_RNI4QH7[5]
    7       INT_NET       Net   : div_fre_0/un1_countlto8_2
                          Driver: div_fre_0/count_RNIQIL5[8]
    6       INT_NET       Net   : div_fre_0/count[3]
                          Driver: div_fre_0/count[3]
    5       INT_NET       Net   : div_fre_0/count[0]
                          Driver: div_fre_0/count[0]
    5       INT_NET       Net   : div_fre_0/DWACT_FINC_E[0]
                          Driver: div_fre_0/un3_count_I_10
    5       INT_NET       Net   : div_fre_0/count[4]
                          Driver: div_fre_0/count[4]
    4       INT_NET       Net   : div_fre_0/count[1]
                          Driver: div_fre_0/count[1]
    4       INT_NET       Net   : div_fre_0/count[5]
                          Driver: div_fre_0/count[5]
    4       INT_NET       Net   : div_fre_0/count[6]
                          Driver: div_fre_0/count[6]
    4       INT_NET       Net   : div_fre_0/count[2]
                          Driver: div_fre_0/count[2]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    7       INT_NET       Net   : div_fre_0/un1_countlto8_3
                          Driver: div_fre_0/count_RNI4QH7[5]
    7       INT_NET       Net   : div_fre_0/un1_countlto8_2
                          Driver: div_fre_0/count_RNIQIL5[8]
    6       INT_NET       Net   : div_fre_0/count[3]
                          Driver: div_fre_0/count[3]
    5       INT_NET       Net   : div_fre_0/count[0]
                          Driver: div_fre_0/count[0]
    5       INT_NET       Net   : div_fre_0/DWACT_FINC_E[0]
                          Driver: div_fre_0/un3_count_I_10
    5       INT_NET       Net   : div_fre_0/count[4]
                          Driver: div_fre_0/count[4]
    4       INT_NET       Net   : div_fre_0/count[1]
                          Driver: div_fre_0/count[1]
    4       INT_NET       Net   : div_fre_0/count[5]
                          Driver: div_fre_0/count[5]
    4       INT_NET       Net   : div_fre_0/count[6]
                          Driver: div_fre_0/count[6]
    4       INT_NET       Net   : div_fre_0/count[2]
                          Driver: div_fre_0/count[2]


