
---------- Begin Simulation Statistics ----------
final_tick                                 1118629000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716568                       # Number of bytes of host memory used
host_op_rate                                   214252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.72                       # Real time elapsed on the host
host_tick_rate                              128267748                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1584652                       # Number of instructions simulated
sim_ops                                       1868496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001119                       # Number of seconds simulated
sim_ticks                                  1118629000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.780407                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  147450                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               302273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13055                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            244675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15990                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11150                       # Number of indirect misses.
system.cpu.branchPred.lookups                  365582                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   35716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1083                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1584652                       # Number of instructions committed
system.cpu.committedOps                       1868496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.411829                       # CPI: cycles per instruction
system.cpu.discardedOps                         21087                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             964527                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            230554                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           106477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          191071                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.708301                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          2237258                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1273251     68.14%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10044      0.54%     68.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 329026     17.61%     86.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                256175     13.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1868496                       # Class of committed instruction
system.cpu.tickCycles                         2046187                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                  1011                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6537                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6107                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            99                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        18984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       802880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  817088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.054717                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6641     99.70%     99.70% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6661                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18598000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16194000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             589500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         412096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             426304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       412096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        412096                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            6439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         368393811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12701262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381095073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    368393811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        368393811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        368393811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12701262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            381095073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002183827750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 92                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6102                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5999                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5985                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4668500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17081000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7052.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25802.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      78                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.859649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.948394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.204377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79     46.20%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     15.79%     61.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     14.62%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.85%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.09%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.34%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.75%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.34%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      7.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.845533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.390192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  42368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  383936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  426304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               390528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    349.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1118624500                       # Total gap between requests
system.mem_ctrls.avgGap                      87645.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 25230885.306924812496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12644049.099388625473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5606863.401538847014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         6439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10910500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6170500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9170970500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1694.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27795.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1502945.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2063460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        127418370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        322254240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          541021275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.646745                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    836410250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    245038750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2663220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         37232400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        398200320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          527064900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.170424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1034902750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     46546250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       555695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           555695                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       555695                       # number of overall hits
system.cpu.icache.overall_hits::total          555695                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6439                       # number of overall misses
system.cpu.icache.overall_misses::total          6439                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125897500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125897500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125897500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125897500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       562134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       562134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       562134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       562134                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011455                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011455                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011455                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011455                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19552.337319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19552.337319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19552.337319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19552.337319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6107                       # number of writebacks
system.cpu.icache.writebacks::total              6107                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         6439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119459500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119459500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18552.492623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18552.492623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18552.492623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18552.492623                       # average overall mshr miss latency
system.cpu.icache.replacements                   6107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       555695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          555695                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6439                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       562134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       562134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19552.337319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19552.337319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119459500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119459500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18552.492623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18552.492623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.612179                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              562133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.314849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             71500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   301.612179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.589086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1130706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1130706                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       549642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           549642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       549659                       # number of overall hits
system.cpu.dcache.overall_hits::total          549659                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          278                       # number of overall misses
system.cpu.dcache.overall_misses::total           278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     14241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14241500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14241500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       549908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       549908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       549937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       549937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53539.473684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53539.473684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51228.417266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51228.417266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11869500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11869500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000386                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53983.490566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53983.490566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53952.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53952.272727                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       313247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          313247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       313342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       313342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52536.842105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52536.842105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4645500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4645500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52196.629213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52196.629213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       236395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         236395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9250500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9250500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54096.491228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54096.491228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6799000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6799000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55276.422764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55276.422764                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.413793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.413793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       425000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       425000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        53125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        53125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           185.230262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              563887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2540.031532                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            134000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   185.230262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.180889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.180889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.216797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1128112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1128112                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1118629000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
