<profile>

<section name = "Vivado HLS Report for 'rx_driver'" level="0">
<item name = "Date">Sun Feb 24 21:39:59 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">SBUS_UART_Driver</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">600024, 900003, 600024, 900003, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">225, 225, 9, -, -, 25, no</column>
<column name="- Loop 2">300000, 300000, 1, -, -, 300000, no</column>
<column name="- Loop 3">600000, 600000, 1, -, -, 600000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 145</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 1132, 1440</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 396</column>
<column name="Register">-, -, 135, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="rx_driver_AXI_UART_m_axi_U">rx_driver_AXI_UART_m_axi, 2, 0, 548, 700</column>
<column name="rx_driver_CTRL_s_axi_U">rx_driver_CTRL_s_axi, 0, 0, 36, 40</column>
<column name="rx_driver_SBUS_data_m_axi_U">rx_driver_SBUS_data_m_axi, 2, 0, 548, 700</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ctr_V_1_fu_357_p2">+, 0, 0, 27, 20, 1</column>
<column name="ctr_V_fu_295_p2">+, 0, 0, 26, 19, 1</column>
<column name="index_1_fu_341_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_state1_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state37">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op156_writeresp_state37">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_335_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="tmp_1_fu_289_p2">icmp, 0, 0, 18, 19, 19</column>
<column name="tmp_6_fu_351_p2">icmp, 0, 0, 18, 20, 20</column>
<column name="tmp_fu_330_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXI_UART_AWADDR">41, 8, 32, 256</column>
<column name="AXI_UART_WDATA">38, 7, 32, 224</column>
<column name="AXI_UART_blk_n_AR">9, 2, 1, 2</column>
<column name="AXI_UART_blk_n_AW">9, 2, 1, 2</column>
<column name="AXI_UART_blk_n_B">9, 2, 1, 2</column>
<column name="AXI_UART_blk_n_R">9, 2, 1, 2</column>
<column name="AXI_UART_blk_n_W">9, 2, 1, 2</column>
<column name="SBUS_data_blk_n_AW">9, 2, 1, 2</column>
<column name="SBUS_data_blk_n_B">9, 2, 1, 2</column>
<column name="SBUS_data_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="ap_sig_ioackin_AXI_UART_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_AXI_UART_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_AXI_UART_WREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_SBUS_data_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_SBUS_data_WREADY">9, 2, 1, 2</column>
<column name="index_reg_250">9, 2, 5, 10</column>
<column name="p_014_0_i4_reg_261">9, 2, 20, 40</column>
<column name="p_014_0_i_reg_239">9, 2, 19, 38</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXI_UART_addr_1_read_reg_423">32, 0, 32, 0</column>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="ap_reg_ioackin_AXI_UART_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_AXI_UART_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_AXI_UART_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_SBUS_data_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_SBUS_data_WREADY">1, 0, 1, 0</column>
<column name="firstSample">1, 0, 1, 0</column>
<column name="firstSample_load_reg_383">1, 0, 1, 0</column>
<column name="index_1_reg_435">5, 0, 5, 0</column>
<column name="index_reg_250">5, 0, 5, 0</column>
<column name="p_014_0_i4_reg_261">20, 0, 20, 0</column>
<column name="p_014_0_i_reg_239">19, 0, 19, 0</column>
<column name="tmp_2_reg_440">8, 0, 8, 0</column>
<column name="tmp_reg_428">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_driver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rx_driver, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rx_driver, return value</column>
<column name="m_axi_AXI_UART_AWVALID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWREADY">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWADDR">out, 32, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWLEN">out, 8, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWSIZE">out, 3, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWBURST">out, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWLOCK">out, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWCACHE">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWPROT">out, 3, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWQOS">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWREGION">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_AWUSER">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WVALID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WREADY">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WDATA">out, 32, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WSTRB">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WLAST">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_WUSER">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARVALID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARREADY">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARADDR">out, 32, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARID">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARLEN">out, 8, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARSIZE">out, 3, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARBURST">out, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARLOCK">out, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARCACHE">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARPROT">out, 3, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARQOS">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARREGION">out, 4, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_ARUSER">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RVALID">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RREADY">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RDATA">in, 32, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RLAST">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RID">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RUSER">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_RRESP">in, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_BVALID">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_BREADY">out, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_BRESP">in, 2, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_BID">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_AXI_UART_BUSER">in, 1, m_axi, AXI_UART, pointer</column>
<column name="m_axi_SBUS_data_AWVALID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWREADY">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWADDR">out, 32, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWLEN">out, 8, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWSIZE">out, 3, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWBURST">out, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWLOCK">out, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWCACHE">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWPROT">out, 3, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWQOS">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWREGION">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_AWUSER">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WVALID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WREADY">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WDATA">out, 32, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WSTRB">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WLAST">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_WUSER">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARVALID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARREADY">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARADDR">out, 32, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARID">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARLEN">out, 8, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARSIZE">out, 3, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARBURST">out, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARLOCK">out, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARCACHE">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARPROT">out, 3, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARQOS">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARREGION">out, 4, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_ARUSER">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RVALID">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RREADY">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RDATA">in, 32, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RLAST">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RID">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RUSER">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_RRESP">in, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_BVALID">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_BREADY">out, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_BRESP">in, 2, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_BID">in, 1, m_axi, SBUS_data, pointer</column>
<column name="m_axi_SBUS_data_BUSER">in, 1, m_axi, SBUS_data, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'AXI_UART_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'AXI_UART_addr_req', ../Code/SBUS_driver.cpp:61">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;AXI_UART&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
