Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L zynq_ultra_ps_e_vip_v1_0_14 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_28 -L fifo_generator_v13_2_8 -L axi_data_fifo_v2_1_27 -L axi_crossbar_v2_1_29 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_17 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_30 -L axi_sg_v4_1_16 -L axi_dma_v7_1_29 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_10 -L axi_protocol_converter_v2_1_28 -L axi_clock_converter_v2_1_27 -L blk_mem_gen_v8_4_6 -L axi_dwidth_converter_v2_1_28 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_wrapper_behav xil_defaultlib.Main_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0RACOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0WACOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:503]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0RCOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0WCOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:505]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:531]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:532]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:569]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:572]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:576]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:578]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:580]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:614]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:617]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:621]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:625]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:659]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:662]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:666]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:673]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:704]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:711]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:712]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:715]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:718]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:749]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:756]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:758]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:765]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:794]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:803]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:805]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:808]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:810]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:831]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:833]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:838]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:841]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:844]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:847]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:849]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:850]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:851]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/sim/Main.v:185]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/sim/Main.v:365]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/sim/bd_d575.v:991]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:349]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_29.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_30.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=37,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=37,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=37,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture main_axi_dma_0_0_arch of entity xil_defaultlib.Main_axi_dma_0_0 [main_axi_dma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_HFEVOY
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_axic_fifo(...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_a_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_w_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_b_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_a_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_r_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_axi...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_top...
Compiling module xil_defaultlib.Main_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axi_r...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axi_r...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_a...
Compiling module xil_defaultlib.Main_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1WXCDZB
Compiling module xil_defaultlib.Main_auto_ds_1
Compiling module xil_defaultlib.Main_auto_pc_1
Compiling module xil_defaultlib.s01_couplers_imp_S4TXO1
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_addr_decode...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_splitter(C_...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_decerr_slav...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_crossbar_sa...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_axi_crossba...
Compiling module xil_defaultlib.Main_xbar_0
Compiling module xil_defaultlib.Main_axi_interconnect_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_10.axis_data_fifo_v2_0_10_top(C_FAM...
Compiling module xil_defaultlib.Main_axis_data_fifo_0_0
Compiling architecture behavioral of entity xil_defaultlib.convoluter [\convoluter(image_size=13)\]
Compiling architecture main_convoluter_0_1_arch of entity xil_defaultlib.Main_convoluter_0_1 [main_convoluter_0_1_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture main_rst_ps8_0_96m_0_arch of entity xil_defaultlib.Main_rst_ps8_0_96M_0 [main_rst_ps8_0_96m_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_d575_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_d575_psr_aclk_0_arch of entity xil_defaultlib.bd_d575_psr_aclk_0 [bd_d575_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_YDH7PE
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_d575_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_10FHQ55
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=50...
Compiling module xil_defaultlib.bd_d575_m00arn_0
Compiling module xil_defaultlib.bd_d575_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_d575_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=47...
Compiling module xil_defaultlib.bd_d575_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_d575_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1MOCYB9
Compiling module xil_defaultlib.bd_d575_m00s2a_0
Compiling module xil_defaultlib.bd_d575_s00a2s_0
Compiling module xil_defaultlib.bd_d575_s00mmu_0
Compiling module xil_defaultlib.bd_d575_s00sic_0
Compiling module xil_defaultlib.bd_d575_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_3Z9GA
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_d575_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module xil_defaultlib.bd_d575_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_62DGU8
Compiling module xil_defaultlib.bd_d575_s01a2s_0
Compiling module xil_defaultlib.bd_d575_s01mmu_0
Compiling module xil_defaultlib.bd_d575_s01sic_0
Compiling module xil_defaultlib.bd_d575_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_17143F2
Compiling module xil_defaultlib.bd_d575_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=80...
Compiling module xil_defaultlib.bd_d575_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_d575_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_11YPM2E
Compiling module xil_defaultlib.bd_d575_arsw_0
Compiling module xil_defaultlib.bd_d575_awsw_0
Compiling module xil_defaultlib.bd_d575_bsw_0
Compiling module xil_defaultlib.bd_d575_rsw_0
Compiling module xil_defaultlib.bd_d575_wsw_0
Compiling module xil_defaultlib.switchboards_imp_Z09KT0
Compiling module xil_defaultlib.bd_d575
Compiling module xil_defaultlib.Main_smartconnect_0_1
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14(C_FC...
Compiling module xil_defaultlib.Main_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_wrapper_behav
