// Seed: 2112262226
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wor id_16,
    input wor id_17,
    output wand id_18,
    input supply1 id_19,
    input wand id_20
);
  wire id_22 = id_22;
  assign id_3 = id_14;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output logic id_3,
    input supply1 id_4,
    output logic id_5,
    input tri id_6
);
  initial begin : LABEL_0
    if (1) if (1) id_5 <= 1;
    id_3 <= 1;
    id_3 = 1 == 1;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_2,
      id_6,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_6,
      id_2,
      id_6,
      id_1
  );
endmodule
