{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:04:40 2014 " "Info: Processing started: Fri Jan 24 19:04:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mitutor2 -c tutor2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mitutor2 -c tutor2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/cap4_ex2.bdf " "Warning: Can't analyze file -- file D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/cap4_ex2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tutor2.bdf 1 1 " "Warning: Using design file tutor2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tutor2 " "Info: Found entity 1: tutor2" {  } { { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "tutor2 " "Warning (12300): Found the following files while searching for definition of entity \"tutor2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "tutor2.gdf " "Warning: File: tutor2.gdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 0}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutor2 " "Info: Elaborating entity \"tutor2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst1 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst1\"" {  } { { "tutor2.bdf" "inst1" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 352 62 406 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst2 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst2\"" {  } { { "tutor2.bdf" "inst2" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 168 376 520 264 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9qg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9qg " "Info: Found entity 1: cntr_9qg" {  } { { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9qg lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated " "Info: Elaborating entity \"cntr_9qg\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 44 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 104 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 536 432 608 552 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 592 432 608 608 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info: Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Info: Implemented 121 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:04:43 2014 " "Info: Processing ended: Fri Jan 24 19:04:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:04:45 2014 " "Info: Processing started: Fri Jan 24 19:04:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "tutor2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tutor2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_48Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_48Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { CLK_48Mhz } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48Mhz" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW0_PULSE (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node SW0_PULSE (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { SW0_PULSE } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW0_PULSE" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:inst1\|CLK_400HZ  " "Info: Automatically promoted node LCD_Display:inst1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ~100 " "Info: Destination node LCD_Display:inst1\|CLK_400HZ~100" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ~100 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[1\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[1\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[2\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[2\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[0\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[0\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[3\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[4\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[4\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~312 " "Info: Destination node LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~312" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 60 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { KEY3_ACLR } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY3_ACLR" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 376 -144 24 392 "KEY3_ACLR" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.321 ns register register " "Info: Estimated most critical path is register to register delay of 4.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|CHAR_COUNT\[3\] 1 REG LAB_X48_Y25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y25; Fanout = 11; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns LCD_Display:inst1\|Mux4~364 2 COMB LAB_X48_Y25 3 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X48_Y25; Fanout = 3; COMB Node = 'LCD_Display:inst1\|Mux4~364'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { LCD_Display:inst1|CHAR_COUNT[3] LCD_Display:inst1|Mux4~364 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.379 ns LCD_Display:inst1\|Mux6~363 3 COMB LAB_X49_Y25 1 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.379 ns; Loc. = LAB_X49_Y25; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Mux6~363'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_Display:inst1|Mux4~364 LCD_Display:inst1|Mux6~363 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.150 ns) 2.414 ns LCD_Display:inst1\|Mux6~364 4 COMB LAB_X47_Y25 3 " "Info: 4: + IC(0.885 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LAB_X47_Y25; Fanout = 3; COMB Node = 'LCD_Display:inst1\|Mux6~364'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { LCD_Display:inst1|Mux6~363 LCD_Display:inst1|Mux6~364 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.245 ns) 3.140 ns LCD_Display:inst1\|Selector7~196 5 COMB LAB_X46_Y25 1 " "Info: 5: + IC(0.481 ns) + CELL(0.245 ns) = 3.140 ns; Loc. = LAB_X46_Y25; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector7~196'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { LCD_Display:inst1|Mux6~364 LCD_Display:inst1|Selector7~196 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.705 ns LCD_Display:inst1\|Selector7~197 6 COMB LAB_X46_Y25 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 3.705 ns; Loc. = LAB_X46_Y25; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector7~197'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Selector7~196 LCD_Display:inst1|Selector7~197 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.242 ns) 4.237 ns LCD_Display:inst1\|Selector7~199 7 COMB LAB_X46_Y25 1 " "Info: 7: + IC(0.290 ns) + CELL(0.242 ns) = 4.237 ns; Loc. = LAB_X46_Y25; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector7~199'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { LCD_Display:inst1|Selector7~197 LCD_Display:inst1|Selector7~199 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.321 ns LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 8 REG LAB_X46_Y25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.321 ns; Loc. = LAB_X46_Y25; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[2\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|Selector7~199 LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.171 ns ( 27.10 % ) " "Info: Total cell delay = 1.171 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 72.90 % ) " "Info: Total interconnect delay = 3.150 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { LCD_Display:inst1|CHAR_COUNT[3] LCD_Display:inst1|Mux4~364 LCD_Display:inst1|Mux6~363 LCD_Display:inst1|Mux6~364 LCD_Display:inst1|Selector7~196 LCD_Display:inst1|Selector7~197 LCD_Display:inst1|Selector7~199 LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 536 432 608 552 "LCD_ON" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 592 432 608 608 "LCD_BLON" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "LCD_Display:inst1\|LCD_RW_INT " "Info: Following pins have the same output enable: LCD_Display:inst1\|LCD_RW_INT" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:04:54 2014 " "Info: Processing ended: Fri Jan 24 19:04:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:04:55 2014 " "Info: Processing started: Fri Jan 24 19:04:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:05:00 2014 " "Info: Processing ended: Fri Jan 24 19:05:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:05:01 2014 " "Info: Processing started: Fri Jan 24 19:05:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mitutor2 -c tutor2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_48Mhz " "Info: Assuming node \"CLK_48Mhz\" is an undefined clock" {  } { { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW0_PULSE " "Info: Assuming node \"SW0_PULSE\" is an undefined clock" {  } { { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW0_PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_48Mhz register LCD_Display:inst1\|CHAR_COUNT\[0\] register LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 238.66 MHz 4.19 ns Internal " "Info: Clock \"CLK_48Mhz\" has Internal fmax of 238.66 MHz between source register \"LCD_Display:inst1\|CHAR_COUNT\[0\]\" and destination register \"LCD_Display:inst1\|DATA_BUS_VALUE\[6\]\" (period= 4.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.976 ns + Longest register register " "Info: + Longest register to register delay is 3.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|CHAR_COUNT\[0\] 1 REG LCFF_X48_Y25_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y25_N21; Fanout = 17; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.275 ns) 1.016 ns LCD_Display:inst1\|Mux5~372 2 COMB LCCOMB_X47_Y25_N2 1 " "Info: 2: + IC(0.741 ns) + CELL(0.275 ns) = 1.016 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Mux5~372'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { LCD_Display:inst1|CHAR_COUNT[0] LCD_Display:inst1|Mux5~372 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 1.911 ns LCD_Display:inst1\|Mux5~374 3 COMB LCCOMB_X48_Y25_N8 5 " "Info: 3: + IC(0.457 ns) + CELL(0.438 ns) = 1.911 ns; Loc. = LCCOMB_X48_Y25_N8; Fanout = 5; COMB Node = 'LCD_Display:inst1\|Mux5~374'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { LCD_Display:inst1|Mux5~372 LCD_Display:inst1|Mux5~374 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 2.602 ns LCD_Display:inst1\|LessThan1~119 4 COMB LCCOMB_X48_Y25_N14 4 " "Info: 4: + IC(0.271 ns) + CELL(0.420 ns) = 2.602 ns; Loc. = LCCOMB_X48_Y25_N14; Fanout = 4; COMB Node = 'LCD_Display:inst1\|LessThan1~119'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { LCD_Display:inst1|Mux5~374 LCD_Display:inst1|LessThan1~119 } "NODE_NAME" } } { "d:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 3.492 ns LCD_Display:inst1\|Selector3~164 5 COMB LCCOMB_X46_Y25_N2 1 " "Info: 5: + IC(0.740 ns) + CELL(0.150 ns) = 3.492 ns; Loc. = LCCOMB_X46_Y25_N2; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector3~164'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { LCD_Display:inst1|LessThan1~119 LCD_Display:inst1|Selector3~164 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.892 ns LCD_Display:inst1\|Selector3~165 6 COMB LCCOMB_X46_Y25_N16 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.892 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector3~165'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_Display:inst1|Selector3~164 LCD_Display:inst1|Selector3~165 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.976 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 7 REG LCFF_X46_Y25_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.976 ns; Loc. = LCFF_X46_Y25_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|Selector3~165 LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 38.15 % ) " "Info: Total cell delay = 1.517 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 61.85 % ) " "Info: Total interconnect delay = 2.459 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { LCD_Display:inst1|CHAR_COUNT[0] LCD_Display:inst1|Mux5~372 LCD_Display:inst1|Mux5~374 LCD_Display:inst1|LessThan1~119 LCD_Display:inst1|Selector3~164 LCD_Display:inst1|Selector3~165 LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { LCD_Display:inst1|CHAR_COUNT[0] {} LCD_Display:inst1|Mux5~372 {} LCD_Display:inst1|Mux5~374 {} LCD_Display:inst1|LessThan1~119 {} LCD_Display:inst1|Selector3~164 {} LCD_Display:inst1|Selector3~165 {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.741ns 0.457ns 0.271ns 0.740ns 0.250ns 0.000ns } { 0.000ns 0.275ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 4.746 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_48Mhz\" to destination register is 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.746 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 4 REG LCFF_X46_Y25_N17 2 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.746 ns; Loc. = LCFF_X46_Y25_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.95 % ) " "Info: Total cell delay = 2.323 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 51.05 % ) " "Info: Total interconnect delay = 2.423 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 4.746 ns - Longest register " "Info: - Longest clock path from clock \"CLK_48Mhz\" to source register is 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.746 ns LCD_Display:inst1\|CHAR_COUNT\[0\] 4 REG LCFF_X48_Y25_N21 17 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.746 ns; Loc. = LCFF_X48_Y25_N21; Fanout = 17; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.95 % ) " "Info: Total cell delay = 2.323 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 51.05 % ) " "Info: Total interconnect delay = 2.423 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { LCD_Display:inst1|CHAR_COUNT[0] LCD_Display:inst1|Mux5~372 LCD_Display:inst1|Mux5~374 LCD_Display:inst1|LessThan1~119 LCD_Display:inst1|Selector3~164 LCD_Display:inst1|Selector3~165 LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { LCD_Display:inst1|CHAR_COUNT[0] {} LCD_Display:inst1|Mux5~372 {} LCD_Display:inst1|Mux5~374 {} LCD_Display:inst1|LessThan1~119 {} LCD_Display:inst1|Selector3~164 {} LCD_Display:inst1|Selector3~165 {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.741ns 0.457ns 0.271ns 0.740ns 0.250ns 0.000ns } { 0.000ns 0.275ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW0_PULSE register register lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\] lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\] 420.17 MHz Internal " "Info: Clock \"SW0_PULSE\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.747 ns + Longest register register " "Info: + Longest register to register delay is 1.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\] 1 REG LCFF_X47_Y25_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.414 ns) 0.739 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X47_Y25_N12 2 " "Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.898 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X47_Y25_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.898 ns; Loc. = LCCOMB_X47_Y25_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.969 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X47_Y25_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.969 ns; Loc. = LCCOMB_X47_Y25_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.040 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X47_Y25_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.040 ns; Loc. = LCCOMB_X47_Y25_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.111 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X47_Y25_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.111 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.182 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X47_Y25_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.182 ns; Loc. = LCCOMB_X47_Y25_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.253 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X47_Y25_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.253 ns; Loc. = LCCOMB_X47_Y25_N24; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.663 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X47_Y25_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.663 ns; Loc. = LCCOMB_X47_Y25_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|counter_comb_bita7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.747 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\] 10 REG LCFF_X47_Y25_N27 3 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.747 ns; Loc. = LCFF_X47_Y25_N27; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 81.40 % ) " "Info: Total cell delay = 1.422 ns ( 81.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 18.60 % ) " "Info: Total interconnect delay = 0.325 ns ( 18.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0_PULSE destination 2.646 ns + Shortest register " "Info: + Shortest clock path from clock \"SW0_PULSE\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SW0_PULSE~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SW0_PULSE SW0_PULSE~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\] 3 REG LCFF_X47_Y25_N27 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X47_Y25_N27; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0_PULSE source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"SW0_PULSE\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SW0_PULSE~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SW0_PULSE SW0_PULSE~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\] 3 REG LCFF_X47_Y25_N13 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_9qg:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|counter_comb_bita7 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9qg:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_9qg.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/db/cntr_9qg.tdf" 83 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_48Mhz 6.214 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_48Mhz\") is 6.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.931 ns + Longest pin register " "Info: + Longest pin to register delay is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 376 -144 24 392 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.452 ns) + CELL(0.438 ns) 7.752 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~312 2 COMB LCCOMB_X2_Y17_N22 20 " "Info: 2: + IC(6.452 ns) + CELL(0.438 ns) = 7.752 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.510 ns) 8.931 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(0.669 ns) + CELL(0.510 ns) = 8.931 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.27 % ) " "Info: Total cell delay = 1.810 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.121 ns ( 79.73 % ) " "Info: Total interconnect delay = 7.121 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_48Mhz\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_48Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_48Mhz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_48Mhz CLK_48Mhz~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[17]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_48Mhz DATA_BUS\[0\] LCD_Display:inst1\|DATA_BUS_VALUE\[0\] 11.734 ns register " "Info: tco from clock \"CLK_48Mhz\" to destination pin \"DATA_BUS\[0\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[0\]\" is 11.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 4.746 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to source register is 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.746 ns LCD_Display:inst1\|DATA_BUS_VALUE\[0\] 4 REG LCFF_X48_Y25_N11 2 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.746 ns; Loc. = LCFF_X48_Y25_N11; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.95 % ) " "Info: Total cell delay = 2.323 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 51.05 % ) " "Info: Total interconnect delay = 2.423 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.738 ns + Longest register pin " "Info: + Longest register to pin delay is 6.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[0\] 1 REG LCFF_X48_Y25_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y25_N11; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(2.642 ns) 6.738 ns DATA_BUS\[0\] 2 PIN PIN_J1 0 " "Info: 2: + IC(4.096 ns) + CELL(2.642 ns) = 6.738 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'DATA_BUS\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { LCD_Display:inst1|DATA_BUS_VALUE[0] DATA_BUS[0] } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 39.21 % ) " "Info: Total cell delay = 2.642 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 60.79 % ) " "Info: Total interconnect delay = 4.096 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { LCD_Display:inst1|DATA_BUS_VALUE[0] DATA_BUS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { LCD_Display:inst1|DATA_BUS_VALUE[0] {} DATA_BUS[0] {} } { 0.000ns 4.096ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { LCD_Display:inst1|DATA_BUS_VALUE[0] DATA_BUS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { LCD_Display:inst1|DATA_BUS_VALUE[0] {} DATA_BUS[0] {} } { 0.000ns 4.096ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "LCD_Display:inst1\|CHAR_COUNT\[3\] KEY3_ACLR CLK_48Mhz -2.609 ns register " "Info: th for register \"LCD_Display:inst1\|CHAR_COUNT\[3\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_48Mhz\") is -2.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 4.746 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to destination register is 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 296 -144 24 312 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.746 ns LCD_Display:inst1\|CHAR_COUNT\[3\] 4 REG LCFF_X48_Y25_N27 11 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.746 ns; Loc. = LCFF_X48_Y25_N27; Fanout = 11; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.95 % ) " "Info: Total cell delay = 2.323 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 51.05 % ) " "Info: Total interconnect delay = 2.423 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.621 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/tutor2.bdf" { { 376 -144 24 392 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.099 ns) + CELL(0.660 ns) 7.621 ns LCD_Display:inst1\|CHAR_COUNT\[3\] 2 REG LCFF_X48_Y25_N27 11 " "Info: 2: + IC(6.099 ns) + CELL(0.660 ns) = 7.621 ns; Loc. = LCFF_X48_Y25_N27; Fanout = 11; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.759 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor2/LCD_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.97 % ) " "Info: Total cell delay = 1.522 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.099 ns ( 80.03 % ) " "Info: Total interconnect delay = 6.099 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.621 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 6.099ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.621 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 6.099ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:05:02 2014 " "Info: Processing ended: Fri Jan 24 19:05:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
