{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 09:21:14 2015 " "Info: Processing started: Wed Jan 07 09:21:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "GC_L\[0\]\$latch " "Warning: Node \"GC_L\[0\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GC_L\[1\]\$latch " "Warning: Node \"GC_L\[1\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GC_L\[2\]\$latch " "Warning: Node \"GC_L\[2\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SW_L\[0\]\$latch " "Warning: Node \"SW_L\[0\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SW_L\[1\]\$latch " "Warning: Node \"SW_L\[1\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SW_L\[2\]\$latch " "Warning: Node \"SW_L\[2\]\$latch\" is a latch" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SET\[1\] MS_L\[2\] 10.293 ns Longest " "Info: Longest tpd from source pin \"SET\[1\]\" to destination pin \"MS_L\[2\]\" is 10.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SET\[1\] 1 PIN PIN_40 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_40; Fanout = 4; PIN Node = 'SET\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SET[1] } "NODE_NAME" } } { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.117 ns) + CELL(0.371 ns) 6.338 ns MS_L\[3\]~2 2 COMB LCCOMB_X3_Y5_N28 1 " "Info: 2: + IC(5.117 ns) + CELL(0.371 ns) = 6.338 ns; Loc. = LCCOMB_X3_Y5_N28; Fanout = 1; COMB Node = 'MS_L\[3\]~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.488 ns" { SET[1] MS_L[3]~2 } "NODE_NAME" } } { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(2.798 ns) 10.293 ns MS_L\[2\] 3 PIN PIN_48 0 " "Info: 3: + IC(1.157 ns) + CELL(2.798 ns) = 10.293 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'MS_L\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.955 ns" { MS_L[3]~2 MS_L[2] } "NODE_NAME" } } { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.019 ns ( 39.05 % ) " "Info: Total cell delay = 4.019 ns ( 39.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.274 ns ( 60.95 % ) " "Info: Total interconnect delay = 6.274 ns ( 60.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.293 ns" { SET[1] MS_L[3]~2 MS_L[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.293 ns" { SET[1] {} SET[1]~combout {} MS_L[3]~2 {} MS_L[2] {} } { 0.000ns 0.000ns 5.117ns 1.157ns } { 0.000ns 0.850ns 0.371ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 09:21:15 2015 " "Info: Processing ended: Wed Jan 07 09:21:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
