<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4680" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4680{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4680{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4680{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4680{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_4680{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_4680{left:188px;bottom:998px;letter-spacing:-0.13px;}
#t7_4680{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t8_4680{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t9_4680{left:81px;bottom:973px;letter-spacing:-0.17px;}
#ta_4680{left:138px;bottom:973px;letter-spacing:-0.16px;}
#tb_4680{left:189px;bottom:973px;letter-spacing:-0.13px;}
#tc_4680{left:432px;bottom:973px;letter-spacing:-0.14px;}
#td_4680{left:525px;bottom:973px;letter-spacing:-0.11px;}
#te_4680{left:81px;bottom:949px;letter-spacing:-0.17px;}
#tf_4680{left:138px;bottom:949px;letter-spacing:-0.16px;}
#tg_4680{left:189px;bottom:949px;letter-spacing:-0.13px;}
#th_4680{left:432px;bottom:949px;letter-spacing:-0.14px;}
#ti_4680{left:525px;bottom:949px;letter-spacing:-0.11px;}
#tj_4680{left:81px;bottom:924px;letter-spacing:-0.17px;}
#tk_4680{left:138px;bottom:924px;letter-spacing:-0.16px;}
#tl_4680{left:189px;bottom:924px;letter-spacing:-0.13px;}
#tm_4680{left:432px;bottom:924px;letter-spacing:-0.14px;}
#tn_4680{left:525px;bottom:924px;letter-spacing:-0.11px;}
#to_4680{left:81px;bottom:900px;letter-spacing:-0.17px;}
#tp_4680{left:138px;bottom:900px;letter-spacing:-0.16px;}
#tq_4680{left:189px;bottom:900px;letter-spacing:-0.13px;}
#tr_4680{left:432px;bottom:900px;letter-spacing:-0.14px;}
#ts_4680{left:525px;bottom:900px;letter-spacing:-0.11px;}
#tt_4680{left:81px;bottom:875px;letter-spacing:-0.17px;}
#tu_4680{left:138px;bottom:875px;letter-spacing:-0.16px;}
#tv_4680{left:189px;bottom:875px;letter-spacing:-0.13px;}
#tw_4680{left:432px;bottom:875px;letter-spacing:-0.14px;}
#tx_4680{left:525px;bottom:875px;letter-spacing:-0.11px;}
#ty_4680{left:81px;bottom:851px;letter-spacing:-0.17px;}
#tz_4680{left:138px;bottom:851px;letter-spacing:-0.17px;}
#t10_4680{left:188px;bottom:851px;letter-spacing:-0.14px;}
#t11_4680{left:432px;bottom:851px;letter-spacing:-0.14px;}
#t12_4680{left:525px;bottom:851px;letter-spacing:-0.11px;}
#t13_4680{left:81px;bottom:826px;letter-spacing:-0.17px;}
#t14_4680{left:138px;bottom:826px;letter-spacing:-0.16px;}
#t15_4680{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t16_4680{left:432px;bottom:826px;letter-spacing:-0.14px;}
#t17_4680{left:525px;bottom:826px;letter-spacing:-0.11px;}
#t18_4680{left:81px;bottom:802px;letter-spacing:-0.14px;}
#t19_4680{left:138px;bottom:802px;letter-spacing:-0.16px;}
#t1a_4680{left:189px;bottom:802px;letter-spacing:-0.14px;}
#t1b_4680{left:432px;bottom:802px;letter-spacing:-0.13px;}
#t1c_4680{left:526px;bottom:802px;letter-spacing:-0.11px;}
#t1d_4680{left:81px;bottom:778px;letter-spacing:-0.15px;}
#t1e_4680{left:138px;bottom:778px;letter-spacing:-0.15px;}
#t1f_4680{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1g_4680{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1h_4680{left:525px;bottom:778px;letter-spacing:-0.12px;}
#t1i_4680{left:81px;bottom:753px;letter-spacing:-0.16px;}
#t1j_4680{left:138px;bottom:753px;letter-spacing:-0.17px;}
#t1k_4680{left:189px;bottom:753px;letter-spacing:-0.14px;}
#t1l_4680{left:432px;bottom:753px;letter-spacing:-0.14px;}
#t1m_4680{left:525px;bottom:753px;letter-spacing:-0.11px;}
#t1n_4680{left:81px;bottom:729px;letter-spacing:-0.17px;}
#t1o_4680{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t1p_4680{left:189px;bottom:729px;letter-spacing:-0.14px;}
#t1q_4680{left:432px;bottom:729px;letter-spacing:-0.13px;}
#t1r_4680{left:525px;bottom:729px;letter-spacing:-0.11px;}
#t1s_4680{left:81px;bottom:704px;letter-spacing:-0.16px;}
#t1t_4680{left:138px;bottom:704px;letter-spacing:-0.17px;}
#t1u_4680{left:189px;bottom:704px;letter-spacing:-0.14px;}
#t1v_4680{left:432px;bottom:704px;letter-spacing:-0.14px;}
#t1w_4680{left:525px;bottom:704px;letter-spacing:-0.11px;}
#t1x_4680{left:81px;bottom:680px;letter-spacing:-0.16px;}
#t1y_4680{left:138px;bottom:680px;letter-spacing:-0.17px;}
#t1z_4680{left:189px;bottom:680px;letter-spacing:-0.14px;}
#t20_4680{left:432px;bottom:680px;letter-spacing:-0.14px;}
#t21_4680{left:525px;bottom:680px;letter-spacing:-0.11px;}
#t22_4680{left:81px;bottom:655px;letter-spacing:-0.17px;}
#t23_4680{left:138px;bottom:655px;letter-spacing:-0.17px;}
#t24_4680{left:188px;bottom:655px;letter-spacing:-0.14px;}
#t25_4680{left:432px;bottom:655px;letter-spacing:-0.13px;}
#t26_4680{left:525px;bottom:655px;letter-spacing:-0.11px;}
#t27_4680{left:81px;bottom:631px;letter-spacing:-0.17px;}
#t28_4680{left:138px;bottom:631px;letter-spacing:-0.17px;}
#t29_4680{left:188px;bottom:631px;letter-spacing:-0.14px;}
#t2a_4680{left:432px;bottom:631px;letter-spacing:-0.13px;}
#t2b_4680{left:525px;bottom:631px;letter-spacing:-0.11px;}
#t2c_4680{left:81px;bottom:606px;letter-spacing:-0.17px;}
#t2d_4680{left:138px;bottom:606px;letter-spacing:-0.17px;}
#t2e_4680{left:188px;bottom:606px;letter-spacing:-0.14px;}
#t2f_4680{left:432px;bottom:606px;letter-spacing:-0.13px;}
#t2g_4680{left:525px;bottom:606px;letter-spacing:-0.11px;}
#t2h_4680{left:81px;bottom:582px;letter-spacing:-0.17px;}
#t2i_4680{left:138px;bottom:582px;letter-spacing:-0.17px;}
#t2j_4680{left:188px;bottom:582px;letter-spacing:-0.14px;}
#t2k_4680{left:432px;bottom:582px;letter-spacing:-0.13px;}
#t2l_4680{left:525px;bottom:582px;letter-spacing:-0.12px;}
#t2m_4680{left:81px;bottom:558px;letter-spacing:-0.17px;}
#t2n_4680{left:138px;bottom:558px;letter-spacing:-0.17px;}
#t2o_4680{left:188px;bottom:558px;letter-spacing:-0.15px;}
#t2p_4680{left:432px;bottom:558px;letter-spacing:-0.13px;}
#t2q_4680{left:525px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t2r_4680{left:81px;bottom:533px;letter-spacing:-0.17px;}
#t2s_4680{left:138px;bottom:533px;letter-spacing:-0.17px;}
#t2t_4680{left:188px;bottom:533px;letter-spacing:-0.15px;}
#t2u_4680{left:432px;bottom:533px;letter-spacing:-0.13px;}
#t2v_4680{left:525px;bottom:533px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t2w_4680{left:81px;bottom:509px;letter-spacing:-0.17px;}
#t2x_4680{left:138px;bottom:509px;letter-spacing:-0.17px;}
#t2y_4680{left:188px;bottom:509px;letter-spacing:-0.15px;}
#t2z_4680{left:432px;bottom:509px;letter-spacing:-0.13px;}
#t30_4680{left:525px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t31_4680{left:81px;bottom:484px;letter-spacing:-0.17px;}
#t32_4680{left:138px;bottom:484px;letter-spacing:-0.17px;}
#t33_4680{left:188px;bottom:484px;letter-spacing:-0.15px;}
#t34_4680{left:432px;bottom:484px;letter-spacing:-0.13px;}
#t35_4680{left:525px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t36_4680{left:81px;bottom:460px;letter-spacing:-0.17px;}
#t37_4680{left:138px;bottom:460px;letter-spacing:-0.16px;}
#t38_4680{left:189px;bottom:460px;letter-spacing:-0.14px;}
#t39_4680{left:432px;bottom:460px;letter-spacing:-0.14px;}
#t3a_4680{left:525px;bottom:460px;letter-spacing:-0.11px;}
#t3b_4680{left:81px;bottom:435px;letter-spacing:-0.15px;}
#t3c_4680{left:138px;bottom:435px;letter-spacing:-0.15px;}
#t3d_4680{left:189px;bottom:435px;letter-spacing:-0.14px;}
#t3e_4680{left:432px;bottom:435px;letter-spacing:-0.14px;}
#t3f_4680{left:525px;bottom:435px;letter-spacing:-0.11px;word-spacing:-1.07px;}
#t3g_4680{left:525px;bottom:419px;letter-spacing:-0.11px;}
#t3h_4680{left:81px;bottom:394px;letter-spacing:-0.17px;}
#t3i_4680{left:138px;bottom:394px;letter-spacing:-0.16px;}
#t3j_4680{left:189px;bottom:394px;letter-spacing:-0.13px;}
#t3k_4680{left:432px;bottom:394px;letter-spacing:-0.14px;}
#t3l_4680{left:525px;bottom:394px;letter-spacing:-0.12px;}
#t3m_4680{left:81px;bottom:370px;letter-spacing:-0.17px;}
#t3n_4680{left:138px;bottom:370px;letter-spacing:-0.16px;}
#t3o_4680{left:188px;bottom:370px;letter-spacing:-0.14px;}
#t3p_4680{left:432px;bottom:370px;letter-spacing:-0.14px;}
#t3q_4680{left:525px;bottom:370px;letter-spacing:-0.12px;}
#t3r_4680{left:81px;bottom:345px;letter-spacing:-0.17px;}
#t3s_4680{left:138px;bottom:345px;letter-spacing:-0.17px;}
#t3t_4680{left:188px;bottom:345px;letter-spacing:-0.15px;}
#t3u_4680{left:432px;bottom:345px;letter-spacing:-0.13px;}
#t3v_4680{left:525px;bottom:345px;letter-spacing:-0.12px;}
#t3w_4680{left:81px;bottom:321px;letter-spacing:-0.15px;}
#t3x_4680{left:138px;bottom:321px;letter-spacing:-0.15px;}
#t3y_4680{left:189px;bottom:321px;letter-spacing:-0.14px;}
#t3z_4680{left:432px;bottom:321px;letter-spacing:-0.14px;}
#t40_4680{left:525px;bottom:321px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t41_4680{left:81px;bottom:296px;letter-spacing:-0.17px;}
#t42_4680{left:138px;bottom:296px;letter-spacing:-0.16px;}
#t43_4680{left:189px;bottom:296px;letter-spacing:-0.13px;}
#t44_4680{left:432px;bottom:296px;letter-spacing:-0.14px;}
#t45_4680{left:525px;bottom:296px;letter-spacing:-0.12px;}
#t46_4680{left:81px;bottom:272px;letter-spacing:-0.17px;}
#t47_4680{left:138px;bottom:272px;letter-spacing:-0.16px;}
#t48_4680{left:189px;bottom:272px;letter-spacing:-0.13px;}
#t49_4680{left:432px;bottom:272px;letter-spacing:-0.14px;}
#t4a_4680{left:525px;bottom:272px;letter-spacing:-0.12px;}
#t4b_4680{left:81px;bottom:247px;letter-spacing:-0.17px;}
#t4c_4680{left:138px;bottom:247px;letter-spacing:-0.16px;}
#t4d_4680{left:188px;bottom:247px;letter-spacing:-0.14px;}
#t4e_4680{left:432px;bottom:247px;letter-spacing:-0.14px;}
#t4f_4680{left:525px;bottom:247px;letter-spacing:-0.11px;}
#t4g_4680{left:81px;bottom:223px;letter-spacing:-0.17px;}
#t4h_4680{left:138px;bottom:223px;letter-spacing:-0.17px;}
#t4i_4680{left:188px;bottom:223px;letter-spacing:-0.14px;}
#t4j_4680{left:432px;bottom:223px;letter-spacing:-0.14px;}
#t4k_4680{left:525px;bottom:223px;letter-spacing:-0.11px;}
#t4l_4680{left:81px;bottom:199px;letter-spacing:-0.17px;}
#t4m_4680{left:138px;bottom:199px;letter-spacing:-0.17px;}
#t4n_4680{left:188px;bottom:199px;letter-spacing:-0.15px;}
#t4o_4680{left:432px;bottom:199px;letter-spacing:-0.15px;}
#t4p_4680{left:525px;bottom:199px;letter-spacing:-0.11px;}
#t4q_4680{left:81px;bottom:174px;letter-spacing:-0.15px;}
#t4r_4680{left:138px;bottom:174px;letter-spacing:-0.15px;}
#t4s_4680{left:189px;bottom:174px;letter-spacing:-0.14px;}
#t4t_4680{left:432px;bottom:174px;letter-spacing:-0.13px;}
#t4u_4680{left:525px;bottom:174px;letter-spacing:-0.11px;}
#t4v_4680{left:81px;bottom:150px;letter-spacing:-0.16px;}
#t4w_4680{left:138px;bottom:150px;letter-spacing:-0.17px;}
#t4x_4680{left:188px;bottom:150px;letter-spacing:-0.13px;}
#t4y_4680{left:432px;bottom:150px;letter-spacing:-0.14px;}
#t4z_4680{left:525px;bottom:150px;letter-spacing:-0.11px;}
#t50_4680{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t51_4680{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t52_4680{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t53_4680{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t54_4680{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t55_4680{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t56_4680{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t57_4680{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t58_4680{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4680{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4680{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4680{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4680{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4680{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4680" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4680Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4680" style="-webkit-user-select: none;"><object width="935" height="1210" data="4680/4680.svg" type="image/svg+xml" id="pdf4680" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4680" class="t s1_4680">2-158 </span><span id="t2_4680" class="t s1_4680">Vol. 4 </span>
<span id="t3_4680" class="t s2_4680">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4680" class="t s3_4680">812H </span><span id="t5_4680" class="t s3_4680">2066 </span><span id="t6_4680" class="t s3_4680">IA32_X2APIC_ISR2 </span><span id="t7_4680" class="t s3_4680">Thread </span><span id="t8_4680" class="t s3_4680">x2APIC In-Service Register Bits [95:64] (R/O) </span>
<span id="t9_4680" class="t s3_4680">813H </span><span id="ta_4680" class="t s3_4680">2067 </span><span id="tb_4680" class="t s3_4680">IA32_X2APIC_ISR3 </span><span id="tc_4680" class="t s3_4680">Thread </span><span id="td_4680" class="t s3_4680">x2APIC In-Service Register Bits [127:96] (R/O) </span>
<span id="te_4680" class="t s3_4680">814H </span><span id="tf_4680" class="t s3_4680">2068 </span><span id="tg_4680" class="t s3_4680">IA32_X2APIC_ISR4 </span><span id="th_4680" class="t s3_4680">Thread </span><span id="ti_4680" class="t s3_4680">x2APIC In-Service Register Bits [159:128] (R/O) </span>
<span id="tj_4680" class="t s3_4680">815H </span><span id="tk_4680" class="t s3_4680">2069 </span><span id="tl_4680" class="t s3_4680">IA32_X2APIC_ISR5 </span><span id="tm_4680" class="t s3_4680">Thread </span><span id="tn_4680" class="t s3_4680">x2APIC In-Service Register Bits [191:160] (R/O) </span>
<span id="to_4680" class="t s3_4680">816H </span><span id="tp_4680" class="t s3_4680">2070 </span><span id="tq_4680" class="t s3_4680">IA32_X2APIC_ISR6 </span><span id="tr_4680" class="t s3_4680">Thread </span><span id="ts_4680" class="t s3_4680">x2APIC In-Service Register Bits [223:192] (R/O) </span>
<span id="tt_4680" class="t s3_4680">817H </span><span id="tu_4680" class="t s3_4680">2071 </span><span id="tv_4680" class="t s3_4680">IA32_X2APIC_ISR7 </span><span id="tw_4680" class="t s3_4680">Thread </span><span id="tx_4680" class="t s3_4680">x2APIC In-Service Register Bits [255:224] (R/O) </span>
<span id="ty_4680" class="t s3_4680">818H </span><span id="tz_4680" class="t s3_4680">2072 </span><span id="t10_4680" class="t s3_4680">IA32_X2APIC_TMR0 </span><span id="t11_4680" class="t s3_4680">Thread </span><span id="t12_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [31:0] (R/O) </span>
<span id="t13_4680" class="t s3_4680">819H </span><span id="t14_4680" class="t s3_4680">2073 </span><span id="t15_4680" class="t s3_4680">IA32_X2APIC_TMR1 </span><span id="t16_4680" class="t s3_4680">Thread </span><span id="t17_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [63:32] (R/O) </span>
<span id="t18_4680" class="t s3_4680">81AH </span><span id="t19_4680" class="t s3_4680">2074 </span><span id="t1a_4680" class="t s3_4680">IA32_X2APIC_TMR2 </span><span id="t1b_4680" class="t s3_4680">Thread </span><span id="t1c_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [95:64] (R/O) </span>
<span id="t1d_4680" class="t s3_4680">81BH </span><span id="t1e_4680" class="t s3_4680">2075 </span><span id="t1f_4680" class="t s3_4680">IA32_X2APIC_TMR3 </span><span id="t1g_4680" class="t s3_4680">Thread </span><span id="t1h_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [127:96] (R/O) </span>
<span id="t1i_4680" class="t s3_4680">81CH </span><span id="t1j_4680" class="t s3_4680">2076 </span><span id="t1k_4680" class="t s3_4680">IA32_X2APIC_TMR4 </span><span id="t1l_4680" class="t s3_4680">Thread </span><span id="t1m_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [159:128] (R/O) </span>
<span id="t1n_4680" class="t s3_4680">81DH </span><span id="t1o_4680" class="t s3_4680">2077 </span><span id="t1p_4680" class="t s3_4680">IA32_X2APIC_TMR5 </span><span id="t1q_4680" class="t s3_4680">Thread </span><span id="t1r_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [191:160] (R/O) </span>
<span id="t1s_4680" class="t s3_4680">81EH </span><span id="t1t_4680" class="t s3_4680">2078 </span><span id="t1u_4680" class="t s3_4680">IA32_X2APIC_TMR6 </span><span id="t1v_4680" class="t s3_4680">Thread </span><span id="t1w_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [223:192] (R/O) </span>
<span id="t1x_4680" class="t s3_4680">81FH </span><span id="t1y_4680" class="t s3_4680">2079 </span><span id="t1z_4680" class="t s3_4680">IA32_X2APIC_TMR7 </span><span id="t20_4680" class="t s3_4680">Thread </span><span id="t21_4680" class="t s3_4680">x2APIC Trigger Mode Register Bits [255:224] (R/O) </span>
<span id="t22_4680" class="t s3_4680">820H </span><span id="t23_4680" class="t s3_4680">2080 </span><span id="t24_4680" class="t s3_4680">IA32_X2APIC_IRR0 </span><span id="t25_4680" class="t s3_4680">Thread </span><span id="t26_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [31:0] (R/O) </span>
<span id="t27_4680" class="t s3_4680">821H </span><span id="t28_4680" class="t s3_4680">2081 </span><span id="t29_4680" class="t s3_4680">IA32_X2APIC_IRR1 </span><span id="t2a_4680" class="t s3_4680">Thread </span><span id="t2b_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [63:32] (R/O) </span>
<span id="t2c_4680" class="t s3_4680">822H </span><span id="t2d_4680" class="t s3_4680">2082 </span><span id="t2e_4680" class="t s3_4680">IA32_X2APIC_IRR2 </span><span id="t2f_4680" class="t s3_4680">Thread </span><span id="t2g_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [95:64] (R/O) </span>
<span id="t2h_4680" class="t s3_4680">823H </span><span id="t2i_4680" class="t s3_4680">2083 </span><span id="t2j_4680" class="t s3_4680">IA32_X2APIC_IRR3 </span><span id="t2k_4680" class="t s3_4680">Thread </span><span id="t2l_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [127:96] (R/O) </span>
<span id="t2m_4680" class="t s3_4680">824H </span><span id="t2n_4680" class="t s3_4680">2084 </span><span id="t2o_4680" class="t s3_4680">IA32_X2APIC_IRR4 </span><span id="t2p_4680" class="t s3_4680">Thread </span><span id="t2q_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [159:128] (R/O) </span>
<span id="t2r_4680" class="t s3_4680">825H </span><span id="t2s_4680" class="t s3_4680">2085 </span><span id="t2t_4680" class="t s3_4680">IA32_X2APIC_IRR5 </span><span id="t2u_4680" class="t s3_4680">Thread </span><span id="t2v_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [191:160] (R/O) </span>
<span id="t2w_4680" class="t s3_4680">826H </span><span id="t2x_4680" class="t s3_4680">2086 </span><span id="t2y_4680" class="t s3_4680">IA32_X2APIC_IRR6 </span><span id="t2z_4680" class="t s3_4680">Thread </span><span id="t30_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [223:192] (R/O) </span>
<span id="t31_4680" class="t s3_4680">827H </span><span id="t32_4680" class="t s3_4680">2087 </span><span id="t33_4680" class="t s3_4680">IA32_X2APIC_IRR7 </span><span id="t34_4680" class="t s3_4680">Thread </span><span id="t35_4680" class="t s3_4680">x2APIC Interrupt Request Register Bits [255:224] (R/O) </span>
<span id="t36_4680" class="t s3_4680">828H </span><span id="t37_4680" class="t s3_4680">2088 </span><span id="t38_4680" class="t s3_4680">IA32_X2APIC_ESR </span><span id="t39_4680" class="t s3_4680">Thread </span><span id="t3a_4680" class="t s3_4680">x2APIC Error Status Register (R/W) </span>
<span id="t3b_4680" class="t s3_4680">82FH </span><span id="t3c_4680" class="t s3_4680">2095 </span><span id="t3d_4680" class="t s3_4680">IA32_X2APIC_LVT_CMCI </span><span id="t3e_4680" class="t s3_4680">Thread </span><span id="t3f_4680" class="t s3_4680">x2APIC LVT Corrected Machine Check Interrupt Register </span>
<span id="t3g_4680" class="t s3_4680">(R/W) </span>
<span id="t3h_4680" class="t s3_4680">830H </span><span id="t3i_4680" class="t s3_4680">2096 </span><span id="t3j_4680" class="t s3_4680">IA32_X2APIC_ICR </span><span id="t3k_4680" class="t s3_4680">Thread </span><span id="t3l_4680" class="t s3_4680">x2APIC Interrupt Command Register (R/W) </span>
<span id="t3m_4680" class="t s3_4680">832H </span><span id="t3n_4680" class="t s3_4680">2098 </span><span id="t3o_4680" class="t s3_4680">IA32_X2APIC_LVT_TIMER </span><span id="t3p_4680" class="t s3_4680">Thread </span><span id="t3q_4680" class="t s3_4680">x2APIC LVT Timer Interrupt Register (R/W) </span>
<span id="t3r_4680" class="t s3_4680">833H </span><span id="t3s_4680" class="t s3_4680">2099 </span><span id="t3t_4680" class="t s3_4680">IA32_X2APIC_LVT_THERMAL </span><span id="t3u_4680" class="t s3_4680">Thread </span><span id="t3v_4680" class="t s3_4680">x2APIC LVT Thermal Sensor Interrupt Register (R/W) </span>
<span id="t3w_4680" class="t s3_4680">834H </span><span id="t3x_4680" class="t s3_4680">2100 </span><span id="t3y_4680" class="t s3_4680">IA32_X2APIC_LVT_PMI </span><span id="t3z_4680" class="t s3_4680">Thread </span><span id="t40_4680" class="t s3_4680">x2APIC LVT Performance Monitor Register (R/W) </span>
<span id="t41_4680" class="t s3_4680">835H </span><span id="t42_4680" class="t s3_4680">2101 </span><span id="t43_4680" class="t s3_4680">IA32_X2APIC_LVT_LINT0 </span><span id="t44_4680" class="t s3_4680">Thread </span><span id="t45_4680" class="t s3_4680">x2APIC LVT LINT0 Register (R/W) </span>
<span id="t46_4680" class="t s3_4680">836H </span><span id="t47_4680" class="t s3_4680">2102 </span><span id="t48_4680" class="t s3_4680">IA32_X2APIC_LVT_LINT1 </span><span id="t49_4680" class="t s3_4680">Thread </span><span id="t4a_4680" class="t s3_4680">x2APIC LVT LINT1 Register (R/W) </span>
<span id="t4b_4680" class="t s3_4680">837H </span><span id="t4c_4680" class="t s3_4680">2103 </span><span id="t4d_4680" class="t s3_4680">IA32_X2APIC_LVT_ERROR </span><span id="t4e_4680" class="t s3_4680">Thread </span><span id="t4f_4680" class="t s3_4680">x2APIC LVT Error Register (R/W) </span>
<span id="t4g_4680" class="t s3_4680">838H </span><span id="t4h_4680" class="t s3_4680">2104 </span><span id="t4i_4680" class="t s3_4680">IA32_X2APIC_INIT_COUNT </span><span id="t4j_4680" class="t s3_4680">Thread </span><span id="t4k_4680" class="t s3_4680">x2APIC Initial Count Register (R/W) </span>
<span id="t4l_4680" class="t s3_4680">839H </span><span id="t4m_4680" class="t s3_4680">2105 </span><span id="t4n_4680" class="t s3_4680">IA32_X2APIC_CUR_COUNT </span><span id="t4o_4680" class="t s3_4680">Thread </span><span id="t4p_4680" class="t s3_4680">x2APIC Current Count Register (R/O) </span>
<span id="t4q_4680" class="t s3_4680">83EH </span><span id="t4r_4680" class="t s3_4680">2110 </span><span id="t4s_4680" class="t s3_4680">IA32_X2APIC_DIV_CONF </span><span id="t4t_4680" class="t s3_4680">Thread </span><span id="t4u_4680" class="t s3_4680">x2APIC Divide Configuration Register (R/W) </span>
<span id="t4v_4680" class="t s3_4680">83FH </span><span id="t4w_4680" class="t s3_4680">2111 </span><span id="t4x_4680" class="t s3_4680">IA32_X2APIC_SELF_IPI </span><span id="t4y_4680" class="t s3_4680">Thread </span><span id="t4z_4680" class="t s3_4680">x2APIC Self IPI Register (W/O) </span>
<span id="t50_4680" class="t s4_4680">Table 2-15. </span><span id="t51_4680" class="t s4_4680">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t52_4680" class="t s5_4680">Register </span>
<span id="t53_4680" class="t s5_4680">Address </span><span id="t54_4680" class="t s5_4680">Register Name / Bit Fields </span><span id="t55_4680" class="t s5_4680">Scope </span><span id="t56_4680" class="t s5_4680">Bit Description </span>
<span id="t57_4680" class="t s5_4680">Hex </span><span id="t58_4680" class="t s5_4680">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
