library verilog;
use verilog.vl_types.all;
entity adc_ctrl_tb is
    generic(
        CYCLE           : integer := 20;
        RST_TM          : integer := 3
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of CYCLE : constant is 1;
    attribute mti_svvh_generic_type of RST_TM : constant is 1;
end adc_ctrl_tb;
