/*
 * Support of SDHCI platform devices for Microchip PIC32.
 *
 * Copyright (C) 2015 Microchip
 * Andrei Pistirica, Paul Thacker
 *
 * Inspired by sdhci-pltfm.c
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/highmem.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pm.h>
#include <linux/slab.h>
#include <linux/mmc/host.h>
#include <linux/io.h>
#include "sdhci.h"
#include <asm/mach-pic32/pic32.h>

#define PIC32_MMC_OCR (MMC_VDD_32_33 | MMC_VDD_33_34)

#define SDH_SHARED_BUS_CTRL		0x000000E0
#define SDH_SHARED_BUS_NR_CLK_PINS_MASK	0x7
#define SDH_SHARED_BUS_NR_IRQ_PINS_MASK	0x30
#define SDH_SHARED_BUS_CLK_PINS		0x10
#define SDH_SHARED_BUS_IRQ_PINS		0x14
#define SDH_CAPS_SDH_SLOT_TYPE_MASK	0xC0000000
#define SDH_SLOT_TYPE_REMOVABLE		0x0
#define SDH_SLOT_TYPE_EMBEDDED		0x1
#define SDH_SLOT_TYPE_SHARED_BUS	0x2
#define SDHCI_CTRL_CDSSEL		0x80
#define SDHCI_CTRL_CDTLVL		0x40

#define PIC32_CFGCON2		0xF0
#define ADMA_FIFO_RD_THSHLD	(512 << 4)
#define ADMA_FIFO_WR_THSHLD	(512 << 16)
#define ADMA_SET_FIFO_THSHLD	(ADMA_FIFO_RD_THSHLD | ADMA_FIFO_WR_THSHLD)

#define DEV_NAME "pic32-sdhci"

struct pic32_sdhci_pdata {
	struct platform_device	*pdev;
	struct clk *sys_clk;
	struct clk *base_clk;
	bool support_vsel;
	bool piomode;
};

unsigned int pic32_sdhci_get_max_clock(struct sdhci_host *host)
{
	struct pic32_sdhci_pdata *sdhci_pdata = sdhci_priv(host);
	unsigned int clk_rate = clk_get_rate(sdhci_pdata->base_clk);
	struct platform_device *pdev = sdhci_pdata->pdev;

	dev_dbg(&pdev->dev, "Sdhc max clock rate: %u\n", clk_rate);
	return clk_rate;
}

unsigned int pic32_sdhci_get_min_clock(struct sdhci_host *host)
{
	struct pic32_sdhci_pdata *sdhci_pdata = sdhci_priv(host);
	unsigned int clk_rate = clk_get_rate(sdhci_pdata->base_clk);
	struct platform_device *pdev = sdhci_pdata->pdev;

	dev_dbg(&pdev->dev, "Sdhc min clock rate: %u\n", clk_rate);
	return clk_rate;
}

void pic32_sdhci_set_bus_width(struct sdhci_host *host, int width)
{
	u8 ctrl;

	ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
	if (width == MMC_BUS_WIDTH_8) {
		ctrl &= ~SDHCI_CTRL_4BITBUS;
		if (host->version >= SDHCI_SPEC_300)
			ctrl |= SDHCI_CTRL_8BITBUS;
	} else {
		if (host->version >= SDHCI_SPEC_300)
			ctrl &= ~SDHCI_CTRL_8BITBUS;
		if (width == MMC_BUS_WIDTH_4)
			ctrl |= SDHCI_CTRL_4BITBUS;
		else
			ctrl &= ~SDHCI_CTRL_4BITBUS;
	}
	/*
	 * SDHC will not work if JTAG is not Connected.As a workaround fix,
	 * set Card Detect Signal Selection bit in SDHC Host Control
	 * register and clear Card Detect Test Level bit in SDHC Host
	 * Control register.
	 */
	ctrl &= ~SDHCI_CTRL_CDTLVL;
	ctrl |= SDHCI_CTRL_CDSSEL;
	sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
}

static const struct sdhci_ops pic32_sdhci_ops = {
	.get_max_clock = pic32_sdhci_get_max_clock,
	.get_min_clock = pic32_sdhci_get_min_clock,
	.set_clock = sdhci_set_clock,
	.set_bus_width = pic32_sdhci_set_bus_width,
	.reset = sdhci_reset,
	.set_uhs_signaling = sdhci_set_uhs_signaling,
};

void pic32_sdhci_shared_bus(struct platform_device *pdev)
{
	struct sdhci_host *host = platform_get_drvdata(pdev);
	u32 bus = readl(host->ioaddr + SDH_SHARED_BUS_CTRL);
	u32 clk_pins = (bus & SDH_SHARED_BUS_NR_CLK_PINS_MASK) >> 0;
	u32 irq_pins = (bus & SDH_SHARED_BUS_NR_IRQ_PINS_MASK) >> 4;

	/* select first clock */
	if (clk_pins & 0x1)
		bus |= (0x1 << SDH_SHARED_BUS_CLK_PINS);

	/* select first interrupt */
	if (irq_pins & 0x1)
		bus |= (0x1 << SDH_SHARED_BUS_IRQ_PINS);

	writel(bus, host->ioaddr + SDH_SHARED_BUS_CTRL);
}

static int pic32_sdhci_adma_devconf(struct platform_device *pdev, u32 clr_mask,
							u32 set_mask)
{
	u32 cfgcon2;
	int ret = 0;
	struct resource *iomem_devconf;
	void __iomem *config_base;

	iomem_devconf = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	config_base = devm_ioremap_resource(&pdev->dev, iomem_devconf);
	if (IS_ERR(config_base)) {
		ret = PTR_ERR(config_base);
		dev_err(&pdev->dev, "unable to map devconf iomem: %d\n", ret);
		return ret;
	}

	cfgcon2 = (readl(config_base + PIC32_CFGCON2) & clr_mask) | set_mask;
	writel(cfgcon2, config_base + PIC32_CFGCON2);
	devm_iounmap(&pdev->dev, config_base);
	return 0;
}

static int pic32_sdhci_probe_platform(struct platform_device *pdev,
				      struct pic32_sdhci_pdata *pdata)
{
	int ret = 0;
	u32 caps_slot_type;
	struct sdhci_host *host = platform_get_drvdata(pdev);

	/* Check card slot connected on shared bus. */
	host->caps = readl(host->ioaddr + SDHCI_CAPABILITIES);
	caps_slot_type = (host->caps & SDH_CAPS_SDH_SLOT_TYPE_MASK) >> 30;
	if (caps_slot_type == SDH_SLOT_TYPE_SHARED_BUS)
		pic32_sdhci_shared_bus(pdev);

	return ret;
}

#ifdef CONFIG_OF
static inline int
sdhci_pic32_probe_dts(struct platform_device *pdev,
			 struct pic32_sdhci_pdata *boarddata)
{
	struct device_node *np = pdev->dev.of_node;

	if (!np)
		return -ENODEV;

	if (of_find_property(np, "no-1-8-v", NULL))
		boarddata->support_vsel = true;
	else
		boarddata->support_vsel = false;

	if (of_find_property(np, "piomode", NULL))
		boarddata->piomode = true;
	else
		boarddata->piomode = false;

	return 0;
}
#else
static inline int
sdhci_pic32_probe_dts(struct platform_device *pdev,
			 struct pic32_sdhci_pdata *boarddata)
{
	return -ENODEV;
}
#endif


int pic32_sdhci_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct sdhci_host *host;
	struct resource *iomem;
	struct pic32_sdhci_pdata *sdhci_pdata;
	unsigned int clk_rate = 0;
	int ret;
	struct pinctrl *pinctrl;

	host = sdhci_alloc_host(dev, sizeof(*sdhci_pdata));
	if (IS_ERR(host)) {
		ret = PTR_ERR(host);
		dev_err(&pdev->dev, "cannot allocate memory for sdhci\n");
		goto err;
	}

	sdhci_pdata = sdhci_priv(host);
	sdhci_pdata->pdev = pdev;
	platform_set_drvdata(pdev, host);

	if (sdhci_pic32_probe_dts(pdev, sdhci_pdata) < 0) {
		ret = -EINVAL;
		dev_err(&pdev->dev, "no device tree information %d\n", ret);
		goto err_host1;
	}

	iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	host->ioaddr = devm_ioremap_resource(&pdev->dev, iomem);
	if (IS_ERR(host->ioaddr)) {
		ret = PTR_ERR(host->ioaddr);
		dev_err(&pdev->dev, "unable to map iomem: %d\n", ret);
		goto err_host;
	}

	if (!sdhci_pdata->piomode) {
		ret = pic32_sdhci_adma_devconf(pdev, ~0, ADMA_SET_FIFO_THSHLD);
		if (ret)
			goto err_host;
	}

	pinctrl = devm_pinctrl_get_select_default(&pdev->dev);
	if (IS_ERR(pinctrl)) {
		ret = PTR_ERR(pinctrl);
		dev_warn(&pdev->dev, "No pinctrl provided %d\n", ret);
		if (ret == -EPROBE_DEFER)
			goto err_host;
	}

	host->ops = &pic32_sdhci_ops;
	host->irq = platform_get_irq(pdev, 0);

	sdhci_pdata->sys_clk = devm_clk_get(&pdev->dev, "sys_clk");
	if (IS_ERR(sdhci_pdata->sys_clk)) {
		ret = PTR_ERR(sdhci_pdata->sys_clk);
		dev_err(&pdev->dev, "Error getting clock\n");
		goto err_host;
	}

	/* Enable clock when available! */
	ret = clk_prepare_enable(sdhci_pdata->sys_clk);
	if (ret) {
		dev_dbg(&pdev->dev, "Error enabling clock\n");
		goto err_host;
	}

	/* SDH CLK enable */
	sdhci_pdata->base_clk = devm_clk_get(&pdev->dev, "base_clk");
	if (IS_ERR(sdhci_pdata->base_clk)) {
		ret = PTR_ERR(sdhci_pdata->base_clk);
		dev_err(&pdev->dev, "Error getting clock\n");
		goto err_host;
	}

	/* Enable clock when available! */
	ret = clk_prepare_enable(sdhci_pdata->base_clk);
	if (ret) {
		dev_dbg(&pdev->dev, "Error enabling clock\n");
		goto err_host;
	}

	clk_rate = clk_get_rate(sdhci_pdata->base_clk);
	dev_dbg(&pdev->dev, "base clock at: %u\n", clk_rate);
	clk_rate = clk_get_rate(sdhci_pdata->sys_clk);
	dev_dbg(&pdev->dev, "sys clock at: %u\n", clk_rate);

	if (sdhci_pdata->support_vsel)
		host->quirks2 |= SDHCI_QUIRK2_NO_1_8_V;

	if (sdhci_pdata->piomode)
		host->quirks |= SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_BROKEN_DMA;

	host->mmc->ocr_avail = PIC32_MMC_OCR;

	ret = pic32_sdhci_probe_platform(pdev, sdhci_pdata);
	if (ret) {
		dev_err(&pdev->dev, "failed to probe platform!\n");
		goto err_host;
	}

	ret = sdhci_add_host(host);
	if (ret) {
		dev_dbg(&pdev->dev, "error adding host\n");
		goto err_host;
	}

	dev_info(&pdev->dev, "Successfully added sdhci host\n");
	return 0;

err_host:
	devm_iounmap(&pdev->dev, host->ioaddr);
err_host1:
	sdhci_free_host(host);
err:
	dev_err(&pdev->dev, "pic32-sdhci probe failed: %d\n", ret);
	return ret;
}

static int pic32_sdhci_remove(struct platform_device *pdev)
{
	struct sdhci_host *host = platform_get_drvdata(pdev);
	struct pic32_sdhci_pdata *sdhci_pdata = sdhci_priv(host);
	int dead = 0;
	u32 scratch;

	scratch = readl(host->ioaddr + SDHCI_INT_STATUS);
	if (scratch == (u32)-1)
		dead = 1;

	sdhci_remove_host(host, dead);
	clk_disable_unprepare(sdhci_pdata->base_clk);
	clk_disable_unprepare(sdhci_pdata->sys_clk);
	devm_iounmap(&pdev->dev, host->ioaddr);
	sdhci_free_host(host);

	return 0;
}

#ifdef CONFIG_PM_SLEEP
static int pic32_sdhci_suspend(struct device *dev)
{
	struct sdhci_host *host = dev_get_drvdata(dev);

	clk_disable(sdhci_pdata->base_clk);
	clk_disable(sdhci_pdata->sys_clk);
	return sdhci_suspend_host(host);
}

static int pic32_sdhci_resume(struct device *dev)
{
	struct sdhci_host *host = dev_get_drvdata(dev);

	clk_enable(sdhci_pdata->base_clk);
	clk_enable(sdhci_pdata->sys_clk);
	return sdhci_resume_host(host);
}
#endif

static SIMPLE_DEV_PM_OPS(sdhci_pm_ops, pic32_sdhci_suspend, pic32_sdhci_resume);

static const struct of_device_id pic32_sdhci_id_table[] = {
	{ .compatible = "microchip,pic32-sdhci" },
	{}
};
MODULE_DEVICE_TABLE(of, pic32_sdhci_id_table);

static struct platform_driver pic32_sdhci_driver = {
	.driver = {
		.name	= DEV_NAME,
		.owner	= THIS_MODULE,
		.pm	= &sdhci_pm_ops,
		.of_match_table = of_match_ptr(pic32_sdhci_id_table),
	},
	.probe		= pic32_sdhci_probe,
	.remove		= pic32_sdhci_remove,
};

module_platform_driver(pic32_sdhci_driver);

MODULE_DESCRIPTION("Microchip PIC32 SDHCI driver");
MODULE_AUTHOR("Pistirica Sorin Andrei & Sandeep Sheriker");
MODULE_LICENSE("GPL v2");
