<html><body><samp><pre>
<!@TC:1708325663>
# Mon Feb 19 00:53:14 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport6></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1708325663> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708325663> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1708325663> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1708325663> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1708325663> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1708325663> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708325663> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1708325663> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1708325663> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:07s; Memory used current: 225MB peak: 231MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start           Requested     Requested     Clock        Clock                     Clock
Level     Clock           Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------
0 -       udp_top|clk     163.3 MHz     6.125         inferred     Autoconstr_clkgroup_0     8314 
==================================================================================================



Clock Load Summary
***********************

                Clock     Source        Clock Pin                           Non-clock Pin     Non-clock Pin
Clock           Load      Pin           Seq Example                         Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------
udp_top|clk     8314      clk(port)     fifo_data_out.fifo_buf[7:0].CLK     -                 -            
===========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/fifo.sv:63:4:63:13:@W:MT529:@XP_MSG">fifo.sv(63)</a><!@TM:1708325663> | Found inferred clock udp_top|clk which controls 8314 sequential elements including fifo_ctrl.fifo_sfef.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1708325663> | Writing default property annotation file /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1.sap. 

Starting constraint checker (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:08s; Memory used current: 209MB peak: 231MB)

Encoding state machine state[13:0] (in view: work.read_data(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1111 -> 10000000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:08s; Memory used current: 216MB peak: 231MB)

None
None

Finished constraint checker (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 217MB peak: 231MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 101MB peak: 231MB)

Process took 0h:01m:09s realtime, 0h:01m:09s cputime
# Mon Feb 19 00:54:23 2024

###########################################################]

</pre></samp></body></html>
