// Seed: 1849890893
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri id_13,
    output wand id_14,
    output uwire id_15,
    output supply0 id_16
);
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    output wor id_12,
    input wand id_13,
    input supply0 id_14
);
  wire id_16;
  assign id_7 = id_5;
  wire id_17;
  final begin : LABEL_0
    #1;
  end
  assign id_4 = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_12,
      id_1,
      id_5,
      id_0,
      id_12,
      id_2,
      id_7,
      id_9,
      id_9,
      id_11,
      id_0,
      id_1,
      id_12,
      id_3
  );
  assign modCall_1.id_15 = 0;
endmodule
