// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/16/2020 01:13:48"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module z5 (
	CLOCK_50,
	read_ready,
	write_ready,
	readdata_left,
	readdata_right,
	key,
	read,
	write,
	writedata_left,
	writedata_right);
input 	CLOCK_50;
input 	read_ready;
input 	write_ready;
input 	[23:0] readdata_left;
input 	[23:0] readdata_right;
input 	[3:0] key;
output 	read;
output 	write;
output 	[23:0] writedata_left;
output 	[23:0] writedata_right;

// Design Ports Information
// readdata_left[16]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[17]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[18]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[19]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[20]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[21]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[23]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[16]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[18]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[19]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[20]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[21]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[22]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[23]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[2]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[4]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[6]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[7]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[8]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[10]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[11]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[12]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[13]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[14]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[15]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[17]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[18]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[20]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[21]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[22]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_left[23]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[2]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[3]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[5]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[9]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[10]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[13]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[16]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[17]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[19]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[20]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[21]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[22]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata_right[23]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_ready	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_ready	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[0]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[6]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[7]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[8]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[9]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[10]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[11]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[12]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[13]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[14]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_left[15]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[0]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[2]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[3]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[4]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[6]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[8]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[9]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[11]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[14]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata_right[15]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \readdata_left[16]~input_o ;
wire \readdata_left[17]~input_o ;
wire \readdata_left[18]~input_o ;
wire \readdata_left[19]~input_o ;
wire \readdata_left[20]~input_o ;
wire \readdata_left[21]~input_o ;
wire \readdata_left[22]~input_o ;
wire \readdata_left[23]~input_o ;
wire \readdata_right[16]~input_o ;
wire \readdata_right[17]~input_o ;
wire \readdata_right[18]~input_o ;
wire \readdata_right[19]~input_o ;
wire \readdata_right[20]~input_o ;
wire \readdata_right[21]~input_o ;
wire \readdata_right[22]~input_o ;
wire \readdata_right[23]~input_o ;
wire \key[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \key[2]~input_o ;
wire \key[3]~input_o ;
wire \write_ready~input_o ;
wire \read_ready~input_o ;
wire \read~0_combout ;
wire \always0~0_combout ;
wire \read~reg0_q ;
wire \key[0]~input_o ;
wire \last_write~0_combout ;
wire \last_write~q ;
wire \write~0_combout ;
wire \write~reg0_q ;
wire \temp_addr~0_combout ;
wire \temp_addr~1_combout ;
wire \Add1~1_sumout ;
wire \temp_addr[0]~feeder_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \temp_addr[1]~feeder_combout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \left_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \Add0~1_sumout ;
wire \addr~0_combout ;
wire \addr[1]~1_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \left_ram|mem_rtl_0_bypass[11]~feeder_combout ;
wire \left_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \left_ram|mem~3_combout ;
wire \left_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \left_ram|mem~2_combout ;
wire \readdata_left[0]~input_o ;
wire \left_ram|mem_rtl_0_bypass[1]~feeder_combout ;
wire \left_ram|mem_rtl_0_bypass[0]~feeder_combout ;
wire \left_ram|mem_rtl_0_bypass[2]~feeder_combout ;
wire \left_ram|mem_rtl_0_bypass[4]~feeder_combout ;
wire \left_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \left_ram|mem~0_combout ;
wire \left_ram|mem~1_combout ;
wire \temp_addr~2_combout ;
wire \temp_addr~3_combout ;
wire \temp_addr~4_combout ;
wire \temp_addr~5_combout ;
wire \temp_addr~6_combout ;
wire \readdata_left[1]~input_o ;
wire \readdata_left[2]~input_o ;
wire \readdata_left[3]~input_o ;
wire \readdata_left[4]~input_o ;
wire \readdata_left[5]~input_o ;
wire \readdata_left[6]~input_o ;
wire \readdata_left[7]~input_o ;
wire \readdata_left[8]~input_o ;
wire \readdata_left[9]~input_o ;
wire \readdata_left[10]~input_o ;
wire \readdata_left[11]~input_o ;
wire \readdata_left[12]~input_o ;
wire \readdata_left[13]~input_o ;
wire \readdata_left[14]~input_o ;
wire \readdata_left[15]~input_o ;
wire \readdata_right[0]~input_o ;
wire \readdata_right[1]~input_o ;
wire \readdata_right[2]~input_o ;
wire \readdata_right[3]~input_o ;
wire \readdata_right[4]~input_o ;
wire \readdata_right[5]~input_o ;
wire \readdata_right[6]~input_o ;
wire \readdata_right[7]~input_o ;
wire \readdata_right[8]~input_o ;
wire \readdata_right[9]~input_o ;
wire \readdata_right[10]~input_o ;
wire \readdata_right[11]~input_o ;
wire \readdata_right[12]~input_o ;
wire \readdata_right[13]~input_o ;
wire \readdata_right[14]~input_o ;
wire \readdata_right[15]~input_o ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \left_ram|mem~4_combout ;
wire \writedata_left[0]~reg0feeder_combout ;
wire \writedata_left[0]~0_combout ;
wire \writedata_left[0]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \left_ram|mem~5_combout ;
wire \writedata_left[1]~reg0feeder_combout ;
wire \writedata_left[1]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \left_ram|mem~6_combout ;
wire \writedata_left[2]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \left_ram|mem~7_combout ;
wire \writedata_left[3]~reg0feeder_combout ;
wire \writedata_left[3]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \left_ram|mem~8_combout ;
wire \writedata_left[4]~reg0feeder_combout ;
wire \writedata_left[4]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \left_ram|mem~9_combout ;
wire \writedata_left[5]~reg0feeder_combout ;
wire \writedata_left[5]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \left_ram|mem~10_combout ;
wire \writedata_left[6]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \left_ram|mem~11_combout ;
wire \writedata_left[7]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \left_ram|mem~12_combout ;
wire \writedata_left[8]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \left_ram|mem~13_combout ;
wire \writedata_left[9]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \left_ram|mem~14_combout ;
wire \writedata_left[10]~reg0feeder_combout ;
wire \writedata_left[10]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \left_ram|mem~15_combout ;
wire \writedata_left[11]~reg0feeder_combout ;
wire \writedata_left[11]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \left_ram|mem~16_combout ;
wire \writedata_left[12]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \left_ram|mem~17_combout ;
wire \writedata_left[13]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \left_ram|mem~18_combout ;
wire \writedata_left[14]~reg0feeder_combout ;
wire \writedata_left[14]~reg0_q ;
wire \left_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \left_ram|mem~19_combout ;
wire \writedata_left[15]~reg0feeder_combout ;
wire \writedata_left[15]~reg0_q ;
wire \right_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \right_ram|mem_rtl_0_bypass[4]~feeder_combout ;
wire \right_ram|mem_rtl_0_bypass[2]~feeder_combout ;
wire \right_ram|mem~0_combout ;
wire \right_ram|mem~1_combout ;
wire \right_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \right_ram|mem~2_combout ;
wire \right_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \right_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \right_ram|mem_rtl_0_bypass[11]~feeder_combout ;
wire \right_ram|mem~3_combout ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \right_ram|mem~4_combout ;
wire \writedata_right[0]~reg0feeder_combout ;
wire \writedata_right[0]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \right_ram|mem~5_combout ;
wire \writedata_right[1]~reg0feeder_combout ;
wire \writedata_right[1]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \right_ram|mem~6_combout ;
wire \writedata_right[2]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \right_ram|mem~7_combout ;
wire \writedata_right[3]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \right_ram|mem~8_combout ;
wire \writedata_right[4]~reg0feeder_combout ;
wire \writedata_right[4]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \right_ram|mem~9_combout ;
wire \writedata_right[5]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \right_ram|mem~10_combout ;
wire \writedata_right[6]~reg0feeder_combout ;
wire \writedata_right[6]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \right_ram|mem~11_combout ;
wire \writedata_right[7]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \right_ram|mem~12_combout ;
wire \writedata_right[8]~reg0feeder_combout ;
wire \writedata_right[8]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \right_ram|mem~13_combout ;
wire \writedata_right[9]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \right_ram|mem~14_combout ;
wire \writedata_right[10]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \right_ram|mem~15_combout ;
wire \writedata_right[11]~reg0feeder_combout ;
wire \writedata_right[11]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \right_ram|mem~16_combout ;
wire \writedata_right[12]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \right_ram|mem~17_combout ;
wire \writedata_right[13]~reg0_q ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \right_ram|mem~18_combout ;
wire \writedata_right[14]~reg0feeder_combout ;
wire \writedata_right[14]~reg0_q ;
wire \right_ram|mem_rtl_0_bypass[31]~feeder_combout ;
wire \right_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \right_ram|mem~19_combout ;
wire \writedata_right[15]~reg0_q ;
wire [15:0] addr;
wire [0:31] \left_ram|mem_rtl_0_bypass ;
wire [0:31] \right_ram|mem_rtl_0_bypass ;
wire [15:0] temp_addr;
wire [23:0] \left_ram|data_out ;
wire [23:0] \right_ram|data_out ;

wire [39:0] \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a1  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a2  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a3  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a4  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a5  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a6  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a7  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a8  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a9  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a10  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a11  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a12  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a13  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a14  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \left_ram|mem_rtl_0|auto_generated|ram_block1a15  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a0  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a1  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a2  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a3  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a4  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a5  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a6  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a7  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a8  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a9  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a10  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a11  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a12  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a13  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a14  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \right_ram|mem_rtl_0|auto_generated|ram_block1a15  = \left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \read~output (
	.i(\read~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read),
	.obar());
// synopsys translate_off
defparam \read~output .bus_hold = "false";
defparam \read~output .open_drain_output = "false";
defparam \read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \write~output (
	.i(\write~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write),
	.obar());
// synopsys translate_off
defparam \write~output .bus_hold = "false";
defparam \write~output .open_drain_output = "false";
defparam \write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \writedata_left[0]~output (
	.i(\writedata_left[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[0]),
	.obar());
// synopsys translate_off
defparam \writedata_left[0]~output .bus_hold = "false";
defparam \writedata_left[0]~output .open_drain_output = "false";
defparam \writedata_left[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \writedata_left[1]~output (
	.i(\writedata_left[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[1]),
	.obar());
// synopsys translate_off
defparam \writedata_left[1]~output .bus_hold = "false";
defparam \writedata_left[1]~output .open_drain_output = "false";
defparam \writedata_left[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \writedata_left[2]~output (
	.i(\writedata_left[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[2]),
	.obar());
// synopsys translate_off
defparam \writedata_left[2]~output .bus_hold = "false";
defparam \writedata_left[2]~output .open_drain_output = "false";
defparam \writedata_left[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \writedata_left[3]~output (
	.i(\writedata_left[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[3]),
	.obar());
// synopsys translate_off
defparam \writedata_left[3]~output .bus_hold = "false";
defparam \writedata_left[3]~output .open_drain_output = "false";
defparam \writedata_left[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \writedata_left[4]~output (
	.i(\writedata_left[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[4]),
	.obar());
// synopsys translate_off
defparam \writedata_left[4]~output .bus_hold = "false";
defparam \writedata_left[4]~output .open_drain_output = "false";
defparam \writedata_left[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \writedata_left[5]~output (
	.i(\writedata_left[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[5]),
	.obar());
// synopsys translate_off
defparam \writedata_left[5]~output .bus_hold = "false";
defparam \writedata_left[5]~output .open_drain_output = "false";
defparam \writedata_left[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \writedata_left[6]~output (
	.i(\writedata_left[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[6]),
	.obar());
// synopsys translate_off
defparam \writedata_left[6]~output .bus_hold = "false";
defparam \writedata_left[6]~output .open_drain_output = "false";
defparam \writedata_left[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \writedata_left[7]~output (
	.i(\writedata_left[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[7]),
	.obar());
// synopsys translate_off
defparam \writedata_left[7]~output .bus_hold = "false";
defparam \writedata_left[7]~output .open_drain_output = "false";
defparam \writedata_left[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \writedata_left[8]~output (
	.i(\writedata_left[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[8]),
	.obar());
// synopsys translate_off
defparam \writedata_left[8]~output .bus_hold = "false";
defparam \writedata_left[8]~output .open_drain_output = "false";
defparam \writedata_left[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \writedata_left[9]~output (
	.i(\writedata_left[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[9]),
	.obar());
// synopsys translate_off
defparam \writedata_left[9]~output .bus_hold = "false";
defparam \writedata_left[9]~output .open_drain_output = "false";
defparam \writedata_left[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \writedata_left[10]~output (
	.i(\writedata_left[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[10]),
	.obar());
// synopsys translate_off
defparam \writedata_left[10]~output .bus_hold = "false";
defparam \writedata_left[10]~output .open_drain_output = "false";
defparam \writedata_left[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \writedata_left[11]~output (
	.i(\writedata_left[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[11]),
	.obar());
// synopsys translate_off
defparam \writedata_left[11]~output .bus_hold = "false";
defparam \writedata_left[11]~output .open_drain_output = "false";
defparam \writedata_left[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \writedata_left[12]~output (
	.i(\writedata_left[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[12]),
	.obar());
// synopsys translate_off
defparam \writedata_left[12]~output .bus_hold = "false";
defparam \writedata_left[12]~output .open_drain_output = "false";
defparam \writedata_left[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \writedata_left[13]~output (
	.i(\writedata_left[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[13]),
	.obar());
// synopsys translate_off
defparam \writedata_left[13]~output .bus_hold = "false";
defparam \writedata_left[13]~output .open_drain_output = "false";
defparam \writedata_left[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \writedata_left[14]~output (
	.i(\writedata_left[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[14]),
	.obar());
// synopsys translate_off
defparam \writedata_left[14]~output .bus_hold = "false";
defparam \writedata_left[14]~output .open_drain_output = "false";
defparam \writedata_left[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \writedata_left[15]~output (
	.i(\writedata_left[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[15]),
	.obar());
// synopsys translate_off
defparam \writedata_left[15]~output .bus_hold = "false";
defparam \writedata_left[15]~output .open_drain_output = "false";
defparam \writedata_left[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \writedata_left[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[16]),
	.obar());
// synopsys translate_off
defparam \writedata_left[16]~output .bus_hold = "false";
defparam \writedata_left[16]~output .open_drain_output = "false";
defparam \writedata_left[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \writedata_left[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[17]),
	.obar());
// synopsys translate_off
defparam \writedata_left[17]~output .bus_hold = "false";
defparam \writedata_left[17]~output .open_drain_output = "false";
defparam \writedata_left[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \writedata_left[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[18]),
	.obar());
// synopsys translate_off
defparam \writedata_left[18]~output .bus_hold = "false";
defparam \writedata_left[18]~output .open_drain_output = "false";
defparam \writedata_left[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \writedata_left[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[19]),
	.obar());
// synopsys translate_off
defparam \writedata_left[19]~output .bus_hold = "false";
defparam \writedata_left[19]~output .open_drain_output = "false";
defparam \writedata_left[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \writedata_left[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[20]),
	.obar());
// synopsys translate_off
defparam \writedata_left[20]~output .bus_hold = "false";
defparam \writedata_left[20]~output .open_drain_output = "false";
defparam \writedata_left[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \writedata_left[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[21]),
	.obar());
// synopsys translate_off
defparam \writedata_left[21]~output .bus_hold = "false";
defparam \writedata_left[21]~output .open_drain_output = "false";
defparam \writedata_left[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \writedata_left[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[22]),
	.obar());
// synopsys translate_off
defparam \writedata_left[22]~output .bus_hold = "false";
defparam \writedata_left[22]~output .open_drain_output = "false";
defparam \writedata_left[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \writedata_left[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_left[23]),
	.obar());
// synopsys translate_off
defparam \writedata_left[23]~output .bus_hold = "false";
defparam \writedata_left[23]~output .open_drain_output = "false";
defparam \writedata_left[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \writedata_right[0]~output (
	.i(\writedata_right[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[0]),
	.obar());
// synopsys translate_off
defparam \writedata_right[0]~output .bus_hold = "false";
defparam \writedata_right[0]~output .open_drain_output = "false";
defparam \writedata_right[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \writedata_right[1]~output (
	.i(\writedata_right[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[1]),
	.obar());
// synopsys translate_off
defparam \writedata_right[1]~output .bus_hold = "false";
defparam \writedata_right[1]~output .open_drain_output = "false";
defparam \writedata_right[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \writedata_right[2]~output (
	.i(\writedata_right[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[2]),
	.obar());
// synopsys translate_off
defparam \writedata_right[2]~output .bus_hold = "false";
defparam \writedata_right[2]~output .open_drain_output = "false";
defparam \writedata_right[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \writedata_right[3]~output (
	.i(\writedata_right[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[3]),
	.obar());
// synopsys translate_off
defparam \writedata_right[3]~output .bus_hold = "false";
defparam \writedata_right[3]~output .open_drain_output = "false";
defparam \writedata_right[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \writedata_right[4]~output (
	.i(\writedata_right[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[4]),
	.obar());
// synopsys translate_off
defparam \writedata_right[4]~output .bus_hold = "false";
defparam \writedata_right[4]~output .open_drain_output = "false";
defparam \writedata_right[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \writedata_right[5]~output (
	.i(\writedata_right[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[5]),
	.obar());
// synopsys translate_off
defparam \writedata_right[5]~output .bus_hold = "false";
defparam \writedata_right[5]~output .open_drain_output = "false";
defparam \writedata_right[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \writedata_right[6]~output (
	.i(\writedata_right[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[6]),
	.obar());
// synopsys translate_off
defparam \writedata_right[6]~output .bus_hold = "false";
defparam \writedata_right[6]~output .open_drain_output = "false";
defparam \writedata_right[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \writedata_right[7]~output (
	.i(\writedata_right[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[7]),
	.obar());
// synopsys translate_off
defparam \writedata_right[7]~output .bus_hold = "false";
defparam \writedata_right[7]~output .open_drain_output = "false";
defparam \writedata_right[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \writedata_right[8]~output (
	.i(\writedata_right[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[8]),
	.obar());
// synopsys translate_off
defparam \writedata_right[8]~output .bus_hold = "false";
defparam \writedata_right[8]~output .open_drain_output = "false";
defparam \writedata_right[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \writedata_right[9]~output (
	.i(\writedata_right[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[9]),
	.obar());
// synopsys translate_off
defparam \writedata_right[9]~output .bus_hold = "false";
defparam \writedata_right[9]~output .open_drain_output = "false";
defparam \writedata_right[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \writedata_right[10]~output (
	.i(\writedata_right[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[10]),
	.obar());
// synopsys translate_off
defparam \writedata_right[10]~output .bus_hold = "false";
defparam \writedata_right[10]~output .open_drain_output = "false";
defparam \writedata_right[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \writedata_right[11]~output (
	.i(\writedata_right[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[11]),
	.obar());
// synopsys translate_off
defparam \writedata_right[11]~output .bus_hold = "false";
defparam \writedata_right[11]~output .open_drain_output = "false";
defparam \writedata_right[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \writedata_right[12]~output (
	.i(\writedata_right[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[12]),
	.obar());
// synopsys translate_off
defparam \writedata_right[12]~output .bus_hold = "false";
defparam \writedata_right[12]~output .open_drain_output = "false";
defparam \writedata_right[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \writedata_right[13]~output (
	.i(\writedata_right[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[13]),
	.obar());
// synopsys translate_off
defparam \writedata_right[13]~output .bus_hold = "false";
defparam \writedata_right[13]~output .open_drain_output = "false";
defparam \writedata_right[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \writedata_right[14]~output (
	.i(\writedata_right[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[14]),
	.obar());
// synopsys translate_off
defparam \writedata_right[14]~output .bus_hold = "false";
defparam \writedata_right[14]~output .open_drain_output = "false";
defparam \writedata_right[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \writedata_right[15]~output (
	.i(\writedata_right[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[15]),
	.obar());
// synopsys translate_off
defparam \writedata_right[15]~output .bus_hold = "false";
defparam \writedata_right[15]~output .open_drain_output = "false";
defparam \writedata_right[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \writedata_right[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[16]),
	.obar());
// synopsys translate_off
defparam \writedata_right[16]~output .bus_hold = "false";
defparam \writedata_right[16]~output .open_drain_output = "false";
defparam \writedata_right[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \writedata_right[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[17]),
	.obar());
// synopsys translate_off
defparam \writedata_right[17]~output .bus_hold = "false";
defparam \writedata_right[17]~output .open_drain_output = "false";
defparam \writedata_right[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \writedata_right[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[18]),
	.obar());
// synopsys translate_off
defparam \writedata_right[18]~output .bus_hold = "false";
defparam \writedata_right[18]~output .open_drain_output = "false";
defparam \writedata_right[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \writedata_right[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[19]),
	.obar());
// synopsys translate_off
defparam \writedata_right[19]~output .bus_hold = "false";
defparam \writedata_right[19]~output .open_drain_output = "false";
defparam \writedata_right[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \writedata_right[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[20]),
	.obar());
// synopsys translate_off
defparam \writedata_right[20]~output .bus_hold = "false";
defparam \writedata_right[20]~output .open_drain_output = "false";
defparam \writedata_right[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \writedata_right[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[21]),
	.obar());
// synopsys translate_off
defparam \writedata_right[21]~output .bus_hold = "false";
defparam \writedata_right[21]~output .open_drain_output = "false";
defparam \writedata_right[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \writedata_right[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[22]),
	.obar());
// synopsys translate_off
defparam \writedata_right[22]~output .bus_hold = "false";
defparam \writedata_right[22]~output .open_drain_output = "false";
defparam \writedata_right[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \writedata_right[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writedata_right[23]),
	.obar());
// synopsys translate_off
defparam \writedata_right[23]~output .bus_hold = "false";
defparam \writedata_right[23]~output .open_drain_output = "false";
defparam \writedata_right[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \write_ready~input (
	.i(write_ready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_ready~input_o ));
// synopsys translate_off
defparam \write_ready~input .bus_hold = "false";
defparam \write_ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \read_ready~input (
	.i(read_ready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_ready~input_o ));
// synopsys translate_off
defparam \read_ready~input .bus_hold = "false";
defparam \read_ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \read~0 (
// Equation(s):
// \read~0_combout  = ( \read_ready~input_o  & ( (!\key[2]~input_o  & (((\write_ready~input_o )) # (\key[3]~input_o ))) # (\key[2]~input_o  & (\read~reg0_q  & ((\write_ready~input_o ) # (\key[3]~input_o )))) ) ) # ( !\read_ready~input_o  & ( (\key[2]~input_o 
//  & (\read~reg0_q  & ((\write_ready~input_o ) # (\key[3]~input_o )))) ) )

	.dataa(!\key[2]~input_o ),
	.datab(!\key[3]~input_o ),
	.datac(!\write_ready~input_o ),
	.datad(!\read~reg0_q ),
	.datae(gnd),
	.dataf(!\read_ready~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read~0 .extended_lut = "off";
defparam \read~0 .lut_mask = 64'h001500152A3F2A3F;
defparam \read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N57
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( \key[2]~input_o  ) # ( !\key[2]~input_o  & ( \key[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N56
dffeas \read~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \read~reg0 .is_wysiwyg = "true";
defparam \read~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N33
cyclonev_lcell_comb \last_write~0 (
// Equation(s):
// \last_write~0_combout  = ( \key[3]~input_o  & ( (\key[0]~input_o  & \last_write~q ) ) ) # ( !\key[3]~input_o  & ( (!\key[2]~input_o  & (\key[0]~input_o  & ((\last_write~q )))) # (\key[2]~input_o  & (\write_ready~input_o  & ((!\last_write~q ) # 
// (\key[0]~input_o )))) ) )

	.dataa(!\key[2]~input_o ),
	.datab(!\key[0]~input_o ),
	.datac(!\write_ready~input_o ),
	.datad(!\last_write~q ),
	.datae(gnd),
	.dataf(!\key[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_write~0 .extended_lut = "off";
defparam \last_write~0 .lut_mask = 64'h0523052300330033;
defparam \last_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N35
dffeas last_write(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\last_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_write.is_wysiwyg = "true";
defparam last_write.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N27
cyclonev_lcell_comb \write~0 (
// Equation(s):
// \write~0_combout  = ( \write~reg0_q  & ( \last_write~q  & ( (!\write_ready~input_o  & (\key[3]~input_o  & ((\read_ready~input_o ) # (\key[2]~input_o )))) # (\write_ready~input_o  & (((\read_ready~input_o ) # (\key[2]~input_o )))) ) ) ) # ( \write~reg0_q  
// & ( !\last_write~q  & ( (!\key[3]~input_o  & (\write_ready~input_o )) # (\key[3]~input_o  & (((\read_ready~input_o ) # (\key[2]~input_o )))) ) ) ) # ( !\write~reg0_q  & ( !\last_write~q  & ( (\write_ready~input_o  & !\key[3]~input_o ) ) ) )

	.dataa(!\write_ready~input_o ),
	.datab(!\key[3]~input_o ),
	.datac(!\key[2]~input_o ),
	.datad(!\read_ready~input_o ),
	.datae(!\write~reg0_q ),
	.dataf(!\last_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write~0 .extended_lut = "off";
defparam \write~0 .lut_mask = 64'h4444477700000777;
defparam \write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N28
dffeas \write~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \write~reg0 .is_wysiwyg = "true";
defparam \write~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N51
cyclonev_lcell_comb \temp_addr~0 (
// Equation(s):
// \temp_addr~0_combout  = ( \key[3]~input_o  & ( !\key[0]~input_o  ) ) # ( !\key[3]~input_o  & ( (!\key[0]~input_o  & ((!\key[2]~input_o ) # ((!\write_ready~input_o ) # (\last_write~q )))) ) )

	.dataa(!\key[2]~input_o ),
	.datab(!\key[0]~input_o ),
	.datac(!\write_ready~input_o ),
	.datad(!\last_write~q ),
	.datae(gnd),
	.dataf(!\key[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~0 .extended_lut = "off";
defparam \temp_addr~0 .lut_mask = 64'hC8CCC8CCCCCCCCCC;
defparam \temp_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N24
cyclonev_lcell_comb \temp_addr~1 (
// Equation(s):
// \temp_addr~1_combout  = ( \last_write~q  ) # ( !\last_write~q  & ( (!\write_ready~input_o ) # ((!\key[2]~input_o ) # (\key[3]~input_o )) ) )

	.dataa(gnd),
	.datab(!\write_ready~input_o ),
	.datac(!\key[2]~input_o ),
	.datad(!\key[3]~input_o ),
	.datae(gnd),
	.dataf(!\last_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~1 .extended_lut = "off";
defparam \temp_addr~1 .lut_mask = 64'hFCFFFCFFFFFFFFFF;
defparam \temp_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N14
dffeas \temp_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(temp_addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_addr[4] .is_wysiwyg = "true";
defparam \temp_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( temp_addr[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( temp_addr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!temp_addr[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N27
cyclonev_lcell_comb \temp_addr[0]~feeder (
// Equation(s):
// \temp_addr[0]~feeder_combout  = \Add1~1_sumout 

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr[0]~feeder .extended_lut = "off";
defparam \temp_addr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \temp_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N29
dffeas \temp_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\temp_addr[0]~feeder_combout ),
	.asdata(temp_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_addr[0] .is_wysiwyg = "true";
defparam \temp_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( temp_addr[1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( temp_addr[1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(!temp_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \temp_addr[1]~feeder (
// Equation(s):
// \temp_addr[1]~feeder_combout  = \Add1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr[1]~feeder .extended_lut = "off";
defparam \temp_addr[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \temp_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N50
dffeas \temp_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\temp_addr[1]~feeder_combout ),
	.asdata(temp_addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_addr[1] .is_wysiwyg = "true";
defparam \temp_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( temp_addr[2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( temp_addr[2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!temp_addr[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N8
dffeas \temp_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(temp_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_addr[2] .is_wysiwyg = "true";
defparam \temp_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( temp_addr[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( temp_addr[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_addr[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N11
dffeas \temp_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(temp_addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_addr[3] .is_wysiwyg = "true";
defparam \temp_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( temp_addr[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!temp_addr[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[15]~feeder_combout  = ( \Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N28
dffeas \left_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(temp_addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( addr[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( addr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!addr[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \addr~0 (
// Equation(s):
// \addr~0_combout  = ( \key[2]~input_o  ) # ( !\key[2]~input_o  & ( (!\read_ready~input_o ) # (!\key[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\read_ready~input_o ),
	.datac(!\key[3]~input_o ),
	.datad(gnd),
	.datae(!\key[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr~0 .extended_lut = "off";
defparam \addr~0 .lut_mask = 64'hFCFCFFFFFCFCFFFF;
defparam \addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \addr[1]~1 (
// Equation(s):
// \addr[1]~1_combout  = ( \read_ready~input_o  & ( (!\key[0]~input_o ) # ((!\key[2]~input_o  & \key[3]~input_o )) ) ) # ( !\read_ready~input_o  & ( !\key[0]~input_o  ) )

	.dataa(!\key[0]~input_o ),
	.datab(!\key[2]~input_o ),
	.datac(!\key[3]~input_o ),
	.datad(gnd),
	.datae(!\read_ready~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[1]~1 .extended_lut = "off";
defparam \addr[1]~1 .lut_mask = 64'hAAAAAEAEAAAAAEAE;
defparam \addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr~0_combout ),
	.sload(gnd),
	.ena(\addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( addr[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( addr[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!addr[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N35
dffeas \addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr~0_combout ),
	.sload(gnd),
	.ena(\addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( addr[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( addr[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!addr[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr~0_combout ),
	.sload(gnd),
	.ena(\addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( addr[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( addr[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!addr[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr~0_combout ),
	.sload(gnd),
	.ena(\addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( addr[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!addr[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr~0_combout ),
	.sload(gnd),
	.ena(\addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N16
dffeas \left_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[11]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N55
dffeas \left_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(temp_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[13]~feeder_combout  = ( \Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N58
dffeas \left_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(temp_addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \left_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \left_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \left_ram|mem~3 (
// Equation(s):
// \left_ram|mem~3_combout  = ( \left_ram|mem_rtl_0_bypass [12] & ( \left_ram|mem_rtl_0_bypass [10] & ( (\left_ram|mem_rtl_0_bypass [11] & (\left_ram|mem_rtl_0_bypass [13] & (!\left_ram|mem_rtl_0_bypass [15] $ (\left_ram|mem_rtl_0_bypass [14])))) ) ) ) # ( 
// !\left_ram|mem_rtl_0_bypass [12] & ( \left_ram|mem_rtl_0_bypass [10] & ( (\left_ram|mem_rtl_0_bypass [11] & (!\left_ram|mem_rtl_0_bypass [13] & (!\left_ram|mem_rtl_0_bypass [15] $ (\left_ram|mem_rtl_0_bypass [14])))) ) ) ) # ( \left_ram|mem_rtl_0_bypass 
// [12] & ( !\left_ram|mem_rtl_0_bypass [10] & ( (!\left_ram|mem_rtl_0_bypass [11] & (\left_ram|mem_rtl_0_bypass [13] & (!\left_ram|mem_rtl_0_bypass [15] $ (\left_ram|mem_rtl_0_bypass [14])))) ) ) ) # ( !\left_ram|mem_rtl_0_bypass [12] & ( 
// !\left_ram|mem_rtl_0_bypass [10] & ( (!\left_ram|mem_rtl_0_bypass [11] & (!\left_ram|mem_rtl_0_bypass [13] & (!\left_ram|mem_rtl_0_bypass [15] $ (\left_ram|mem_rtl_0_bypass [14])))) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [15]),
	.datab(!\left_ram|mem_rtl_0_bypass [14]),
	.datac(!\left_ram|mem_rtl_0_bypass [11]),
	.datad(!\left_ram|mem_rtl_0_bypass [13]),
	.datae(!\left_ram|mem_rtl_0_bypass [12]),
	.dataf(!\left_ram|mem_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~3 .extended_lut = "off";
defparam \left_ram|mem~3 .lut_mask = 64'h9000009009000009;
defparam \left_ram|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N57
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[7]~feeder_combout  = \Add1~1_sumout 

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \left_ram|mem_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N58
dffeas \left_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(temp_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N58
dffeas \left_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N5
dffeas \left_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(temp_addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N20
dffeas \left_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N58
dffeas \left_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \left_ram|mem~2 (
// Equation(s):
// \left_ram|mem~2_combout  = ( \left_ram|mem_rtl_0_bypass [8] & ( \left_ram|mem_rtl_0_bypass [5] & ( (\left_ram|mem_rtl_0_bypass [9] & (!\left_ram|mem_rtl_0_bypass [7] $ (\left_ram|mem_rtl_0_bypass [6]))) ) ) ) # ( !\left_ram|mem_rtl_0_bypass [8] & ( 
// \left_ram|mem_rtl_0_bypass [5] & ( (!\left_ram|mem_rtl_0_bypass [9] & (!\left_ram|mem_rtl_0_bypass [7] $ (\left_ram|mem_rtl_0_bypass [6]))) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [7]),
	.datab(!\left_ram|mem_rtl_0_bypass [6]),
	.datac(!\left_ram|mem_rtl_0_bypass [9]),
	.datad(gnd),
	.datae(!\left_ram|mem_rtl_0_bypass [8]),
	.dataf(!\left_ram|mem_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~2 .extended_lut = "off";
defparam \left_ram|mem~2 .lut_mask = 64'h0000000090900909;
defparam \left_ram|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \readdata_left[0]~input (
	.i(readdata_left[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[0]~input_o ));
// synopsys translate_off
defparam \readdata_left[0]~input .bus_hold = "false";
defparam \readdata_left[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N36
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[1]~feeder_combout  = \Add1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[1]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \left_ram|mem_rtl_0_bypass[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N37
dffeas \left_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(temp_addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N18
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[0]~feeder_combout  = \Add1~1_sumout 

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \left_ram|mem_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N19
dffeas \left_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(temp_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[2]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N40
dffeas \left_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(temp_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[4]~feeder_combout  = ( \Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N49
dffeas \left_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(temp_addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \left_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \left_ram|mem_rtl_0_bypass[3]~feeder_combout  = ( \Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \left_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_ram|mem_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \left_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(temp_addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \left_ram|mem~0 (
// Equation(s):
// \left_ram|mem~0_combout  = ( \left_ram|mem_rtl_0_bypass [3] & ( addr[3] & ( (!\left_ram|mem_rtl_0_bypass [2] & (!addr[2] & (!\left_ram|mem_rtl_0_bypass [4] $ (addr[4])))) # (\left_ram|mem_rtl_0_bypass [2] & (addr[2] & (!\left_ram|mem_rtl_0_bypass [4] $ 
// (addr[4])))) ) ) ) # ( !\left_ram|mem_rtl_0_bypass [3] & ( !addr[3] & ( (!\left_ram|mem_rtl_0_bypass [2] & (!addr[2] & (!\left_ram|mem_rtl_0_bypass [4] $ (addr[4])))) # (\left_ram|mem_rtl_0_bypass [2] & (addr[2] & (!\left_ram|mem_rtl_0_bypass [4] $ 
// (addr[4])))) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [2]),
	.datab(!\left_ram|mem_rtl_0_bypass [4]),
	.datac(!addr[4]),
	.datad(!addr[2]),
	.datae(!\left_ram|mem_rtl_0_bypass [3]),
	.dataf(!addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~0 .extended_lut = "off";
defparam \left_ram|mem~0 .lut_mask = 64'h8241000000008241;
defparam \left_ram|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \left_ram|mem~1 (
// Equation(s):
// \left_ram|mem~1_combout  = ( \left_ram|mem~0_combout  & ( addr[0] & ( (\read~reg0_q  & (\left_ram|mem_rtl_0_bypass [0] & (!\left_ram|mem_rtl_0_bypass [1] $ (addr[1])))) ) ) ) # ( \left_ram|mem~0_combout  & ( !addr[0] & ( (\read~reg0_q  & 
// (!\left_ram|mem_rtl_0_bypass [0] & (!\left_ram|mem_rtl_0_bypass [1] $ (addr[1])))) ) ) )

	.dataa(!\read~reg0_q ),
	.datab(!\left_ram|mem_rtl_0_bypass [1]),
	.datac(!\left_ram|mem_rtl_0_bypass [0]),
	.datad(!addr[1]),
	.datae(!\left_ram|mem~0_combout ),
	.dataf(!addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~1 .extended_lut = "off";
defparam \left_ram|mem~1 .lut_mask = 64'h0000401000000401;
defparam \left_ram|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N29
dffeas \left_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N21
cyclonev_lcell_comb \temp_addr~2 (
// Equation(s):
// \temp_addr~2_combout  = ( \temp_addr~1_combout  & ( (\key[0]~input_o  & temp_addr[0]) ) ) # ( !\temp_addr~1_combout  & ( \Add1~1_sumout  ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\key[0]~input_o ),
	.datad(!temp_addr[0]),
	.datae(gnd),
	.dataf(!\temp_addr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~2 .extended_lut = "off";
defparam \temp_addr~2 .lut_mask = 64'h55555555000F000F;
defparam \temp_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N30
cyclonev_lcell_comb \temp_addr~3 (
// Equation(s):
// \temp_addr~3_combout  = ( \temp_addr~1_combout  & ( (\key[0]~input_o  & temp_addr[1]) ) ) # ( !\temp_addr~1_combout  & ( \Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(!\key[0]~input_o ),
	.datac(!temp_addr[1]),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\temp_addr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~3 .extended_lut = "off";
defparam \temp_addr~3 .lut_mask = 64'h00FF00FF03030303;
defparam \temp_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N42
cyclonev_lcell_comb \temp_addr~4 (
// Equation(s):
// \temp_addr~4_combout  = ( \Add1~9_sumout  & ( (!\temp_addr~1_combout ) # ((temp_addr[2] & \key[0]~input_o )) ) ) # ( !\Add1~9_sumout  & ( (temp_addr[2] & (\temp_addr~1_combout  & \key[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!temp_addr[2]),
	.datac(!\temp_addr~1_combout ),
	.datad(!\key[0]~input_o ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~4 .extended_lut = "off";
defparam \temp_addr~4 .lut_mask = 64'h00030003F0F3F0F3;
defparam \temp_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N39
cyclonev_lcell_comb \temp_addr~5 (
// Equation(s):
// \temp_addr~5_combout  = ( \Add1~13_sumout  & ( (!\temp_addr~1_combout ) # ((temp_addr[3] & \key[0]~input_o )) ) ) # ( !\Add1~13_sumout  & ( (\temp_addr~1_combout  & (temp_addr[3] & \key[0]~input_o )) ) )

	.dataa(!\temp_addr~1_combout ),
	.datab(gnd),
	.datac(!temp_addr[3]),
	.datad(!\key[0]~input_o ),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~5 .extended_lut = "off";
defparam \temp_addr~5 .lut_mask = 64'h00050005AAAFAAAF;
defparam \temp_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N54
cyclonev_lcell_comb \temp_addr~6 (
// Equation(s):
// \temp_addr~6_combout  = ( \Add1~17_sumout  & ( (!\temp_addr~1_combout ) # ((temp_addr[4] & \key[0]~input_o )) ) ) # ( !\Add1~17_sumout  & ( (temp_addr[4] & (\temp_addr~1_combout  & \key[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!temp_addr[4]),
	.datac(!\temp_addr~1_combout ),
	.datad(!\key[0]~input_o ),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_addr~6 .extended_lut = "off";
defparam \temp_addr~6 .lut_mask = 64'h00030003F0F3F0F3;
defparam \temp_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \readdata_left[1]~input (
	.i(readdata_left[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[1]~input_o ));
// synopsys translate_off
defparam \readdata_left[1]~input .bus_hold = "false";
defparam \readdata_left[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \readdata_left[2]~input (
	.i(readdata_left[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[2]~input_o ));
// synopsys translate_off
defparam \readdata_left[2]~input .bus_hold = "false";
defparam \readdata_left[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \readdata_left[3]~input (
	.i(readdata_left[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[3]~input_o ));
// synopsys translate_off
defparam \readdata_left[3]~input .bus_hold = "false";
defparam \readdata_left[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \readdata_left[4]~input (
	.i(readdata_left[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[4]~input_o ));
// synopsys translate_off
defparam \readdata_left[4]~input .bus_hold = "false";
defparam \readdata_left[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \readdata_left[5]~input (
	.i(readdata_left[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[5]~input_o ));
// synopsys translate_off
defparam \readdata_left[5]~input .bus_hold = "false";
defparam \readdata_left[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \readdata_left[6]~input (
	.i(readdata_left[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[6]~input_o ));
// synopsys translate_off
defparam \readdata_left[6]~input .bus_hold = "false";
defparam \readdata_left[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \readdata_left[7]~input (
	.i(readdata_left[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[7]~input_o ));
// synopsys translate_off
defparam \readdata_left[7]~input .bus_hold = "false";
defparam \readdata_left[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \readdata_left[8]~input (
	.i(readdata_left[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[8]~input_o ));
// synopsys translate_off
defparam \readdata_left[8]~input .bus_hold = "false";
defparam \readdata_left[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \readdata_left[9]~input (
	.i(readdata_left[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[9]~input_o ));
// synopsys translate_off
defparam \readdata_left[9]~input .bus_hold = "false";
defparam \readdata_left[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \readdata_left[10]~input (
	.i(readdata_left[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[10]~input_o ));
// synopsys translate_off
defparam \readdata_left[10]~input .bus_hold = "false";
defparam \readdata_left[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \readdata_left[11]~input (
	.i(readdata_left[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[11]~input_o ));
// synopsys translate_off
defparam \readdata_left[11]~input .bus_hold = "false";
defparam \readdata_left[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \readdata_left[12]~input (
	.i(readdata_left[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[12]~input_o ));
// synopsys translate_off
defparam \readdata_left[12]~input .bus_hold = "false";
defparam \readdata_left[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \readdata_left[13]~input (
	.i(readdata_left[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[13]~input_o ));
// synopsys translate_off
defparam \readdata_left[13]~input .bus_hold = "false";
defparam \readdata_left[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \readdata_left[14]~input (
	.i(readdata_left[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[14]~input_o ));
// synopsys translate_off
defparam \readdata_left[14]~input .bus_hold = "false";
defparam \readdata_left[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \readdata_left[15]~input (
	.i(readdata_left[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[15]~input_o ));
// synopsys translate_off
defparam \readdata_left[15]~input .bus_hold = "false";
defparam \readdata_left[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \readdata_right[0]~input (
	.i(readdata_right[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[0]~input_o ));
// synopsys translate_off
defparam \readdata_right[0]~input .bus_hold = "false";
defparam \readdata_right[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \readdata_right[1]~input (
	.i(readdata_right[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[1]~input_o ));
// synopsys translate_off
defparam \readdata_right[1]~input .bus_hold = "false";
defparam \readdata_right[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \readdata_right[2]~input (
	.i(readdata_right[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[2]~input_o ));
// synopsys translate_off
defparam \readdata_right[2]~input .bus_hold = "false";
defparam \readdata_right[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \readdata_right[3]~input (
	.i(readdata_right[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[3]~input_o ));
// synopsys translate_off
defparam \readdata_right[3]~input .bus_hold = "false";
defparam \readdata_right[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \readdata_right[4]~input (
	.i(readdata_right[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[4]~input_o ));
// synopsys translate_off
defparam \readdata_right[4]~input .bus_hold = "false";
defparam \readdata_right[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \readdata_right[5]~input (
	.i(readdata_right[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[5]~input_o ));
// synopsys translate_off
defparam \readdata_right[5]~input .bus_hold = "false";
defparam \readdata_right[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \readdata_right[6]~input (
	.i(readdata_right[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[6]~input_o ));
// synopsys translate_off
defparam \readdata_right[6]~input .bus_hold = "false";
defparam \readdata_right[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \readdata_right[7]~input (
	.i(readdata_right[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[7]~input_o ));
// synopsys translate_off
defparam \readdata_right[7]~input .bus_hold = "false";
defparam \readdata_right[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \readdata_right[8]~input (
	.i(readdata_right[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[8]~input_o ));
// synopsys translate_off
defparam \readdata_right[8]~input .bus_hold = "false";
defparam \readdata_right[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \readdata_right[9]~input (
	.i(readdata_right[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[9]~input_o ));
// synopsys translate_off
defparam \readdata_right[9]~input .bus_hold = "false";
defparam \readdata_right[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \readdata_right[10]~input (
	.i(readdata_right[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[10]~input_o ));
// synopsys translate_off
defparam \readdata_right[10]~input .bus_hold = "false";
defparam \readdata_right[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \readdata_right[11]~input (
	.i(readdata_right[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[11]~input_o ));
// synopsys translate_off
defparam \readdata_right[11]~input .bus_hold = "false";
defparam \readdata_right[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \readdata_right[12]~input (
	.i(readdata_right[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[12]~input_o ));
// synopsys translate_off
defparam \readdata_right[12]~input .bus_hold = "false";
defparam \readdata_right[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \readdata_right[13]~input (
	.i(readdata_right[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[13]~input_o ));
// synopsys translate_off
defparam \readdata_right[13]~input .bus_hold = "false";
defparam \readdata_right[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \readdata_right[14]~input (
	.i(readdata_right[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[14]~input_o ));
// synopsys translate_off
defparam \readdata_right[14]~input .bus_hold = "false";
defparam \readdata_right[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \readdata_right[15]~input (
	.i(readdata_right[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[15]~input_o ));
// synopsys translate_off
defparam \readdata_right[15]~input .bus_hold = "false";
defparam \readdata_right[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \left_ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\read~reg0_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\readdata_right[15]~input_o ,\readdata_right[14]~input_o ,\readdata_right[13]~input_o ,\readdata_right[12]~input_o ,\readdata_right[11]~input_o ,\readdata_right[10]~input_o ,\readdata_right[9]~input_o ,\readdata_right[8]~input_o ,
\readdata_right[7]~input_o ,\readdata_right[6]~input_o ,\readdata_right[5]~input_o ,\readdata_right[4]~input_o ,\readdata_right[3]~input_o ,\readdata_right[2]~input_o ,\readdata_right[1]~input_o ,\readdata_right[0]~input_o ,\readdata_left[15]~input_o ,
\readdata_left[14]~input_o ,\readdata_left[13]~input_o ,\readdata_left[12]~input_o ,\readdata_left[11]~input_o ,\readdata_left[10]~input_o ,\readdata_left[9]~input_o ,\readdata_left[8]~input_o ,\readdata_left[7]~input_o ,\readdata_left[6]~input_o ,
\readdata_left[5]~input_o ,\readdata_left[4]~input_o ,\readdata_left[3]~input_o ,\readdata_left[2]~input_o ,\readdata_left[1]~input_o ,\readdata_left[0]~input_o }),
	.portaaddr({addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\temp_addr~6_combout ,\temp_addr~5_combout ,\temp_addr~4_combout ,\temp_addr~3_combout ,\temp_addr~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\left_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "my_mem:left_ram|altsyncram:mem_rtl_0|altsyncram_cji1:auto_generated|ALTSYNCRAM";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 24;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 24;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \left_ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \left_ram|mem~4 (
// Equation(s):
// \left_ram|mem~4_combout  = ( \left_ram|mem_rtl_0_bypass [16] & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[0]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0_bypass [16] & ( 
// \left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\left_ram|mem~1_combout  & ((!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout )))) # (\left_ram|mem~1_combout  & (((\readdata_left[0]~input_o )))) ) ) ) # ( 
// \left_ram|mem_rtl_0_bypass [16] & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\left_ram|mem~1_combout  & (\left_ram|mem~3_combout  & (\left_ram|mem~2_combout ))) # (\left_ram|mem~1_combout  & (((\readdata_left[0]~input_o )))) ) 
// ) ) # ( !\left_ram|mem_rtl_0_bypass [16] & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\readdata_left[0]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\left_ram|mem~3_combout ),
	.datab(!\left_ram|mem~2_combout ),
	.datac(!\readdata_left[0]~input_o ),
	.datad(!\left_ram|mem~1_combout ),
	.datae(!\left_ram|mem_rtl_0_bypass [16]),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~4 .extended_lut = "off";
defparam \left_ram|mem~4 .lut_mask = 64'h000F110FEE0FFF0F;
defparam \left_ram|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \left_ram|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[0] .is_wysiwyg = "true";
defparam \left_ram|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \writedata_left[0]~reg0feeder (
// Equation(s):
// \writedata_left[0]~reg0feeder_combout  = ( \left_ram|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[0]~reg0feeder .extended_lut = "off";
defparam \writedata_left[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N6
cyclonev_lcell_comb \writedata_left[0]~0 (
// Equation(s):
// \writedata_left[0]~0_combout  = ( \key[3]~input_o  & ( \last_write~q  ) ) # ( \key[3]~input_o  & ( !\last_write~q  ) ) # ( !\key[3]~input_o  & ( !\last_write~q  & ( (\key[2]~input_o  & \write_ready~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\key[2]~input_o ),
	.datac(!\write_ready~input_o ),
	.datad(gnd),
	.datae(!\key[3]~input_o ),
	.dataf(!\last_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[0]~0 .extended_lut = "off";
defparam \writedata_left[0]~0 .lut_mask = 64'h0303FFFF0000FFFF;
defparam \writedata_left[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N1
dffeas \writedata_left[0]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[0]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N5
dffeas \left_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \left_ram|mem~5 (
// Equation(s):
// \left_ram|mem~5_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a1  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~3_combout )) # (\left_ram|mem_rtl_0_bypass [17]))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[1]~input_o )))) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a1  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (\left_ram|mem_rtl_0_bypass [17] & (\left_ram|mem~3_combout ))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[1]~input_o )))) ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a1  & ( !\left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[1]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// !\left_ram|mem~2_combout  & ( (\readdata_left[1]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [17]),
	.datab(!\left_ram|mem~3_combout ),
	.datac(!\readdata_left[1]~input_o ),
	.datad(!\left_ram|mem~1_combout ),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\left_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~5 .extended_lut = "off";
defparam \left_ram|mem~5 .lut_mask = 64'h000FFF0F110FDD0F;
defparam \left_ram|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N55
dffeas \left_ram|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[1] .is_wysiwyg = "true";
defparam \left_ram|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \writedata_left[1]~reg0feeder (
// Equation(s):
// \writedata_left[1]~reg0feeder_combout  = ( \left_ram|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[1]~reg0feeder .extended_lut = "off";
defparam \writedata_left[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N19
dffeas \writedata_left[1]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[1]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N5
dffeas \left_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \left_ram|mem~6 (
// Equation(s):
// \left_ram|mem~6_combout  = ( \left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~2_combout )) # (\left_ram|mem_rtl_0_bypass [18]))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[2]~input_o )))) ) ) ) # ( !\left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[2]~input_o ) ) ) ) # ( \left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\left_ram|mem~1_combout  & (\left_ram|mem_rtl_0_bypass [18] & ((\left_ram|mem~2_combout )))) # (\left_ram|mem~1_combout  & (((\readdata_left[2]~input_o )))) ) ) ) # ( !\left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( (\readdata_left[2]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [18]),
	.datab(!\readdata_left[2]~input_o ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem~1_combout ),
	.datae(!\left_ram|mem~3_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~6 .extended_lut = "off";
defparam \left_ram|mem~6 .lut_mask = 64'h00330533FF33F533;
defparam \left_ram|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N43
dffeas \left_ram|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[2] .is_wysiwyg = "true";
defparam \left_ram|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N37
dffeas \writedata_left[2]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[2]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N23
dffeas \left_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \left_ram|mem~7 (
// Equation(s):
// \left_ram|mem~7_combout  = ( \left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \readdata_left[3]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [19])) ) ) ) # ( \left_ram|mem~1_combout  & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \readdata_left[3]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( (\left_ram|mem~3_combout  & (\left_ram|mem_rtl_0_bypass [19] & \left_ram|mem~2_combout )) ) ) )

	.dataa(!\left_ram|mem~3_combout ),
	.datab(!\readdata_left[3]~input_o ),
	.datac(!\left_ram|mem_rtl_0_bypass [19]),
	.datad(!\left_ram|mem~2_combout ),
	.datae(!\left_ram|mem~1_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~7 .extended_lut = "off";
defparam \left_ram|mem~7 .lut_mask = 64'h00053333FFAF3333;
defparam \left_ram|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \left_ram|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[3] .is_wysiwyg = "true";
defparam \left_ram|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \writedata_left[3]~reg0feeder (
// Equation(s):
// \writedata_left[3]~reg0feeder_combout  = ( \left_ram|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[3]~reg0feeder .extended_lut = "off";
defparam \writedata_left[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N43
dffeas \writedata_left[3]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[3]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N22
dffeas \left_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \left_ram|mem~8 (
// Equation(s):
// \left_ram|mem~8_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~3_combout )) # (\left_ram|mem_rtl_0_bypass [20]))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[4]~input_o )))) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (\left_ram|mem_rtl_0_bypass [20] & (\left_ram|mem~3_combout ))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[4]~input_o )))) ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( !\left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[4]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( 
// !\left_ram|mem~2_combout  & ( (\readdata_left[4]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [20]),
	.datab(!\left_ram|mem~3_combout ),
	.datac(!\readdata_left[4]~input_o ),
	.datad(!\left_ram|mem~1_combout ),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\left_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~8 .extended_lut = "off";
defparam \left_ram|mem~8 .lut_mask = 64'h000FFF0F110FDD0F;
defparam \left_ram|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \left_ram|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[4] .is_wysiwyg = "true";
defparam \left_ram|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \writedata_left[4]~reg0feeder (
// Equation(s):
// \writedata_left[4]~reg0feeder_combout  = ( \left_ram|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[4]~reg0feeder .extended_lut = "off";
defparam \writedata_left[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N49
dffeas \writedata_left[4]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[4]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \left_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \left_ram|mem~9 (
// Equation(s):
// \left_ram|mem~9_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \readdata_left[5]~input_o  & ( (!\left_ram|mem~3_combout ) # (((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [21])) # (\left_ram|mem~1_combout )) ) ) ) # ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \readdata_left[5]~input_o  & ( ((\left_ram|mem~3_combout  & (\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [21]))) # (\left_ram|mem~1_combout ) ) ) ) # ( 
// \left_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( !\readdata_left[5]~input_o  & ( (!\left_ram|mem~1_combout  & ((!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [21])))) ) ) ) # ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( !\readdata_left[5]~input_o  & ( (\left_ram|mem~3_combout  & (!\left_ram|mem~1_combout  & (\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [21]))) ) ) )

	.dataa(!\left_ram|mem~3_combout ),
	.datab(!\left_ram|mem~1_combout ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [21]),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\readdata_left[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~9 .extended_lut = "off";
defparam \left_ram|mem~9 .lut_mask = 64'h0004C8CC3337FBFF;
defparam \left_ram|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N55
dffeas \left_ram|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[5] .is_wysiwyg = "true";
defparam \left_ram|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \writedata_left[5]~reg0feeder (
// Equation(s):
// \writedata_left[5]~reg0feeder_combout  = \left_ram|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\left_ram|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[5]~reg0feeder .extended_lut = "off";
defparam \writedata_left[5]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N14
dffeas \writedata_left[5]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[5]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N53
dffeas \left_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \left_ram|mem~10 (
// Equation(s):
// \left_ram|mem~10_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~3_combout )) # (\left_ram|mem_rtl_0_bypass [22]))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[6]~input_o )))) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (\left_ram|mem_rtl_0_bypass [22] & (\left_ram|mem~3_combout ))) # (\left_ram|mem~1_combout  & 
// (((\readdata_left[6]~input_o )))) ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( !\left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[6]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( 
// !\left_ram|mem~2_combout  & ( (\left_ram|mem~1_combout  & \readdata_left[6]~input_o ) ) ) )

	.dataa(!\left_ram|mem_rtl_0_bypass [22]),
	.datab(!\left_ram|mem~3_combout ),
	.datac(!\left_ram|mem~1_combout ),
	.datad(!\readdata_left[6]~input_o ),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\left_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~10 .extended_lut = "off";
defparam \left_ram|mem~10 .lut_mask = 64'h000FF0FF101FD0DF;
defparam \left_ram|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N32
dffeas \left_ram|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[6] .is_wysiwyg = "true";
defparam \left_ram|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N41
dffeas \writedata_left[6]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[6]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N35
dffeas \left_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \left_ram|mem~11 (
// Equation(s):
// \left_ram|mem~11_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~3_combout ) # (\left_ram|mem_rtl_0_bypass [23])))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[7]~input_o )) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((\left_ram|mem_rtl_0_bypass [23] & \left_ram|mem~3_combout )))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[7]~input_o )) ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( !\left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[7]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( 
// !\left_ram|mem~2_combout  & ( (\left_ram|mem~1_combout  & \readdata_left[7]~input_o ) ) ) )

	.dataa(!\left_ram|mem~1_combout ),
	.datab(!\readdata_left[7]~input_o ),
	.datac(!\left_ram|mem_rtl_0_bypass [23]),
	.datad(!\left_ram|mem~3_combout ),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\left_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~11 .extended_lut = "off";
defparam \left_ram|mem~11 .lut_mask = 64'h1111BBBB111BBB1B;
defparam \left_ram|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N49
dffeas \left_ram|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[7] .is_wysiwyg = "true";
defparam \left_ram|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N7
dffeas \writedata_left[7]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[7]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N11
dffeas \left_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \left_ram|mem~12 (
// Equation(s):
// \left_ram|mem~12_combout  = ( \left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( \readdata_left[8]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( 
// (!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [24])) ) ) ) # ( \left_ram|mem~1_combout  & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( \readdata_left[8]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( (\left_ram|mem~3_combout  & (\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [24])) ) ) )

	.dataa(!\readdata_left[8]~input_o ),
	.datab(!\left_ram|mem~3_combout ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [24]),
	.datae(!\left_ram|mem~1_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~12 .extended_lut = "off";
defparam \left_ram|mem~12 .lut_mask = 64'h00035555FCFF5555;
defparam \left_ram|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \left_ram|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[8] .is_wysiwyg = "true";
defparam \left_ram|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N10
dffeas \writedata_left[8]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[8]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \left_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \left_ram|mem~13 (
// Equation(s):
// \left_ram|mem~13_combout  = ( \left_ram|mem~1_combout  & ( \left_ram|mem~3_combout  & ( \readdata_left[9]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( \left_ram|mem~3_combout  & ( (!\left_ram|mem~2_combout  & 
// (\left_ram|mem_rtl_0|auto_generated|ram_block1a9 )) # (\left_ram|mem~2_combout  & ((\left_ram|mem_rtl_0_bypass [25]))) ) ) ) # ( \left_ram|mem~1_combout  & ( !\left_ram|mem~3_combout  & ( \readdata_left[9]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( 
// !\left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a9  ) ) )

	.dataa(!\left_ram|mem~2_combout ),
	.datab(!\readdata_left[9]~input_o ),
	.datac(!\left_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\left_ram|mem_rtl_0_bypass [25]),
	.datae(!\left_ram|mem~1_combout ),
	.dataf(!\left_ram|mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~13 .extended_lut = "off";
defparam \left_ram|mem~13 .lut_mask = 64'h0F0F33330A5F3333;
defparam \left_ram|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N49
dffeas \left_ram|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[9] .is_wysiwyg = "true";
defparam \left_ram|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N52
dffeas \writedata_left[9]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[9]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N35
dffeas \left_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \left_ram|mem~14 (
// Equation(s):
// \left_ram|mem~14_combout  = ( \left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [26])))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[10]~input_o )) ) ) ) # ( !\left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[10]~input_o ) ) ) ) # ( \left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\left_ram|mem~1_combout  & (((\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [26])))) # (\left_ram|mem~1_combout  & (\readdata_left[10]~input_o )) ) ) ) # ( !\left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( (\readdata_left[10]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_left[10]~input_o ),
	.datab(!\left_ram|mem~1_combout ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [26]),
	.datae(!\left_ram|mem~3_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~14 .extended_lut = "off";
defparam \left_ram|mem~14 .lut_mask = 64'h1111111DDDDDD1DD;
defparam \left_ram|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N25
dffeas \left_ram|data_out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[10] .is_wysiwyg = "true";
defparam \left_ram|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \writedata_left[10]~reg0feeder (
// Equation(s):
// \writedata_left[10]~reg0feeder_combout  = \left_ram|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\left_ram|data_out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[10]~reg0feeder .extended_lut = "off";
defparam \writedata_left[10]~reg0feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \writedata_left[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N40
dffeas \writedata_left[10]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[10]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N28
dffeas \left_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \left_ram|mem~15 (
// Equation(s):
// \left_ram|mem~15_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~3_combout ) # (\left_ram|mem_rtl_0_bypass [27])))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[11]~input_o )) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( \left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout  & (((\left_ram|mem~3_combout  & \left_ram|mem_rtl_0_bypass [27])))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[11]~input_o )) ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( !\left_ram|mem~2_combout  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[11]~input_o ) ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( 
// !\left_ram|mem~2_combout  & ( (\readdata_left[11]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_left[11]~input_o ),
	.datab(!\left_ram|mem~3_combout ),
	.datac(!\left_ram|mem~1_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [27]),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\left_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~15 .extended_lut = "off";
defparam \left_ram|mem~15 .lut_mask = 64'h0505F5F50535C5F5;
defparam \left_ram|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \left_ram|data_out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[11] .is_wysiwyg = "true";
defparam \left_ram|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \writedata_left[11]~reg0feeder (
// Equation(s):
// \writedata_left[11]~reg0feeder_combout  = ( \left_ram|data_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[11]~reg0feeder .extended_lut = "off";
defparam \writedata_left[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \writedata_left[11]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[11]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N47
dffeas \left_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \left_ram|mem~16 (
// Equation(s):
// \left_ram|mem~16_combout  = ( \left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\left_ram|mem~1_combout  & (((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [28])))) # (\left_ram|mem~1_combout  & 
// (\readdata_left[12]~input_o )) ) ) ) # ( !\left_ram|mem~3_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\left_ram|mem~1_combout ) # (\readdata_left[12]~input_o ) ) ) ) # ( \left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\left_ram|mem~1_combout  & (((\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [28])))) # (\left_ram|mem~1_combout  & (\readdata_left[12]~input_o )) ) ) ) # ( !\left_ram|mem~3_combout  & ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (\readdata_left[12]~input_o  & \left_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_left[12]~input_o ),
	.datab(!\left_ram|mem~1_combout ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [28]),
	.datae(!\left_ram|mem~3_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~16 .extended_lut = "off";
defparam \left_ram|mem~16 .lut_mask = 64'h1111111DDDDDD1DD;
defparam \left_ram|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \left_ram|data_out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[12] .is_wysiwyg = "true";
defparam \left_ram|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \writedata_left[12]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[12]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N11
dffeas \left_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \left_ram|mem~17 (
// Equation(s):
// \left_ram|mem~17_combout  = ( \left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( \readdata_left[13]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( 
// (!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [29])) ) ) ) # ( \left_ram|mem~1_combout  & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( \readdata_left[13]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & 
// ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( (\left_ram|mem~3_combout  & (\left_ram|mem_rtl_0_bypass [29] & \left_ram|mem~2_combout )) ) ) )

	.dataa(!\left_ram|mem~3_combout ),
	.datab(!\left_ram|mem_rtl_0_bypass [29]),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\readdata_left[13]~input_o ),
	.datae(!\left_ram|mem~1_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~17 .extended_lut = "off";
defparam \left_ram|mem~17 .lut_mask = 64'h010100FFFBFB00FF;
defparam \left_ram|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \left_ram|data_out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[13] .is_wysiwyg = "true";
defparam \left_ram|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N46
dffeas \writedata_left[13]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\left_ram|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[13]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N17
dffeas \left_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \left_ram|mem~18 (
// Equation(s):
// \left_ram|mem~18_combout  = ( \left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( \readdata_left[14]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & ( \left_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( 
// (!\left_ram|mem~3_combout ) # ((!\left_ram|mem~2_combout ) # (\left_ram|mem_rtl_0_bypass [30])) ) ) ) # ( \left_ram|mem~1_combout  & ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( \readdata_left[14]~input_o  ) ) ) # ( !\left_ram|mem~1_combout  & 
// ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( (\left_ram|mem~3_combout  & (\left_ram|mem~2_combout  & \left_ram|mem_rtl_0_bypass [30])) ) ) )

	.dataa(!\left_ram|mem~3_combout ),
	.datab(!\readdata_left[14]~input_o ),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem_rtl_0_bypass [30]),
	.datae(!\left_ram|mem~1_combout ),
	.dataf(!\left_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~18 .extended_lut = "off";
defparam \left_ram|mem~18 .lut_mask = 64'h00053333FAFF3333;
defparam \left_ram|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \left_ram|data_out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[14] .is_wysiwyg = "true";
defparam \left_ram|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \writedata_left[14]~reg0feeder (
// Equation(s):
// \writedata_left[14]~reg0feeder_combout  = \left_ram|data_out [14]

	.dataa(gnd),
	.datab(!\left_ram|data_out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[14]~reg0feeder .extended_lut = "off";
defparam \writedata_left[14]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \writedata_left[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N38
dffeas \writedata_left[14]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[14]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \left_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_left[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \left_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \left_ram|mem~19 (
// Equation(s):
// \left_ram|mem~19_combout  = ( \left_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( \left_ram|mem~1_combout  & ( \readdata_left[15]~input_o  ) ) ) # ( !\left_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( \left_ram|mem~1_combout  & ( 
// \readdata_left[15]~input_o  ) ) ) # ( \left_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( !\left_ram|mem~1_combout  & ( ((!\left_ram|mem~2_combout ) # (!\left_ram|mem~3_combout )) # (\left_ram|mem_rtl_0_bypass [31]) ) ) ) # ( 
// !\left_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( !\left_ram|mem~1_combout  & ( (\left_ram|mem_rtl_0_bypass [31] & (\left_ram|mem~2_combout  & \left_ram|mem~3_combout )) ) ) )

	.dataa(!\readdata_left[15]~input_o ),
	.datab(!\left_ram|mem_rtl_0_bypass [31]),
	.datac(!\left_ram|mem~2_combout ),
	.datad(!\left_ram|mem~3_combout ),
	.datae(!\left_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\left_ram|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_ram|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_ram|mem~19 .extended_lut = "off";
defparam \left_ram|mem~19 .lut_mask = 64'h0003FFF355555555;
defparam \left_ram|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \left_ram|data_out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\left_ram|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \left_ram|data_out[15] .is_wysiwyg = "true";
defparam \left_ram|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N15
cyclonev_lcell_comb \writedata_left[15]~reg0feeder (
// Equation(s):
// \writedata_left[15]~reg0feeder_combout  = ( \left_ram|data_out [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\left_ram|data_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[15]~reg0feeder .extended_lut = "off";
defparam \writedata_left[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N16
dffeas \writedata_left[15]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_left[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[15]~reg0 .is_wysiwyg = "true";
defparam \writedata_left[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N49
dffeas \right_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\temp_addr[1]~feeder_combout ),
	.asdata(temp_addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N1
dffeas \right_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(temp_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[3]~feeder_combout  = ( \Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N46
dffeas \right_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(temp_addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[4]~feeder_combout  = ( \Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N4
dffeas \right_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(temp_addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[2]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N43
dffeas \right_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(temp_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \right_ram|mem~0 (
// Equation(s):
// \right_ram|mem~0_combout  = ( \right_ram|mem_rtl_0_bypass [2] & ( addr[4] & ( (\right_ram|mem_rtl_0_bypass [4] & (addr[2] & (!\right_ram|mem_rtl_0_bypass [3] $ (addr[3])))) ) ) ) # ( !\right_ram|mem_rtl_0_bypass [2] & ( addr[4] & ( 
// (\right_ram|mem_rtl_0_bypass [4] & (!addr[2] & (!\right_ram|mem_rtl_0_bypass [3] $ (addr[3])))) ) ) ) # ( \right_ram|mem_rtl_0_bypass [2] & ( !addr[4] & ( (!\right_ram|mem_rtl_0_bypass [4] & (addr[2] & (!\right_ram|mem_rtl_0_bypass [3] $ (addr[3])))) ) ) 
// ) # ( !\right_ram|mem_rtl_0_bypass [2] & ( !addr[4] & ( (!\right_ram|mem_rtl_0_bypass [4] & (!addr[2] & (!\right_ram|mem_rtl_0_bypass [3] $ (addr[3])))) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [3]),
	.datab(!\right_ram|mem_rtl_0_bypass [4]),
	.datac(!addr[2]),
	.datad(!addr[3]),
	.datae(!\right_ram|mem_rtl_0_bypass [2]),
	.dataf(!addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~0 .extended_lut = "off";
defparam \right_ram|mem~0 .lut_mask = 64'h8040080420100201;
defparam \right_ram|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \right_ram|mem~1 (
// Equation(s):
// \right_ram|mem~1_combout  = ( \read~reg0_q  & ( \right_ram|mem~0_combout  & ( (!\right_ram|mem_rtl_0_bypass [1] & (!addr[1] & (!\right_ram|mem_rtl_0_bypass [0] $ (addr[0])))) # (\right_ram|mem_rtl_0_bypass [1] & (addr[1] & (!\right_ram|mem_rtl_0_bypass 
// [0] $ (addr[0])))) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [1]),
	.datab(!\right_ram|mem_rtl_0_bypass [0]),
	.datac(!addr[0]),
	.datad(!addr[1]),
	.datae(!\read~reg0_q ),
	.dataf(!\right_ram|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~1 .extended_lut = "off";
defparam \right_ram|mem~1 .lut_mask = 64'h0000000000008241;
defparam \right_ram|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N45
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[7]~feeder_combout  = \Add1~1_sumout 

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \right_ram|mem_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N47
dffeas \right_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(temp_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N59
dffeas \right_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N38
dffeas \right_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_ram|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(temp_addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N56
dffeas \right_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N28
dffeas \right_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \right_ram|mem~2 (
// Equation(s):
// \right_ram|mem~2_combout  = ( \right_ram|mem_rtl_0_bypass [6] & ( \right_ram|mem_rtl_0_bypass [5] & ( (\right_ram|mem_rtl_0_bypass [7] & (!\right_ram|mem_rtl_0_bypass [8] $ (\right_ram|mem_rtl_0_bypass [9]))) ) ) ) # ( !\right_ram|mem_rtl_0_bypass [6] & ( 
// \right_ram|mem_rtl_0_bypass [5] & ( (!\right_ram|mem_rtl_0_bypass [7] & (!\right_ram|mem_rtl_0_bypass [8] $ (\right_ram|mem_rtl_0_bypass [9]))) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [7]),
	.datab(!\right_ram|mem_rtl_0_bypass [8]),
	.datac(!\right_ram|mem_rtl_0_bypass [9]),
	.datad(gnd),
	.datae(!\right_ram|mem_rtl_0_bypass [6]),
	.dataf(!\right_ram|mem_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~2 .extended_lut = "off";
defparam \right_ram|mem~2 .lut_mask = 64'h0000000082824141;
defparam \right_ram|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[13]~feeder_combout  = ( \Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N23
dffeas \right_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(temp_addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N26
dffeas \right_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[15]~feeder_combout  = ( \Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \right_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(temp_addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \right_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[11]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N38
dffeas \right_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(temp_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp_addr~0_combout ),
	.sload(\temp_addr~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N4
dffeas \right_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \right_ram|mem~3 (
// Equation(s):
// \right_ram|mem~3_combout  = ( \right_ram|mem_rtl_0_bypass [11] & ( \right_ram|mem_rtl_0_bypass [14] & ( (\right_ram|mem_rtl_0_bypass [15] & (\right_ram|mem_rtl_0_bypass [10] & (!\right_ram|mem_rtl_0_bypass [13] $ (\right_ram|mem_rtl_0_bypass [12])))) ) ) 
// ) # ( !\right_ram|mem_rtl_0_bypass [11] & ( \right_ram|mem_rtl_0_bypass [14] & ( (\right_ram|mem_rtl_0_bypass [15] & (!\right_ram|mem_rtl_0_bypass [10] & (!\right_ram|mem_rtl_0_bypass [13] $ (\right_ram|mem_rtl_0_bypass [12])))) ) ) ) # ( 
// \right_ram|mem_rtl_0_bypass [11] & ( !\right_ram|mem_rtl_0_bypass [14] & ( (!\right_ram|mem_rtl_0_bypass [15] & (\right_ram|mem_rtl_0_bypass [10] & (!\right_ram|mem_rtl_0_bypass [13] $ (\right_ram|mem_rtl_0_bypass [12])))) ) ) ) # ( 
// !\right_ram|mem_rtl_0_bypass [11] & ( !\right_ram|mem_rtl_0_bypass [14] & ( (!\right_ram|mem_rtl_0_bypass [15] & (!\right_ram|mem_rtl_0_bypass [10] & (!\right_ram|mem_rtl_0_bypass [13] $ (\right_ram|mem_rtl_0_bypass [12])))) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [13]),
	.datab(!\right_ram|mem_rtl_0_bypass [12]),
	.datac(!\right_ram|mem_rtl_0_bypass [15]),
	.datad(!\right_ram|mem_rtl_0_bypass [10]),
	.datae(!\right_ram|mem_rtl_0_bypass [11]),
	.dataf(!\right_ram|mem_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~3 .extended_lut = "off";
defparam \right_ram|mem~3 .lut_mask = 64'h9000009009000009;
defparam \right_ram|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N59
dffeas \right_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \right_ram|mem~4 (
// Equation(s):
// \right_ram|mem~4_combout  = ( \right_ram|mem_rtl_0_bypass [16] & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[0]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0_bypass [16] & ( 
// \right_ram|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~2_combout ) # (!\right_ram|mem~3_combout )))) # (\right_ram|mem~1_combout  & (\readdata_right[0]~input_o )) ) ) ) # ( \right_ram|mem_rtl_0_bypass [16] & 
// ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\right_ram|mem~1_combout  & (((\right_ram|mem~2_combout  & \right_ram|mem~3_combout )))) # (\right_ram|mem~1_combout  & (\readdata_right[0]~input_o )) ) ) ) # ( !\right_ram|mem_rtl_0_bypass [16] & 
// ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a0  & ( (\readdata_right[0]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_right[0]~input_o ),
	.datab(!\right_ram|mem~1_combout ),
	.datac(!\right_ram|mem~2_combout ),
	.datad(!\right_ram|mem~3_combout ),
	.datae(!\right_ram|mem_rtl_0_bypass [16]),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~4 .extended_lut = "off";
defparam \right_ram|mem~4 .lut_mask = 64'h1111111DDDD1DDDD;
defparam \right_ram|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \right_ram|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[0] .is_wysiwyg = "true";
defparam \right_ram|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \writedata_right[0]~reg0feeder (
// Equation(s):
// \writedata_right[0]~reg0feeder_combout  = \right_ram|data_out [0]

	.dataa(!\right_ram|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[0]~reg0feeder .extended_lut = "off";
defparam \writedata_right[0]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \writedata_right[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N16
dffeas \writedata_right[0]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[0]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N4
dffeas \right_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \right_ram|mem~5 (
// Equation(s):
// \right_ram|mem~5_combout  = ( \readdata_right[1]~input_o  & ( \right_ram|mem~2_combout  & ( ((!\right_ram|mem~3_combout  & ((\right_ram|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\right_ram|mem~3_combout  & (\right_ram|mem_rtl_0_bypass [17]))) # 
// (\right_ram|mem~1_combout ) ) ) ) # ( !\readdata_right[1]~input_o  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & ((!\right_ram|mem~3_combout  & ((\right_ram|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\right_ram|mem~3_combout  & 
// (\right_ram|mem_rtl_0_bypass [17])))) ) ) ) # ( \readdata_right[1]~input_o  & ( !\right_ram|mem~2_combout  & ( (\right_ram|mem~1_combout ) # (\right_ram|mem_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\readdata_right[1]~input_o  & ( 
// !\right_ram|mem~2_combout  & ( (\right_ram|mem_rtl_0|auto_generated|ram_block1a1  & !\right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem~3_combout ),
	.datab(!\right_ram|mem_rtl_0_bypass [17]),
	.datac(!\right_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\readdata_right[1]~input_o ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~5 .extended_lut = "off";
defparam \right_ram|mem~5 .lut_mask = 64'h0F000FFF1B001BFF;
defparam \right_ram|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N7
dffeas \right_ram|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[1] .is_wysiwyg = "true";
defparam \right_ram|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \writedata_right[1]~reg0feeder (
// Equation(s):
// \writedata_right[1]~reg0feeder_combout  = ( \right_ram|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[1]~reg0feeder .extended_lut = "off";
defparam \writedata_right[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N43
dffeas \writedata_right[1]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[1]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \right_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \right_ram|mem~6 (
// Equation(s):
// \right_ram|mem~6_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout )) # (\right_ram|mem_rtl_0_bypass [18]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[2]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [18] & ((\right_ram|mem~3_combout )))) # (\right_ram|mem~1_combout 
//  & (((\readdata_right[2]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a2  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[2]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a2  
// & ( !\right_ram|mem~2_combout  & ( (\readdata_right[2]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [18]),
	.datab(!\readdata_right[2]~input_o ),
	.datac(!\right_ram|mem~3_combout ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~6 .extended_lut = "off";
defparam \right_ram|mem~6 .lut_mask = 64'h0033FF330533F533;
defparam \right_ram|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \right_ram|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[2] .is_wysiwyg = "true";
defparam \right_ram|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N22
dffeas \writedata_right[2]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[2]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N53
dffeas \right_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \right_ram|mem~7 (
// Equation(s):
// \right_ram|mem~7_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \right_ram|mem~1_combout  & ( \readdata_right[3]~input_o  ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \right_ram|mem~1_combout  & ( 
// \readdata_right[3]~input_o  ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( !\right_ram|mem~1_combout  & ( (!\right_ram|mem~2_combout ) # ((!\right_ram|mem~3_combout ) # (\right_ram|mem_rtl_0_bypass [19])) ) ) ) # ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a3  & ( !\right_ram|mem~1_combout  & ( (\right_ram|mem~2_combout  & (\right_ram|mem_rtl_0_bypass [19] & \right_ram|mem~3_combout )) ) ) )

	.dataa(!\right_ram|mem~2_combout ),
	.datab(!\readdata_right[3]~input_o ),
	.datac(!\right_ram|mem_rtl_0_bypass [19]),
	.datad(!\right_ram|mem~3_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\right_ram|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~7 .extended_lut = "off";
defparam \right_ram|mem~7 .lut_mask = 64'h0005FFAF33333333;
defparam \right_ram|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N31
dffeas \right_ram|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[3] .is_wysiwyg = "true";
defparam \right_ram|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N17
dffeas \writedata_right[3]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[3]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N53
dffeas \right_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \right_ram|mem~8 (
// Equation(s):
// \right_ram|mem~8_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout )) # (\right_ram|mem_rtl_0_bypass [20]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[4]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [20] & ((\right_ram|mem~3_combout )))) # (\right_ram|mem~1_combout 
//  & (((\readdata_right[4]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a4  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[4]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a4  
// & ( !\right_ram|mem~2_combout  & ( (\readdata_right[4]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [20]),
	.datab(!\readdata_right[4]~input_o ),
	.datac(!\right_ram|mem~3_combout ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~8 .extended_lut = "off";
defparam \right_ram|mem~8 .lut_mask = 64'h0033FF330533F533;
defparam \right_ram|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N32
dffeas \right_ram|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[4] .is_wysiwyg = "true";
defparam \right_ram|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \writedata_right[4]~reg0feeder (
// Equation(s):
// \writedata_right[4]~reg0feeder_combout  = ( \right_ram|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[4]~reg0feeder .extended_lut = "off";
defparam \writedata_right[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N28
dffeas \writedata_right[4]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[4]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N41
dffeas \right_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \right_ram|mem~9 (
// Equation(s):
// \right_ram|mem~9_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & ((!\right_ram|mem~3_combout ) # ((\right_ram|mem_rtl_0_bypass [21])))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[5]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem~3_combout  & (\right_ram|mem_rtl_0_bypass [21]))) # (\right_ram|mem~1_combout  
// & (((\readdata_right[5]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a5  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[5]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a5  & 
// ( !\right_ram|mem~2_combout  & ( (\readdata_right[5]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem~3_combout ),
	.datab(!\right_ram|mem_rtl_0_bypass [21]),
	.datac(!\readdata_right[5]~input_o ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~9 .extended_lut = "off";
defparam \right_ram|mem~9 .lut_mask = 64'h000FFF0F110FBB0F;
defparam \right_ram|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N38
dffeas \right_ram|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[5] .is_wysiwyg = "true";
defparam \right_ram|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \writedata_right[5]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[5]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N35
dffeas \right_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \right_ram|mem~10 (
// Equation(s):
// \right_ram|mem~10_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout )) # (\right_ram|mem_rtl_0_bypass [22]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[6]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [22] & (\right_ram|mem~3_combout ))) # (\right_ram|mem~1_combout  
// & (((\readdata_right[6]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a6  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[6]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a6  & 
// ( !\right_ram|mem~2_combout  & ( (\readdata_right[6]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [22]),
	.datab(!\right_ram|mem~3_combout ),
	.datac(!\readdata_right[6]~input_o ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~10 .extended_lut = "off";
defparam \right_ram|mem~10 .lut_mask = 64'h000FFF0F110FDD0F;
defparam \right_ram|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \right_ram|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[6] .is_wysiwyg = "true";
defparam \right_ram|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \writedata_right[6]~reg0feeder (
// Equation(s):
// \writedata_right[6]~reg0feeder_combout  = ( \right_ram|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[6]~reg0feeder .extended_lut = "off";
defparam \writedata_right[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N16
dffeas \writedata_right[6]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[6]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \right_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \right_ram|mem~11 (
// Equation(s):
// \right_ram|mem~11_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout )) # (\right_ram|mem_rtl_0_bypass [23]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[7]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [23] & (\right_ram|mem~3_combout ))) # (\right_ram|mem~1_combout  
// & (((\readdata_right[7]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a7  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[7]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a7  & 
// ( !\right_ram|mem~2_combout  & ( (\readdata_right[7]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [23]),
	.datab(!\right_ram|mem~3_combout ),
	.datac(!\readdata_right[7]~input_o ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~11 .extended_lut = "off";
defparam \right_ram|mem~11 .lut_mask = 64'h000FFF0F110FDD0F;
defparam \right_ram|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \right_ram|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[7] .is_wysiwyg = "true";
defparam \right_ram|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \writedata_right[7]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[7]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N35
dffeas \right_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \right_ram|mem~12 (
// Equation(s):
// \right_ram|mem~12_combout  = ( \readdata_right[8]~input_o  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( ((!\right_ram|mem~3_combout ) # ((!\right_ram|mem~2_combout ) # (\right_ram|mem~1_combout ))) # (\right_ram|mem_rtl_0_bypass [24]) ) ) ) # 
// ( !\readdata_right[8]~input_o  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout ) # (!\right_ram|mem~2_combout )) # (\right_ram|mem_rtl_0_bypass [24]))) ) ) ) # ( 
// \readdata_right[8]~input_o  & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( ((\right_ram|mem_rtl_0_bypass [24] & (\right_ram|mem~3_combout  & \right_ram|mem~2_combout ))) # (\right_ram|mem~1_combout ) ) ) ) # ( !\readdata_right[8]~input_o  & ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a8  & ( (\right_ram|mem_rtl_0_bypass [24] & (\right_ram|mem~3_combout  & (!\right_ram|mem~1_combout  & \right_ram|mem~2_combout ))) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [24]),
	.datab(!\right_ram|mem~3_combout ),
	.datac(!\right_ram|mem~1_combout ),
	.datad(!\right_ram|mem~2_combout ),
	.datae(!\readdata_right[8]~input_o ),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~12 .extended_lut = "off";
defparam \right_ram|mem~12 .lut_mask = 64'h00100F1FF0D0FFDF;
defparam \right_ram|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \right_ram|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[8] .is_wysiwyg = "true";
defparam \right_ram|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \writedata_right[8]~reg0feeder (
// Equation(s):
// \writedata_right[8]~reg0feeder_combout  = ( \right_ram|data_out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[8]~reg0feeder .extended_lut = "off";
defparam \writedata_right[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N52
dffeas \writedata_right[8]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[8]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N29
dffeas \right_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \right_ram|mem~13 (
// Equation(s):
// \right_ram|mem~13_combout  = ( \right_ram|mem~3_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~2_combout )) # (\right_ram|mem_rtl_0_bypass [25]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[9]~input_o )))) ) ) ) # ( !\right_ram|mem~3_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[9]~input_o ) ) ) ) # ( \right_ram|mem~3_combout  & ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [25] & ((\right_ram|mem~2_combout )))) # (\right_ram|mem~1_combout  & (((\readdata_right[9]~input_o )))) ) ) ) # ( !\right_ram|mem~3_combout  
// & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a9  & ( (\readdata_right[9]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [25]),
	.datab(!\readdata_right[9]~input_o ),
	.datac(!\right_ram|mem~1_combout ),
	.datad(!\right_ram|mem~2_combout ),
	.datae(!\right_ram|mem~3_combout ),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~13 .extended_lut = "off";
defparam \right_ram|mem~13 .lut_mask = 64'h03030353F3F3F353;
defparam \right_ram|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N32
dffeas \right_ram|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[9] .is_wysiwyg = "true";
defparam \right_ram|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N43
dffeas \writedata_right[9]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[9]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \right_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \right_ram|mem~14 (
// Equation(s):
// \right_ram|mem~14_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & ((!\right_ram|mem~3_combout ) # ((\right_ram|mem_rtl_0_bypass [26])))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[10]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem~3_combout  & ((\right_ram|mem_rtl_0_bypass [26])))) # 
// (\right_ram|mem~1_combout  & (((\readdata_right[10]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[10]~input_o ) ) ) ) # ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a10  & ( !\right_ram|mem~2_combout  & ( (\readdata_right[10]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem~3_combout ),
	.datab(!\readdata_right[10]~input_o ),
	.datac(!\right_ram|mem_rtl_0_bypass [26]),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~14 .extended_lut = "off";
defparam \right_ram|mem~14 .lut_mask = 64'h0033FF330533AF33;
defparam \right_ram|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N56
dffeas \right_ram|data_out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[10] .is_wysiwyg = "true";
defparam \right_ram|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N34
dffeas \writedata_right[10]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[10]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \right_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \right_ram|mem~15 (
// Equation(s):
// \right_ram|mem~15_combout  = ( \right_ram|mem~2_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout )) # (\right_ram|mem_rtl_0_bypass [27]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[11]~input_o )))) ) ) ) # ( !\right_ram|mem~2_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[11]~input_o ) ) ) ) # ( \right_ram|mem~2_combout  & ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [27] & (\right_ram|mem~3_combout ))) # (\right_ram|mem~1_combout  & (((\readdata_right[11]~input_o )))) ) ) ) # ( !\right_ram|mem~2_combout  
// & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a11  & ( (\right_ram|mem~1_combout  & \readdata_right[11]~input_o ) ) ) )

	.dataa(!\right_ram|mem_rtl_0_bypass [27]),
	.datab(!\right_ram|mem~3_combout ),
	.datac(!\right_ram|mem~1_combout ),
	.datad(!\readdata_right[11]~input_o ),
	.datae(!\right_ram|mem~2_combout ),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~15 .extended_lut = "off";
defparam \right_ram|mem~15 .lut_mask = 64'h000F101FF0FFD0DF;
defparam \right_ram|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N1
dffeas \right_ram|data_out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[11] .is_wysiwyg = "true";
defparam \right_ram|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \writedata_right[11]~reg0feeder (
// Equation(s):
// \writedata_right[11]~reg0feeder_combout  = ( \right_ram|data_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[11]~reg0feeder .extended_lut = "off";
defparam \writedata_right[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N16
dffeas \writedata_right[11]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[11]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N41
dffeas \right_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \right_ram|mem~16 (
// Equation(s):
// \right_ram|mem~16_combout  = ( \right_ram|mem~3_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~2_combout )) # (\right_ram|mem_rtl_0_bypass [28]))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[12]~input_o )))) ) ) ) # ( !\right_ram|mem~3_combout  & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[12]~input_o ) ) ) ) # ( \right_ram|mem~3_combout  & ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem_rtl_0_bypass [28] & ((\right_ram|mem~2_combout )))) # (\right_ram|mem~1_combout  & (((\readdata_right[12]~input_o )))) ) ) ) # ( 
// !\right_ram|mem~3_combout  & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a12  & ( (\right_ram|mem~1_combout  & \readdata_right[12]~input_o ) ) ) )

	.dataa(!\right_ram|mem~1_combout ),
	.datab(!\right_ram|mem_rtl_0_bypass [28]),
	.datac(!\readdata_right[12]~input_o ),
	.datad(!\right_ram|mem~2_combout ),
	.datae(!\right_ram|mem~3_combout ),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~16 .extended_lut = "off";
defparam \right_ram|mem~16 .lut_mask = 64'h05050527AFAFAF27;
defparam \right_ram|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N20
dffeas \right_ram|data_out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[12] .is_wysiwyg = "true";
defparam \right_ram|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N16
dffeas \writedata_right[12]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[12]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N47
dffeas \right_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \right_ram|mem~17 (
// Equation(s):
// \right_ram|mem~17_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout ) # (\right_ram|mem_rtl_0_bypass [29])))) # (\right_ram|mem~1_combout  & 
// (\readdata_right[13]~input_o )) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (((\right_ram|mem_rtl_0_bypass [29] & \right_ram|mem~3_combout )))) # (\right_ram|mem~1_combout  
// & (\readdata_right[13]~input_o )) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a13  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[13]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a13  & 
// ( !\right_ram|mem~2_combout  & ( (\readdata_right[13]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_right[13]~input_o ),
	.datab(!\right_ram|mem_rtl_0_bypass [29]),
	.datac(!\right_ram|mem~3_combout ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~17 .extended_lut = "off";
defparam \right_ram|mem~17 .lut_mask = 64'h0055FF550355F355;
defparam \right_ram|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N49
dffeas \right_ram|data_out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[13] .is_wysiwyg = "true";
defparam \right_ram|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \writedata_right[13]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[13]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N59
dffeas \right_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\readdata_right[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \right_ram|mem~18 (
// Equation(s):
// \right_ram|mem~18_combout  = ( \right_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & ((!\right_ram|mem~3_combout ) # ((\right_ram|mem_rtl_0_bypass [30])))) # (\right_ram|mem~1_combout  & 
// (((\readdata_right[14]~input_o )))) ) ) ) # ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( \right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout  & (\right_ram|mem~3_combout  & (\right_ram|mem_rtl_0_bypass [30]))) # (\right_ram|mem~1_combout 
//  & (((\readdata_right[14]~input_o )))) ) ) ) # ( \right_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( !\right_ram|mem~2_combout  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[14]~input_o ) ) ) ) # ( 
// !\right_ram|mem_rtl_0|auto_generated|ram_block1a14  & ( !\right_ram|mem~2_combout  & ( (\readdata_right[14]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\right_ram|mem~3_combout ),
	.datab(!\right_ram|mem_rtl_0_bypass [30]),
	.datac(!\readdata_right[14]~input_o ),
	.datad(!\right_ram|mem~1_combout ),
	.datae(!\right_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\right_ram|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~18 .extended_lut = "off";
defparam \right_ram|mem~18 .lut_mask = 64'h000FFF0F110FBB0F;
defparam \right_ram|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N43
dffeas \right_ram|data_out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[14] .is_wysiwyg = "true";
defparam \right_ram|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \writedata_right[14]~reg0feeder (
// Equation(s):
// \writedata_right[14]~reg0feeder_combout  = ( \right_ram|data_out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\right_ram|data_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_right[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_right[14]~reg0feeder .extended_lut = "off";
defparam \writedata_right[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_right[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N37
dffeas \writedata_right[14]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_right[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(gnd),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[14]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \right_ram|mem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \right_ram|mem_rtl_0_bypass[31]~feeder_combout  = ( \readdata_right[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\readdata_right[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \right_ram|mem_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \right_ram|mem_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N59
dffeas \right_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \right_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \right_ram|mem~19 (
// Equation(s):
// \right_ram|mem~19_combout  = ( \right_ram|mem_rtl_0_bypass [31] & ( \right_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\right_ram|mem~1_combout ) # (\readdata_right[15]~input_o ) ) ) ) # ( !\right_ram|mem_rtl_0_bypass [31] & ( 
// \right_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\right_ram|mem~1_combout  & (((!\right_ram|mem~3_combout ) # (!\right_ram|mem~2_combout )))) # (\right_ram|mem~1_combout  & (\readdata_right[15]~input_o )) ) ) ) # ( \right_ram|mem_rtl_0_bypass [31] 
// & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\right_ram|mem~1_combout  & (((\right_ram|mem~3_combout  & \right_ram|mem~2_combout )))) # (\right_ram|mem~1_combout  & (\readdata_right[15]~input_o )) ) ) ) # ( !\right_ram|mem_rtl_0_bypass 
// [31] & ( !\right_ram|mem_rtl_0|auto_generated|ram_block1a15  & ( (\readdata_right[15]~input_o  & \right_ram|mem~1_combout ) ) ) )

	.dataa(!\readdata_right[15]~input_o ),
	.datab(!\right_ram|mem~3_combout ),
	.datac(!\right_ram|mem~1_combout ),
	.datad(!\right_ram|mem~2_combout ),
	.datae(!\right_ram|mem_rtl_0_bypass [31]),
	.dataf(!\right_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right_ram|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right_ram|mem~19 .extended_lut = "off";
defparam \right_ram|mem~19 .lut_mask = 64'h05050535F5C5F5F5;
defparam \right_ram|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N38
dffeas \right_ram|data_out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\right_ram|mem~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\right_ram|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \right_ram|data_out[15] .is_wysiwyg = "true";
defparam \right_ram|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N8
dffeas \writedata_right[15]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\right_ram|data_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key[3]~input_o ),
	.sload(vcc),
	.ena(\writedata_left[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writedata_right[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_right[15]~reg0 .is_wysiwyg = "true";
defparam \writedata_right[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \readdata_left[16]~input (
	.i(readdata_left[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[16]~input_o ));
// synopsys translate_off
defparam \readdata_left[16]~input .bus_hold = "false";
defparam \readdata_left[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \readdata_left[17]~input (
	.i(readdata_left[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[17]~input_o ));
// synopsys translate_off
defparam \readdata_left[17]~input .bus_hold = "false";
defparam \readdata_left[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \readdata_left[18]~input (
	.i(readdata_left[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[18]~input_o ));
// synopsys translate_off
defparam \readdata_left[18]~input .bus_hold = "false";
defparam \readdata_left[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N75
cyclonev_io_ibuf \readdata_left[19]~input (
	.i(readdata_left[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[19]~input_o ));
// synopsys translate_off
defparam \readdata_left[19]~input .bus_hold = "false";
defparam \readdata_left[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \readdata_left[20]~input (
	.i(readdata_left[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[20]~input_o ));
// synopsys translate_off
defparam \readdata_left[20]~input .bus_hold = "false";
defparam \readdata_left[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \readdata_left[21]~input (
	.i(readdata_left[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[21]~input_o ));
// synopsys translate_off
defparam \readdata_left[21]~input .bus_hold = "false";
defparam \readdata_left[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \readdata_left[22]~input (
	.i(readdata_left[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[22]~input_o ));
// synopsys translate_off
defparam \readdata_left[22]~input .bus_hold = "false";
defparam \readdata_left[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \readdata_left[23]~input (
	.i(readdata_left[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_left[23]~input_o ));
// synopsys translate_off
defparam \readdata_left[23]~input .bus_hold = "false";
defparam \readdata_left[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N41
cyclonev_io_ibuf \readdata_right[16]~input (
	.i(readdata_right[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[16]~input_o ));
// synopsys translate_off
defparam \readdata_right[16]~input .bus_hold = "false";
defparam \readdata_right[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \readdata_right[17]~input (
	.i(readdata_right[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[17]~input_o ));
// synopsys translate_off
defparam \readdata_right[17]~input .bus_hold = "false";
defparam \readdata_right[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \readdata_right[18]~input (
	.i(readdata_right[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[18]~input_o ));
// synopsys translate_off
defparam \readdata_right[18]~input .bus_hold = "false";
defparam \readdata_right[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \readdata_right[19]~input (
	.i(readdata_right[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[19]~input_o ));
// synopsys translate_off
defparam \readdata_right[19]~input .bus_hold = "false";
defparam \readdata_right[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \readdata_right[20]~input (
	.i(readdata_right[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[20]~input_o ));
// synopsys translate_off
defparam \readdata_right[20]~input .bus_hold = "false";
defparam \readdata_right[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \readdata_right[21]~input (
	.i(readdata_right[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[21]~input_o ));
// synopsys translate_off
defparam \readdata_right[21]~input .bus_hold = "false";
defparam \readdata_right[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \readdata_right[22]~input (
	.i(readdata_right[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[22]~input_o ));
// synopsys translate_off
defparam \readdata_right[22]~input .bus_hold = "false";
defparam \readdata_right[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \readdata_right[23]~input (
	.i(readdata_right[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readdata_right[23]~input_o ));
// synopsys translate_off
defparam \readdata_right[23]~input .bus_hold = "false";
defparam \readdata_right[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
