Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 16:34:17 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_I2C_Slave_timing_summary_routed.rpt -pb top_I2C_Slave_timing_summary_routed.pb -rpx top_I2C_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : top_I2C_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.103        0.000                      0                   62        0.194        0.000                      0                   62        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.103        0.000                      0                   62        0.194        0.000                      0                   62        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/data_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.250ns (31.895%)  route 2.669ns (68.105%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.152     6.765 f  u_I2C_Slave/FSM_sequential_state[2]_i_3/O
                         net (fo=10, routed)          0.543     7.308    u_I2C_Slave/FSM_sequential_state[2]_i_3_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.332     7.640 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=5, routed)           0.658     8.299    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.423 r  u_I2C_Slave/data_stage[0]_i_3/O
                         net (fo=1, routed)           0.518     8.941    u_I2C_Slave/data_stage_next
    SLICE_X64Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.065 r  u_I2C_Slave/data_stage[0]_i_1/O
                         net (fo=1, routed)           0.000     9.065    u_I2C_Slave/data_stage[0]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  u_I2C_Slave/data_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X64Y93         FDRE                                         r  u_I2C_Slave/data_stage_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.081    15.168    u_I2C_Slave/data_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/IO_Sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.014ns (26.389%)  route 2.829ns (73.611%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.737 r  u_I2C_Slave/data_stage[0]_i_4/O
                         net (fo=1, routed)           0.452     7.189    u_I2C_Slave/data_stage[0]_i_4_n_0
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  u_I2C_Slave/data_stage[0]_i_2/O
                         net (fo=2, routed)           0.696     8.009    u_I2C_Slave/data_stage[0]_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.133 r  u_I2C_Slave/IO_Sel_i_2/O
                         net (fo=1, routed)           0.731     8.864    u_I2C_Slave/IO_Sel_i_2_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.988 r  u_I2C_Slave/IO_Sel_i_1/O
                         net (fo=1, routed)           0.000     8.988    u_I2C_Slave/IO_Sel_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X65Y94         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)        0.029    15.116    u_I2C_Slave/IO_Sel_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.126ns (31.376%)  route 2.463ns (68.624%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.152     6.765 f  u_I2C_Slave/FSM_sequential_state[2]_i_3/O
                         net (fo=10, routed)          0.543     7.308    u_I2C_Slave/FSM_sequential_state[2]_i_3_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.332     7.640 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=5, routed)           0.443     8.084    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.208 r  u_I2C_Slave/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.527     8.735    u_I2C_Slave/slv_reg0_next
    SLICE_X63Y94         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X63Y94         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.882    u_I2C_Slave/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.952ns (25.134%)  route 2.836ns (74.866%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y94         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.417    u_fndController/U_Clk_Div_1Khz/div_counter[11]
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5/O
                         net (fo=1, routed)           0.575     7.116    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.240 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.643    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.767 f  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          1.043     8.810    u_fndController/U_Clk_Div_1Khz/tick_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  u_fndController/U_Clk_Div_1Khz/div_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.934    u_fndController/U_Clk_Div_1Khz/div_counter_1[14]
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.031    15.117    u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.980ns (25.683%)  route 2.836ns (74.317%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y94         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.417    u_fndController/U_Clk_Div_1Khz/div_counter[11]
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5/O
                         net (fo=1, routed)           0.575     7.116    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.240 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.643    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.767 f  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          1.043     8.810    u_fndController/U_Clk_Div_1Khz/tick_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.152     8.962 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.962    u_fndController/U_Clk_Div_1Khz/div_counter_1[16]
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.075    15.161    u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.952ns (25.345%)  route 2.804ns (74.655%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y94         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.417    u_fndController/U_Clk_Div_1Khz/div_counter[11]
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5/O
                         net (fo=1, routed)           0.575     7.116    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.240 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.643    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.767 f  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          1.012     8.778    u_fndController/U_Clk_Div_1Khz/tick_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.902 r  u_fndController/U_Clk_Div_1Khz/div_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.902    u_fndController/U_Clk_Div_1Khz/div_counter_1[13]
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.029    15.115    u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.980ns (25.897%)  route 2.804ns (74.103%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y94         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.417    u_fndController/U_Clk_Div_1Khz/div_counter[11]
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5/O
                         net (fo=1, routed)           0.575     7.116    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_5_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.240 r  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.643    u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_4_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.767 f  u_fndController/U_Clk_Div_1Khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          1.012     8.778    u_fndController/U_Clk_Div_1Khz/tick_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.152     8.930 r  u_fndController/U_Clk_Div_1Khz/div_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.930    u_fndController/U_Clk_Div_1Khz/div_counter_1[15]
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X61Y95         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.075    15.161    u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.126ns (30.579%)  route 2.556ns (69.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.152     6.765 r  u_I2C_Slave/FSM_sequential_state[2]_i_3/O
                         net (fo=10, routed)          0.855     7.620    u_I2C_Slave/FSM_sequential_state[2]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.332     7.952 r  u_I2C_Slave/bit_count[2]_i_2/O
                         net (fo=3, routed)           0.752     8.704    u_I2C_Slave/bit_count_next
    SLICE_X65Y95         LUT4 (Prop_lut4_I2_O)        0.124     8.828 r  u_I2C_Slave/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.828    u_I2C_Slave/bit_count[1]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)        0.031    15.118    u_I2C_Slave/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.126ns (30.612%)  route 2.552ns (69.388%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.152     6.765 r  u_I2C_Slave/FSM_sequential_state[2]_i_3/O
                         net (fo=10, routed)          0.855     7.620    u_I2C_Slave/FSM_sequential_state[2]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.332     7.952 r  u_I2C_Slave/bit_count[2]_i_2/O
                         net (fo=3, routed)           0.748     8.700    u_I2C_Slave/bit_count_next
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.124     8.824 r  u_I2C_Slave/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.824    u_I2C_Slave/bit_count[0]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)        0.029    15.116    u_I2C_Slave/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.126ns (32.945%)  route 2.292ns (67.055%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.625     5.146    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=5, routed)           0.949     6.613    u_I2C_Slave/temp_data[0]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.152     6.765 f  u_I2C_Slave/FSM_sequential_state[2]_i_3/O
                         net (fo=10, routed)          0.543     7.308    u_I2C_Slave/FSM_sequential_state[2]_i_3_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.332     7.640 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=5, routed)           0.443     8.084    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.208 r  u_I2C_Slave/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.356     8.564    u_I2C_Slave/slv_reg0_next
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    u_I2C_Slave/CLK
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.881    u_I2C_Slave/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.105%)  route 0.146ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X65Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_I2C_Slave/temp_data_reg[7]/Q
                         net (fo=1, routed)           0.146     1.762    u_I2C_Slave/temp_data[7]
    SLICE_X65Y93         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X65Y93         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.076     1.568    u_I2C_Slave/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.615%)  route 0.126ns (43.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[2]/Q
                         net (fo=3, routed)           0.126     1.765    u_I2C_Slave/temp_data[2]
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.066     1.557    u_I2C_Slave/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[3]/Q
                         net (fo=3, routed)           0.155     1.794    u_I2C_Slave/temp_data[3]
    SLICE_X65Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.070     1.558    u_I2C_Slave/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.786    u_I2C_Slave/bit_count[0]
    SLICE_X65Y95         LUT5 (Prop_lut5_I1_O)        0.043     1.829 r  u_I2C_Slave/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u_I2C_Slave/bit_count[2]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.107     1.583    u_I2C_Slave/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X59Y92         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.784    u_fndController/U_Clk_Div_1Khz/div_counter[0]
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.042     1.826 r  u_fndController/U_Clk_Div_1Khz/div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    u_fndController/U_Clk_Div_1Khz/div_counter_1[0]
    SLICE_X59Y92         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.988    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X59Y92         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X59Y92         FDCE (Hold_fdce_C_D)         0.105     1.579    u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.784    u_I2C_Slave/bit_count[0]
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  u_I2C_Slave/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u_I2C_Slave/bit_count[0]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.091     1.567    u_I2C_Slave/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.786    u_I2C_Slave/bit_count[0]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  u_I2C_Slave/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_I2C_Slave/bit_count[1]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X65Y95         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.092     1.568    u_I2C_Slave/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_I2C_Slave/IO_Sel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/IO_Sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    u_I2C_Slave/CLK
    SLICE_X65Y94         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_I2C_Slave/IO_Sel_reg/Q
                         net (fo=2, routed)           0.168     1.785    u_I2C_Slave/sda_TRI
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  u_I2C_Slave/IO_Sel_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_I2C_Slave/IO_Sel_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X65Y94         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.091     1.567    u_I2C_Slave/IO_Sel_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_fndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fndController/U_Conter_2big/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.210ns (50.360%)  route 0.207ns (49.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    u_fndController/U_Clk_Div_1Khz/CLK
    SLICE_X60Y94         FDCE                                         r  u_fndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_fndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.207     1.846    u_fndController/U_Conter_2big/tick
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.046     1.892 r  u_fndController/U_Conter_2big/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    u_fndController/U_Conter_2big/count[1]_i_1_n_0
    SLICE_X62Y94         FDCE                                         r  u_fndController/U_Conter_2big/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_fndController/U_Conter_2big/CLK
    SLICE_X62Y94         FDCE                                         r  u_fndController/U_Conter_2big/count_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.107     1.620    u_fndController/U_Conter_2big/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_I2C_Slave/reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/reg_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    u_I2C_Slave/CLK
    SLICE_X63Y93         FDRE                                         r  u_I2C_Slave/reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_I2C_Slave/reg_addr_reg[0]/Q
                         net (fo=3, routed)           0.178     1.795    u_I2C_Slave/reg_addr[0]
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  u_I2C_Slave/reg_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    u_I2C_Slave/reg_addr[0]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  u_I2C_Slave/reg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    u_I2C_Slave/CLK
    SLICE_X63Y93         FDRE                                         r  u_I2C_Slave/reg_addr_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091     1.567    u_I2C_Slave/reg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y94   u_I2C_Slave/IO_Sel_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   u_I2C_Slave/data_stage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   u_I2C_Slave/data_stage_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   u_I2C_Slave/slv_reg0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   u_I2C_Slave/slv_reg0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   u_I2C_Slave/temp_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   u_I2C_Slave/temp_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   u_I2C_Slave/temp_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   u_I2C_Slave/temp_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/temp_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/temp_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/temp_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/temp_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   u_I2C_Slave/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94   u_I2C_Slave/IO_Sel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   u_I2C_Slave/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   u_I2C_Slave/data_stage_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   u_I2C_Slave/data_stage_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   u_I2C_Slave/reg_addr_reg[0]/C



